


Arm Compiler for Embedded FuSa 6.16LTS Defect Notification Report

Version July 2025

Non-Confidential

Issue 00

Copyright © 2024-2025 Arm Limited (or its affiliates). 107987_2025-07_00_en All rights reserved.



Arm Compiler for Embedded FuSa 6.16LTS Defect Notification Report

This document is Non-Confidential.

Copyright © 2024-2025 Arm Limited (or its affiliates). All rights reserved.

This document is protected by copyright and other intellectual property rights.

Arm only permits use of this document if you have reviewed and accepted Arm's Proprietary Notice found at the end of this document.

This document (107987_2025-07_00_en) was issued on 2025-07-21. There might be a later issue at https://developer.arm.com/documentation/107987

The product version is July 2025.

See also: Proprietary notice | Product and document information | Useful resources

Start reading

If you prefer, you can skip to the start of the content.

Intended audience

This document is intended for use by a software developer who has a valid license for Arm Compiler for Embedded FuSa 6.16LTS, and is using an Arm Compiler for Embedded FuSa 6.16LTS release to build a project with functional safety or long-term maintenance requirements. The document includes descriptions of known safety-related defects that affect each release of Arm Compiler for Embedded FuSa 6.16LTS.

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

We believe that this document contains no offensive language. To report offensive language in this document, email terms@arm.com.

Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on https://support.developer.arm.com.

To provide feedback on the document, fill the following survey: https://developer.arm.com/documentation-feedback-survey.

Contents

1. Introduction	5
1.1 Scope of the Defect Lists	5
1.2 Derivation of the Defect Lists	5
1.3 Documentation releases for documentation synchronization faults	6
2. Defects	7
2.1 Format of a Defect Entry	7
2.1.1 Target environment	8
2.2 Machine-readable defects list	10
2.3 Defects affecting qualified components	11
2.3.1 Translation faults	
2.3.2 Missing diagnostic faults	108
2.3.3 Determinism faults	147
2.3.4 Documentation synchronization faults	148
2.4 Defects affecting unqualified components	158
2.4.1 Translation faults	160
2.4.2 Missing diagnostic faults	190
2.4.3 Determinism faults	196
2.4.4 Documentation synchronization faults	196
2.5 Defects affecting both qualified and unqualified components	197
2.5.1 Translation faults	197
2.5.2 Missing diagnostic faults	198
2.5.3 Determinism faults	198
2.5.4 Documentation synchronization faults	199
A. Changes since the Arm Compiler for Embedded FuSa 6.16LTS Defect Notifi- June 2025	
A.1 Defects added	201
B. Defect index	202
B.1 Indexed by affected version.	202
B.1.1 Defects that affect Arm Compiler for Embedded FuSa 6.16.2	202
B 1.2 Defects that affect Arm Compiler for Embedded FuSa 6.16.1	207

B.2 Indexed by target environment	213
B.2.1 Defects that affect all target environments	213
B.2.2 Defects with the target environment A32 state	215
B.2.3 Defects with the target environment AArch32 state	216
B.2.4 Defects with the target environment AArch64 state	217
B.2.5 Defects with the target environment Armv6-M	219
B.2.6 Defects with the target environment Armv7-A	219
B.2.7 Defects with the target environment Armv7-M	220
B.2.8 Defects with the target environment Armv7-R	220
B.2.9 Defects with the target environment Armv8-A	221
B.2.10 Defects with the target environment Armv8-M	221
B.2.11 Defects with the target environment Armv8-M with the Main Extension	222
B.2.12 Defects with the target environment Armv8-M without the Main Extension	223
B.2.13 Defects with the target environment Armv8-R	223
B.2.14 Defects with the target environment Armv8-R AArch64	223
B.2.15 Defects with the target environment T32 state	224
B.3 Indexed by component	224
B.3.1 Defects that affect qualified components	224
B.3.2 Defects that affect unqualified components	230
Proprietary notice	232
Product and document information	234
Product status	234
Revision history	234
Conventions	235
Useful resources	238

1. Introduction

This document is intended for functional safety managers and software developers using Arm Compiler for Embedded FuSa 6.16LTS for functional safety projects.

This document has been created based on information available to Arm as of 21 July 2025. It provides an updated list of known safety-related defects that affect a release of Arm Compiler for Embedded FuSa 6.16LTS, and has been published on a discretionary basis.

Functional safety managers can reference the known defects in Arm Compiler for Embedded FuSa to address requirement 11.4.4 in ISO 26262-8, *Planning of usage of a software tool*, and the equivalent requirement in IEC 61508-4 section 7.4.4.5.

Software developers can study the known defect list and apply appropriate safeguards and workarounds if they think they are at risk.

For information on the referenced documents, see the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual.

1.1 Scope of the Defect Lists

The defect lists within this document contain an entry for each known defect that is in a safety-related fault category and, at the time this document was generated, identified as affecting the following Arm Compiler for Embedded FuSa 6.16LTS releases: 6.16.1 and 6.16.2.

See The role of Arm Compiler for Embedded FuSa in Safety-related Development in the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual for an explanation of the safety-related fault categories.

See the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit *Development Process* document for an explanation of how the Arm Compiler for Embedded FuSa development process handles safety-related defects.

Defects are grouped according to whether they affect qualified or unqualified toolchain components, the fault category, and are listed in descending order of the defect identifier number.

1.2 Derivation of the Defect Lists

This section describes how the information in the defect lists within this document are derived.

The information in the defect lists in this document is derived directly from the Arm defect tracking system.

All incoming Arm Compiler for Embedded FuSa defects are assessed for their impact on functional safety. See the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit *Development Process* document for more information.

The provided information might change in future versions of this document. Such changes may include the removal of a defect from the document.

1.3 Documentation releases for documentation synchronization faults

This section explains the relationship between documentation releases and toolchain releases in the context of Documentation synchronization faults.

Documentation synchronization faults apply to specific releases of the documentation.

For each affected release specified in a documentation synchronization fault, use the *References* section of the matching *Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual* to identify the specific release of the documentation to which the fault applies.

For example, if a documentation synchronization fault affects release 6.16.2 of the Arm Compiler for Embedded FuSa tools, see the *References* section of release 6.16.2 of the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual for the specific release of the documentation to which the fault applies.

2. Defects

This chapter contains information about all known safety-related defects that affect releases of Arm Compiler for Embedded FuSa 6.16LTS.

2.1 Format of a Defect Entry

This section describes the format of a defect entry in this document.

Each defect entry contains the following information:

Item	Description		
Defect identifier	A unique identifier for the defect, of the form SDCOMP- <n>. This identifier is used as the title of the section describing the defect. It should be used in all communication regarding the defect.</n>		
Components	The Arm Compiler for Embedded FuSa components affected by the defect. The affected components might be one or more of:		
	Qualified toolchain components:		
	Compiler and integrated assembler, armclang		
	• ELF processing utility, fromelf		
	• Librarian, armar		
	∘ Linker, armlink		
	Unqualified toolchain components:		
	• Legacy assembler, armasm		
	Libraries		
Fault	Each defect in this documented is listed in a section based on its safety-related fault category classification:		
category	Translation fault		
	Missing diagnostic fault		
	Determinism fault		
	Documentation synchronization fault		
	For more information about fault categories, see the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual.		
Target environment	Where feasible, describes the set of target Arm architectures or processor states that might be affected by the defect. The default value is "Any", which means the issue could affect any supported target Arm architecture or processor state. For more information, see the Target environment section.		
Affected releases	A list of the releases in scope that the defect is observable in.		
Unaffected releases	A list of the releases in scope that the defect is not observable in.		
Description	A summary of the defect and its impact.		
Conditions	A list of conditions that must hold to observe the defect.		

The information describing the scope of a defect is included in a table in each defect entry in this document. You can use the information in this table to determine if a defect is relevant to your project without having to read the full details of the defect.

To avoid a known defect, manually inspect the source code and command-line options to ensure that at least one condition for the defect does not hold true. Arm Support might be able to help you identify other workarounds for known defects, if a generic workaround is not suitable.

2.1.1 Target environment

This section describes the purpose and meaning of the target environment associated with each defect entry included in this document.

Where feasible, the target environment field is used to limit the scope of a defect to a specific execution context.

The target environment field can specify one or more of the following:

- Architectures (for example, Armv8-M)
- Processor states (for example, AArch32 state)
- A combination of architecture and state
- The value "Any", which indicates no restriction on architecture or processor state

The target environment field does not specify any of the following:

- Architecture revisions. For example, Armv8.1-M.
- Architecture extensions. For example, the M-profile Vector Extension (MVE).

These details, if relevant, are included in the Conditions section of the defect entry. For example, a defect listed with the target environment "Armv8-M with the Main Extension" may include a condition such as the following:

The program is compiled for a target with the M-profile Vector Extension (MVE).

Architectures and processor states are not mutually exclusive, and their relationships should be interpreted inclusively. The following hierarchy illustrates how processor states and architectures relate:

```
Any
    AArch32 state
        - A32 state
             - Armv7-A
              - Armv8-A
             — Army7-R
             - Armv8-R
          T32 state
              Armv7-A
               Armv8-A
               Armv7-R
               Armv8-R
               Armv6-M
              - Armv7-M
                  - Armv8-M with the Main Extension
                  - Armv8-M without the Main Extension
     AArch64 state
      --- Armv8-A
```

Armv8-R AArch64

A defect listed under a processor state, such as "T32 state", can apply to any processor or architecture that supports that state. Similarly, a defect listed under an architecture, such as "Armv8-A", can apply to any of the processor states that architecture supports, unless limited further by the Conditions section of the defect entry.

Therefore, when determining if a defect is relevant to your project, both the Target Environment field and the Conditions section must be reviewed together. You can use the hierarchy above and the guidance below to identify all applicable environments for your project.

For example:

- If your project is built for a Cortex-M3 target, you might need to look at defects that affect any of the following target environments:
 - Any
 - AArch32 state
 - T32 state
 - Armv7-M
- If your project is built for a Cortex-A53 target and AArch64 state, you might need to look at defects that affect any of the following target environments:
 - Any
 - AArch64 state
 - Armv8-A



This document includes an appendix that provides an index of known issues grouped by target environment, which can be used for this purpose.

The following target environments are included within the scope of this document:

Target environment	Description
Any	The scope defect is not limited to any specific target environments, and can affect any target Arm architecture or processor subject only to the conditions under which the defect can occur.
A32 state	An Arm architecture or processor in A32 state (formerly Arm state). Depending on the -mcpu or -march option used with the compiler, A32 state may be the default. For example, it is the default when compiling with -mcpu=cortex-r52. For more information, see the -march and -mcpu sections of the Arm Compiler for Embedded FuSa Reference Guide.
AArch32 state	An Arm architecture or processor in AArch32 state. This includes A32 state (formerly Arm state) and T32 state (formerly Thumb state).
AArch64 state	An Arm architecture or processor in AArch64 state.
Armv6-M	The Armv6-M architecture, or a processor based on the Armv6-M architecture. For example, Cortex-M0.
Armv7-A	The Armv7-A architecture, or a processor based on the Armv7-A architecture. For example, Cortex-A9.

Target environment	Description
Armv7-M	The Armv7-M architecture, or a processor based on the Armv7-M architecture. For example, Cortex-M3.
Armv7-R	The Armv7-R architecture, or a processor based on the Armv7-R architecture. For example, Cortex-R5.
Armv8-A	Any version of the Armv8-A architecture, or a processor based on any version of the Armv8-A architecture. Unless otherwise specified in the conditions of a defect, this includes both AArch64 state and AArch32 state. For example, Cortex-A53.
Armv8-M	Any version of the Armv8-M architecture, or a processor based on any version of the Armv8-M architecture. Unless otherwise specified in the conditions of a defect, this includes both Armv8-M with the Main Extension and Armv8-M without the Main Extension. For example, this includes projects that are compiled with -march=armv8-m.base, -march=armv8.1-m.main, or -mcpu=cortex-m55.
Armv8- M with the Main Extension	Any version of the Armv8-M architecture with the Main Extension, or a processor based on any version of the Armv8-M architecture with the Main Extension. For example, this includes projects that are compiled with -march=armv8.1-m.main or -mcpu=cortex-m33.
Armv8-M without the Main Extension	Any version of the Armv8-M architecture without the Main Extension, or a processor based on any version of the Armv8-M architecture without the Main Extension. For example, this includes projects that are compiled with -march=armv8-m.base or -mcpu=cortex-m23.
Armv8-R	The Armv8-R architecture, or a processor based on the Armv8-R architecture. This does not include the Armv8-R AArch64 architecture. For example, Cortex-R52.
Armv8-R AArch64	The Armv8-R AArch64 architecture, or a processor based on the Armv8-R AArch64 architecture. For example, Cortex-R82AE.
T32 state	An Arm architecture or processor in T32 state (formerly Thumb state). For example, this always applies when compiling for an M-profile target.

2.2 Machine-readable defects list

This section provides information about the JSON format defect lists included as an attachment with this document.

The contents of the defects lists in this document are available in a machine-readable JSON format. The file defects_as_JsoN.zip bundled with this document contains the following files that can be used to programmatically analyze the defects listed within this document:

defects.json

A JSON file containing a list of all defects from this document, and information about the scope of the list. The entry for each defect follows the same format as described in Format of a Defect Entry. The defect description and conditions are provided as HTML markup.

schema.json

The JSON schema for the file defects.json. It includes descriptions of the contents of the defects.json file.

Arm does not provide tools to analyze the JSON format defects list.

2.3 Defects affecting qualified components

This section contains details about known safety-related defects that affect the qualified toolchain components of Arm Compiler for Embedded FuSa 6.16LTS.

The qualified toolchain components are:

- The compiler and integrated assembler, armclang.
- The ELF processing utility, fromelf.
- The librarian, armar.
- The linker, armlink.

The following defects are included in this section:

Identifier	Fault category	Affected components
SDCOMP-68714	Translation fault	armclang
SDCOMP-68363	Translation fault	armclang
SDCOMP-67921	Translation fault	armclang
SDCOMP-67799	Translation fault	armclang
SDCOMP-67678	Translation fault	armclang
SDCOMP-67662	Translation fault	armclang
SDCOMP-67650	Translation fault	armclang
SDCOMP-67638	Translation fault	armclang
SDCOMP-67544	Translation fault	armclang
SDCOMP-67194	Translation fault	armclang
SDCOMP-66895	Translation fault	armclang
SDCOMP-66787	Translation fault	armclang
SDCOMP-66692	Translation fault	fromelf
SDCOMP-66676	Translation fault	armclang
SDCOMP-66632	Translation fault	armclang
SDCOMP-66256	Translation fault	armclang
SDCOMP-66132	Translation fault	armclang
SDCOMP-65579	Translation fault	armclang
SDCOMP-65517	Translation fault	armlink
SDCOMP-65172	Translation fault	armclang
SDCOMP-64999	Translation fault	armlink
SDCOMP-64736	Translation fault	armclang
SDCOMP-64591	Translation fault	armclang
SDCOMP-64590	Translation fault	armlink
SDCOMP-64165	Translation fault	armclang
SDCOMP-64066	Translation fault	armclang
SDCOMP-64059	Translation fault	armclang
SDCOMP-63952	Translation fault	armclang

Identifier	Fault category	Affected components
SDCOMP-63946	Translation fault	armclang
SDCOMP-63913	Translation fault	armclang
SDCOMP-63912	Translation fault	armclang
SDCOMP-63911	Translation fault	armclang
SDCOMP-63894	Translation fault	armclang
SDCOMP-63761	Translation fault	armclang
SDCOMP-63752	Translation fault	armclang
SDCOMP-63738	Translation fault	fromelf
SDCOMP-63688	Translation fault	armclang
SDCOMP-63454	Translation fault	armclang
SDCOMP-63088	Translation fault	armclang
SDCOMP-62791	Translation fault	armclang
SDCOMP-62769	Translation fault	armclang
SDCOMP-62725	Translation fault	armclang
SDCOMP-62692	Translation fault	armclang
SDCOMP-62661	Translation fault	armclang
SDCOMP-62378	Translation fault	armclang
SDCOMP-62352	Translation fault	armclang
SDCOMP-62330	Translation fault	armclang
SDCOMP-62251	Translation fault	armlink
SDCOMP-62221	Translation fault	armclang
SDCOMP-62217	Translation fault	fromelf
SDCOMP-62176	Translation fault	armclang
SDCOMP-62133	Translation fault	armclang
SDCOMP-62123	Translation fault	armclang
SDCOMP-62028	Translation fault	armclang
SDCOMP-61486	Translation fault	armclang
SDCOMP-61299	Translation fault	armclang
SDCOMP-61298	Translation fault	armclang
SDCOMP-61150	Translation fault	armlink
SDCOMP-61080	Translation fault	armclang
SDCOMP-60897	Translation fault	armclang
SDCOMP-60725	Translation fault	fromelf
SDCOMP-60659	Translation fault	armlink
SDCOMP-60632	Translation fault	armclang
SDCOMP-60589	Translation fault	armclang
SDCOMP-60443	Translation fault	armclang
SDCOMP-60342	Translation fault	armclang
SDCOMP-60326	Translation fault	fromelf
SDCOMP-60117	Translation fault	armlink

Identifier	Fault category	Affected components
SDCOMP-59974	Translation fault	armclang
SDCOMP-59938	Translation fault	armlink
SDCOMP-59788	Translation fault	armclang
SDCOMP-59656	Translation fault	armclang
SDCOMP-59521	Translation fault	armclang
SDCOMP-59074	Translation fault	armclang
SDCOMP-59059	Translation fault	armclang
SDCOMP-58780	Translation fault	armclang
SDCOMP-58773	Translation fault	armclang
SDCOMP-58738	Translation fault	armclang
SDCOMP-58354	Translation fault	armlink
SDCOMP-57884	Translation fault	armclang
SDCOMP-57725	Translation fault	armclang
SDCOMP-57456	Translation fault	fromelf
SDCOMP-57449	Translation fault	fromelf
SDCOMP-57255	Translation fault	armclang
SDCOMP-57229	Translation fault	armclang
SDCOMP-57213	Translation fault	armlink
SDCOMP-57200	Translation fault	armclang
SDCOMP-56435	Translation fault	armlink
SDCOMP-55460	Translation fault	armclang
SDCOMP-55200	Translation fault	armclang
SDCOMP-55184	Translation fault	fromelf
SDCOMP-55105	Translation fault	armclang
SDCOMP-54942	Translation fault	armlink
SDCOMP-54546	Translation fault	fromelf
SDCOMP-50968	Translation fault	fromelf
SDCOMP-50408	Translation fault	armclang
SDCOMP-44980	Translation fault	fromelf
SDCOMP-28728	Translation fault	fromelf
SDCOMP-24899	Translation fault	fromelf
SDCOMP-11947	Translation fault	fromelf
SDCOMP-68219	Missing diagnostic fault	armclang
SDCOMP-67984	Missing diagnostic fault	armclang
SDCOMP-67968	Missing diagnostic fault	armclang
SDCOMP-67424	Missing diagnostic fault	armclang
SDCOMP-65264	Missing diagnostic fault	armclang
SDCOMP-65243	Missing diagnostic fault	armclang
SDCOMP-64683	Missing diagnostic fault	armclang
SDCOMP-64255	Missing diagnostic fault	armclang

Identifier	Fault category	Affected components
SDCOMP-63984	Missing diagnostic fault	armclang
SDCOMP-63917	Missing diagnostic fault	armclang
SDCOMP-63697	Missing diagnostic fault	armclang
SDCOMP-62234	Missing diagnostic fault	armclang
SDCOMP-62201	Missing diagnostic fault	armclang
SDCOMP-61489	Missing diagnostic fault	fromelf
SDCOMP-61488	Missing diagnostic fault	armlink
SDCOMP-61461	Missing diagnostic fault	armclang
SDCOMP-61089	Missing diagnostic fault	armclang
SDCOMP-59605	Missing diagnostic fault	armclang
SDCOMP-59512	Missing diagnostic fault	armclang
SDCOMP-59190	Missing diagnostic fault	armclang
SDCOMP-58367	Missing diagnostic fault	armclang
SDCOMP-57912	Missing diagnostic fault	armclang
SDCOMP-57528	Missing diagnostic fault	armclang
SDCOMP-57199	Missing diagnostic fault	armlink
SDCOMP-56812	Missing diagnostic fault	armclang
SDCOMP-56331	Missing diagnostic fault	armclang
SDCOMP-56220	Missing diagnostic fault	armclang
SDCOMP-56212	Missing diagnostic fault	armclang
SDCOMP-55983	Missing diagnostic fault	armclang
SDCOMP-55580	Missing diagnostic fault	armclang
SDCOMP-55267	Missing diagnostic fault	armclang
SDCOMP-53903	Missing diagnostic fault	armclang
SDCOMP-52627	Missing diagnostic fault	armclang
SDCOMP-51180	Missing diagnostic fault	armclang
SDCOMP-50017	Missing diagnostic fault	armclang
SDCOMP-49961	Missing diagnostic fault	armclang
SDCOMP-49919	Missing diagnostic fault	armclang
SDCOMP-49763	Missing diagnostic fault	armclang
SDCOMP-46790	Missing diagnostic fault	armclang
SDCOMP-25238	Missing diagnostic fault	armclang
SDCOMP-18689	Missing diagnostic fault	armlink
SDCOMP-17355	Missing diagnostic fault	armlink
SDCOMP-57994	Determinism fault	armlink
SDCOMP-68687	Documentation synchronization fault	armclang
SDCOMP-68558	Documentation synchronization fault	armclang
SDCOMP-67964	Documentation synchronization fault	armclang
SDCOMP-66862	Documentation synchronization fault	armclang
SDCOMP-65669	Documentation synchronization fault	armclang

Identifier	Fault category	Affected components
SDCOMP-63787	Documentation synchronization fault	armclang
SDCOMP-63050	Documentation synchronization fault	armclang
SDCOMP-61633	Documentation synchronization fault	armclang
SDCOMP-61514	Documentation synchronization fault	armclang
SDCOMP-61465	Documentation synchronization fault	armclang
SDCOMP-61054	Documentation synchronization fault	armlink
SDCOMP-60826	Documentation synchronization fault	armlink

2.3.1 Translation faults

This section contains details about safety-related defects that have been classified as a translation fault.

For more information about the definition of a translation fault, see the Arm Compiler for Embedded FuSa tools and functional safety section of the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual.

2.3.1.1 SDCOMP-68714

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-68714.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for the __arm_rsr64() and __arm_rsr64() Arm C Language Extensions (ACLE) intrinsics.

Such incorrect code can ignore repeated reads of the same system register. Subsequently, this can result in unexpected run-time behavior if the value of the system register can change between successive reads.

For example, the compiler generates code that incorrectly reads the Counter-timer Virtual Count register (CNTVCT) only once for the following:

```
unsigned long long func(void)
{
   unsigned long long a = __arm_rsr64("cp15:1:c14");
   unsigned long long b = __arm_rsr64("cp15:1:c14");
   return b - a;
}
```

To avoid this issue, use the volatile keyword when accessing a system register using the __arm_rsr64() or __arm_rsr64() intrinsics. For example:

```
unsigned long long func(void)
{
    volatile unsigned long long a = __arm_rsr64("cp15:1:c14");
    volatile unsigned long long b = __arm_rsr64("cp15:1:c14");
    return b - a;
}
```

Conditions

The safety-related system is a risk when all the following are true:

- The program contains a function F.
- F contains two calls x and y to a __arm_rsr64() or __arm_rsr64() ACLE intrinsic defined in the <arm_acle.h> system header.
- Both x and y specify the same system register R to be accessed.
- The value of R can change between x and Y.

2.3.1.2 SDCOMP-68363

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-68363.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

The inline assembler and integrated assembler can incorrectly fail to ignore a string comparison assembler directive inside a conditional assembler directive.

For example, the integrated assembler incorrectly fails to ignore the .ifeqs directive in the following:

Instead, it generates code that includes the NOP instruction.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains a conditional assembler directive D.
- D contains a string comparison assembler directive s.
- s is one of the following:
 - ° .ifeqs
 - .ifnes
- One of the following is true:
 - All of the following are true:
 - p evaluates to false.
 - s is within the true branch of D.
 - All of the following are true:
 - p evaluates to true.
 - s is within the false branch of D.

2.3.1.3 SDCOMP-67921

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-67921.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

The compiler can generate code that incorrectly fails to ignore a function parameter of zero size.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains a function F.
- F has a parameter of type T.
- The size of T is zero.
- F is defined in a source file A.
- F is called from a source file в.
- A is compiled using a compiler x.
- B is compiled using a compiler Y.
- One of the following is true:
 - F is a variadic function and в is compiled in a C++ source language mode.
 - A is compiled in a C source language mode and в is compiled in a C++ source language mode.
 - A is compiled in a C++ source language mode and B is compiled in a C source language mode.
 - x and y are not identical.

2.3.1.4 SDCOMP-67799

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-67799.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

The compiler can generate incorrect code for an M-profile Vector Extension (MVE) intrinsic defined in the <arm_mve.h> system header.

For example, for the call to the [__arm]_vsbcq[_u32]() intrinsic in the following code:

```
#include <arm_mve.h>
uint32x4_t test1(uint32x4_t lhs, uint32x4_t rhs)
{
  unsigned carry = 0;
  return vsbcq_u32(lhs, rhs, &carry);
}
```

the compiler incorrectly generates a vsbci.i32 instruction instead of a vsbc.i32 instruction.

The vsbci.i32 instruction assumes that the carry flag is always set. Subsequently, this can result in unexpected run-time behavior.

This defect is associated with the issue described in SDCOMP-67678.

For more information about MVE intrinsics, see https://developer.arm.com/architectures/instruction-sets/intrinsics.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled at any optimization level except -oo.
- The program contains a call z to an MVE intrinsic z defined in the <arm mve.h> system header.
- I is of the form *vsbcq*().
- The behavior of the program depends on z.

2.3.1.5 SDCOMP-67678

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-67678.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

The compiler can generate incorrect code for a function that contains a call to an M-profile Vector Extension (MVE) intrinsic defined in the <arm_mve.h> system header.

This defect is associated with the issue described in SDCOMP-67799.

For more information about MVE intrinsics, see https://developer.arm.com/architectures/instruction-sets/intrinsics.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled at any optimization level except -oo.
- The program contains a function F.
- F contains a call to an MVE intrinsic I defined in the <arm mve.h> system header.
- I has one of the following forms:
 - o *vadcq *()
 - o *vsbcq *()
- The behavior of the program depends on F.

2.3.1.6 SDCOMP-67662

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-67662.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for an M-profile Vector Extension (MVE) intrinsic defined in the <arm mve.h> system header.

For example, for the call to the __arm_vcmlaq_rot90_f32() intrinsic in the following:

```
#include <arm_mve.h>
float32x4_t func(float32x4_t v)
{
```

```
return __arm_vcmlaq_rot90_f32(v, v, v);
}
```

the compiler incorrectly generates a VCMLA.F32 instruction that uses the register Q0 for all operands:

```
vcmla.f32 q0, q0, q0, #90 bx lr
```

A VCMLA. F32 instruction which specifies the same register as both the destination and a source operand is architecturally constrained UNPREDICTABLE. Subsequently, this can result in unexpected run-time behavior.

For more information about MVE intrinsics, see https://developer.arm.com/architectures/instruction-sets/intrinsics.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains a call to an MVE intrinsic I defined in the <arm mve.h> system header.
- I is of the form *vcmlaq * f32().
- The behavior of the program depends on I.

2.3.1.7 SDCOMP-67650

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-67650.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for an M-profile Vector Extension (MVE) intrinsic defined in the <arm_mve.h> system header.

For more information about MVE intrinsics, see https://developer.arm.com/architectures/instruction-sets/intrinsics.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled at any optimization level except -oo.
- The program contains a call to an MVE intrinsic I defined in the <arm mve.h> system header.
- I has one of the following forms:

```
vfmaq_m*()
vfmasq_m*()
vfmsq_m*()
vfmsq_m*()
```

• The behavior of the program depends on I.

2.3.1.8 SDCOMP-67638

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-67638.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for an M-profile Vector Extension (MVE) intrinsic defined in the <arm mve.h> system header.

For example, when compiling the following code with -mcpu=cortex-m55 -ffp-mode=full, the compiler can generate code that incorrectly sets compare to [false, false, false, false] instead of [true, true, true, true]:

```
// Create a vector with NaN values in all lanes.
float32x4_t nan = vreinterpretq_f32_u32(vdupq_n_u32(0xffffffff));
// Create a vector with the value 1.0f in all lanes.
float32x4_t one = vdupq_n_f32(1.0f);
// Perform a lane-wise comparison of the two vectors.
mve_pred16_t compare = vcmpltq_f32(nan, one);
```

For more information about MVE intrinsics, see https://developer.arm.com/architectures/instruction-sets/intrinsics.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled with -ffp-mode=full Or -fno-fast-math.
- The program contains a call to an MVE intrinsic I defined in the <arm mve.h> system header.
- I is of the form *vcmp* f*().
- I has a parameter z.
- z is a floating-point vector type.
- At least one lane of z is a NaN.
- The behavior of the program depends on I.

2.3.1.9 SDCOMP-67544

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-67544.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for a volatile variable of a single-precision floating-point type.

For example, when the following is compiled with -mcpu=cortex-m33 -o1, the compiler incorrectly generates code that writes to port, but does not subsequently read from port:

```
volatile float * const port = (volatile float *) 0x00ff0000;
float value;

void write_and_read_back_port()
{
   *port = value;
   value = *port;
}
```

Additionally, when the following is compiled with -mcpu=cortex-m33 -o1, the compiler incorrectly generates code that reads from IO->read before writing to IO->write:

```
typedef struct
```

```
{
  volatile float write;
  volatile float read;
} ports;

float value;

void test(volatile ports *IO)
{
    IO->write = value;
    value = IO->read;
}
```

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled at any optimization level except -oo.
- The program contains an operation A and a subsequent operation B.
- A accesses a volatile variable of a single-precision floating-point type.
- B accesses a volatile variable of a single-precision floating-point type.
- The behavior of the program depends on A occurring before B.

2.3.1.10 SDCOMP-67194

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-67194.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for an outlined function.

Conditions

The safety-related system is at risk when one of the following is true:

- The program is compiled at -oz and without -mno-outline.
- The program is compiled with -moutline.

2.3.1.11 SDCOMP-66895

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-66895.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-M	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect debug information for a call from a secure function to a non-secure function.

Conditions

This defect can occur when all the following are true:

- The program is compiled for a target with the Security Extension.
- The program is compiled with -mcmse.
- The program is compiled with -g or -gdwarf<version>.
- The program contains a secure function F.
- F is annotated with __attribute__((cmse_nonsecure_entry)).
- F calls a non-secure function via a function pointer P.
- P is annotated with __attribute__((cmse_nonsecure_call)).

The safety-related system is only at risk when the incorrect debug information causes you to manually make an incorrect change to the safety-related system.

2.3.1.12 SDCOMP-66787

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-66787.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

Description

The compiler can generate code which incorrectly fails to indicate that the floating-point unit can be used by a Non-secure function \mathtt{N} that is called from a Secure function \mathtt{S} . Subsequently, this can result in the floating-point registers being corrupted after returning from \mathtt{N} to \mathtt{S} .

For example, the floating-point registers might be corrupted after the return from N() to s() in the following:

Conditions

The safety-related system is at risk when all the following are true:

- The program is not compiled for an Armv8.1-M target with the Main Extension.
- The program is compiled with -mfloat-abi=hard.
- The program contains a Secure function s in a source file A.
- A is compiled with -mcmse.
- The program contains a Non-secure function N in a source file B.
- B is not compiled with -mcmse.
- N returns a value of type T.
- N does not have any parameters of type I.
- T is one of the following:
 - A floating-point type.
 - A vector type.

- s calls N via a function pointer P.
- P is annotated with attribute ((cmse nonsecure call)).
- The Secure Floating-point Context is not active within s before the call to N via P. To determine if the Secure Floating-point Context is active, check the value of the FPCA field of the CONTROL_s register.

2.3.1.13 SDCOMP-66692

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-66692.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
fromelf	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

Description

The fromelf utility disassembles the VSCCLRM instruction incorrectly.

For example, the fromelf utility incorrectly disassembles the following valid vscclrm instruction as an invalid vldm instruction:

```
vscclrm {d8, d9, d10, d11, d12, d13, d14, d15, vpr}
```

Conditions

This defect occurs when all the following are true:

- The fromelf utility is used to disassemble an ELF format input file F.
- F is disassembled for an Armv8.1-M target with the Main Extension. For example, F is disassembled with --cpu=8.1-M.Main.
- F contains a vscclrm instruction.

The safety-related system is only at risk when the incorrect disassembly output causes you to manually make an incorrect change to the safety-related system.

2.3.1.14 SDCOMP-66676

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-66676.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for an access to a volatile 128-bit variable.

For example, the compiler can generate incorrect code for the following when compiling with - mbig-endian:

```
volatile __uint128_t v;

__uint128_t func(void)
{
   return v;
}
```

This defect is associated with the issue described in SDCOMP-63088.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled for a big-endian target.
- The program contains an volatile 128-bit variable v.
- The program contains an access to v.

2.3.1.15 SDCOMP-66632

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-66632.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The integrated assembler incorrectly fails to implicitly set the minimum alignment requirement for a user-defined executable section to 4 bytes. Instead, it incorrectly always sets the minimum alignment requirement to 1 byte.

For example, the integrated assembler incorrectly sets the alignment to 1 byte .text.func in the following:

```
.section .text.func, "ax" nop
```

To avoid this issue, explicitly specify an alignment for each user-defined executable section using the following directive:

```
.p2align 2
```

This defect is associated with the issue described in SDCOMP-57200.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains a user-defined executable section s.
- s does not contain any of the following directives:
 - ° .align
 - ° .balign
 - ° .p2align

2.3.1.16 SDCOMP-66256

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-66256.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

The compiler can generate code that incorrectly does not conform to the *Procedure Call Standard* for the Arm 64-bit Architecture.

For example, when compiling the following code with -march=armv8.2-a+bf16 and at -o1, the compiler can generate code that incorrectly splits the Homogenous Floating-point Aggregate (HFA) parameter src between the register H7 and the stack instead of only using the stack:

```
#include <arm_neon.h>

volatile __bf16 dst;

typedef struct
{
    __bf16 x, y;
} hfa_t;

void func(double a, double b, double c, double d, double e, double f, double g, hfa_t src)
{
    dst = src.x;
    dst = src.y;
}
```

```
ldr h0, [sp]
adrp x8, dst
str h7, [x8, :lo12:dst]
str h0, [x8, :lo12:dst]
ret
```

The Procedure Call Standard for the Arm 64-bit Architecture does not permit a HFA parameter to be split between registers and the stack.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains a function F.
- F is defined in a source file A.
- F is called from a source file в.
- A is compiled using a compiler x.
- в is compiled using a compiler у.
- x and y are not identical.
- F has M consecutive floating-point parameters, followed by a parameter of τ type.
- It is a Homogenous Floating-point Aggregate type, which consists of N members of bf16 type.
- 1 < N <= 4.
- M < 8.

• M + N > 8.

2.3.1.17 SDCOMP-66132

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-66132.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler can generate code that incorrectly corrupts a member of a class or struct.

For example, the compiler can generate code that incorrectly corrupts dest->b for the following:

```
struct S
{
    char a;
    char b;
    short c;
};

void func(struct S* dest, struct S src)
{
    dest->a = src.a;
    dest->c = src.c;
}
```

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled at any optimization level except -oo.
- The program contains a class or struct s.
- s has three members A, B, and c.
- The program contains a function F.
- F explicitly modifies both A and c.
- F does not explicitly modify B.
- The behavior of the program depends on B remaining unchanged by F.

2.3.1.18 SDCOMP-65579

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-65579.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for a Scalable Vector Extension (SVE) intrinsic defined in the <arm sve.h> system header.

For more information about SVE intrinsics, see https://developer.arm.com/architectures/instruction-sets/intrinsics.

Conditions

The safety-related system is at risk when all the following are true:

- The program is built with target options that enable the Scalable Vector Extension feature (FEAT SVE).
- The program is compiled at any optimization level except -oo.
- The program contains a call to an SVE intrinsic I defined in the <arm sve.h> system header.
- I is of the form svuzp*().
- The behavior of the program depends on I.

2.3.1.19 SDCOMP-65517

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-65517.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

Affected components	Target environment	Affected releases	Unaffected releases
armlink	Any	6.16.1, 6.16.2	-

For two execution regions \mathtt{A} and \mathtt{B} , where \mathtt{A} is at a lower address than \mathtt{B} , the linker incorrectly assumes that the name of \mathtt{A} is always lexically earlier than the name of \mathtt{B} . Subsequently, this can result in the linker generating incorrect callgraph or stack usage information. The order in which \mathtt{A} and \mathtt{B} are specified in the scatter file does not affect this behavior.

For example, when a program is linked for AArch32 state with a scatter file that contains the following:

ER_B is at the lower address 0×00004000 and ER_A is at the higher address 0×02000000 . However, the name ER_B is not lexically earlier than the name ER_A. This can result in the linker generating incorrect callgraph or stack usage information. The fact that ER_A is specified before ER_B does not affect this behavior.

To avoid this issue, manually inspect the scatter file and ensure that all execution regions have the same lexical order as their address order. For the execution regions in the above example, the execution regions can be renamed as follows:

Original name	New name
ER_A	Y_ER_A
ER_B	X_ER_B

Irrespective of this defect, you must treat any maximum stack size usage reported by the linker as a lower limit. For more information, see the *Linker maximum stack size calculation* section of the *Safety Manual*.

Conditions

This defect can occur when all the following are true:

- The program is linked with a scatter file F.
- F contains two execution regions A and B.
- The address of A is lower than the address of B.

- The name of A is not lexically earlier than the name of B.
- The program is linked using one of the following options:
 - --callgraph
 - o --info=stack
 - --info=summarystack

The safety-related system is only at risk when the incorrect output causes you to manually make an incorrect change to the safety-related system.

2.3.1.20 SDCOMP-65172

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-65172.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect debug information for a bit-field.

For example, the compiler generates incorrect debug information for b in the following:

This defect is associated with the issue described in SDCOMP-62330.

Conditions

This defect can occur when all the following are true:

- The program is compiled with -gdwarf-2 or -gdwarf-3.
- The program contains a bit-field в.
- One of the following is annotated with __attribute__((packed)):
 - ° B.

- The struct containing в.
- Packing affects the number of bytes that β spans.

The safety-related system is only at risk when the incorrect debug information causes you to manually make an incorrect change to the safety-related system.

2.3.1.21 SDCOMP-64999

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-64999.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	AArch32 state	6.16.1, 6.16.2	-

Description

The linker can generate an incorrect C++ exception-handling table. This can result in unexpected run-time behavior.

For example, building a program containing the following code:

```
void __attribute__((naked)) F1()
{
}
void F2()
{
    throw 123;
}
```

can result in an output image with the following:

- F1, a zero-sized symbol of code type
- F2, a non-zero-sized symbol of code type
- F1 and F2 being placed at the same address, code ADDR
- F1 and F2 being placed in the order F1 then F2

The C++ exception-handling table entries corresponding to these symbols must have the same order as the symbols themselves. For example, when the symbols are placed in the order F1 then F2, the C++ exception-handling table entries must also be placed in the order F1 then F2.

However, the output image can contain C++ exception-handling table entries in the incorrect order f2 then F1. This can be observed by manually inspecting the output image using fromelf --text -e:

The C++ exception unwinder uses the order of symbols to find the corresponding exception-handling table entries. Subsequently, this can result in unexpected run-time behavior when the entry for F1 is used to unwind F2.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled in a C++ source language mode.
- The program is compiled with C++ exceptions enabled.
- The program contains code symbols F1 and F2.
- F1 is zero bytes in size.
- F2 is not zero bytes in size.
- F1 and F2 have the same address.
- F1 and F2 are placed in the order F1 then F2.
- An exception is thrown by, or is propagated through, F2.

2.3.1.22 SDCOMP-64736

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-64736.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

The compiler can generate incorrect code for storing the result of an arithmetic operation in a variable of half-precision floating-point type.

For example, the compiler can generate code that incorrectly stores the result of the arithmetic operation in the following as a single-precision floating-point value:

```
float func(_Float16 a)
{
    _Float16 v = a + 32.0f16;
    return v;
}
```

Conditions

The safety-related system is at risk when all the following are true:

- One of the following is true:
 - The program is built for an Armv8-A target with target options that do not enable the half-precision floating-point feature (FEAT_FP16).
 - The program is built with target options that do not enable hardware support for scalar half-precision floating-point operations. For example, -mcpu=cortex-m4 or -march=armv8-r.
- The program is compiled at any optimization level except -oo.
- The program contains a variable v of a half-precision floating-point type.
- The program contains an arithmetic operation with a result R.
- R is stored in v.
- R cannot be represented exactly by a half-precision floating-point type.
- The program contains a conversion of v to a type τ .
- R can be represented exactly by type T.

2.3.1.23 SDCOMP-64591

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-64591.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

The compiler can generate incorrect code for a Neon intrinsic of the form $vld2q_dup_*()$ defined in the $\langle arm_neon.h \rangle$ system header.

For more information about Neon intrinsics, see https://developer.arm.com/architectures/instruction-sets/intrinsics.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains a call z to a Neon intrinsic I defined in the <arm neon.h> system header.
- I is one of the following:
 - ° vld2q dup bf16()
 - vld2q_dup_f16()
 - vld2q_dup_f32()
 - vld2q_dup_p16()
 - vld2q_dup_p8()
 - vld2q_dup_s16()
 - vld2q_dup_s32()
 - vld2q_dup_s8()
 - vld2q_dup_u16()
 - vld2q_dup_u32()
 - vld2q_dup_u8()
- The behavior of the program depends on z.

2.3.1.24 SDCOMP-64590

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-64590.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	Any	6.16.1, 6.16.2	-

The linker can generate incorrect stack usage information.

Irrespective of this defect, you must treat any maximum stack size usage reported by the linker as a lower limit. For more information, see the *Linker maximum stack size calculation* section of the *Safety Manual*.

Conditions

This defect can occur when all the following are true:

- The program is compiled with -fno-omit-frame-pointer.
- The program is linked using one of the following options:
 - o --callgraph
 - --info=stack
 - --info=summarystack

The safety-related system is only at risk when the incorrect stack usage information causes you to manually make an incorrect change to the safety-related system.

2.3.1.25 SDCOMP-64165

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-64165.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	A32 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler can generate incorrect code for a PC-relative ADR instruction or a load literal instruction.

For example, the integrated assembler generates incorrect code for the PC-relative ADR instruction in the following:

```
.arm
.section .data.src, "a", %progbits
.balign 4
.global src
```

```
src:
    .word 0x11223344

    .section .text.func, "ax"
    .balign 4
    .global func
    .type func, %function
func:
    adr r0, src
    bx lr
```

This defect is associated with the issues described in SDCOMP-63454 and SDCOMP-55580.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains an instruction I.
- One of the following is true:
 - I is LDRD.
 - The program is assembled for a big-endian target, and I is one of the following:
 - ADR
 - LDR
 - LDRB
 - LDRH
 - LDRSB
 - LDRSH
- I specifies a label operand L.
- I is in a section A.
- L is in a section B.
- A and B are different.

2.3.1.26 SDCOMP-64066

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-64066.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

The compiler can generate code that incorrectly uses the same register for both operands of the __arm_sqrshr() and __arm_uqrshl() M-profile Vector Extension (MVE) intrinsics defined in the <arm_mve.h> system header. Subsequently, this can result in unexpected run-time behavior.

For more information about MVE intrinsics, see https://developer.arm.com/architectures/instruction-sets/intrinsics.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains a call to an MVE intrinsic I defined in the <arm mve.h> system header.
- I is one of the following:
 - o __arm_sqrshr()
 - o arm uqrshl()
- The behavior of the program depends on I.

2.3.1.27 SDCOMP-64059

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-64059.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for an M-profile Vector Extension (MVE) intrinsic defined in the <arm mve.h> system header.

For example, for the call to the arm vhcaddq rot270 s32() intrinsic in the following code:

```
#include <arm_mve.h>
int32x4_t func(void)
{
  int32x4_t a = __arm_vuninitializedq_s32();
```

```
return __arm_vhcaddq_rot270_s32(a, a);
}
```

the compiler incorrectly generates a VHCADD. \$32 instruction that uses the register Q0 for all operands:

```
vhcadd.s32 q0, q0, q0, #270

vmov r0, r1, d0

vmov r2, r3, d1

bx lr
```

A VHCADD. \$32 instruction which specifies the same register as both the destination and second source operand is architecturally CONSTRAINED UNPREDICTABLE. Subsequently, this can result in unexpected run-time behavior.

For more information about MVE intrinsics, see https://developer.arm.com/architectures/instruction-sets/intrinsics.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains a call A to an MVE intrinsic of the form *vuninitializedq*() defined in the <arm mve.h> system header.
- A creates an uninitialized vector v.
- The program contains a call B to an MVE intrinsic defined in the <arm_mve.h> system header.
- в specifies v as an argument.
- The behavior of the program depends on B.

2.3.1.28 SDCOMP-63952

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-63952.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for an access to a union with a member of half-precision floating-point type.

Conditions

The safety-related system is at risk when all the following are true:

- One of the following is true:
 - The program is built for an Armv8-A target with target options that do not enable the half-precision floating-point feature (FEAT_FP16).
 - The program is built with target options that do not enable hardware support for scalar half-precision floating-point operations. For example, -mcpu=cortex-m4 or -march=armv8-r.
- The program contains a union U.
- u has a member of one of the following types:
 - ° fp16
 - ° Float16
- u has a member that is not of one of the following types:
 - ° __fp16
 - ° Float16
- The behavior of the program depends on an access to u.

2.3.1.29 SDCOMP-63946

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-63946.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for a call to a function.

Conditions

- The program is built for a target with the Scalable Vector Extension (SVE).
- The program contains a call to a function F.
- F has a parameter р of type т.
- T is defined in the <arm sve.h> system header.

- p must be passed using the stack.
- The behavior of the program depends on F.

2.3.1.30 SDCOMP-63913

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-63913.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code when compiling with a -mharden-sls=<option> option that enables the mitigation against Straight-Line Speculation (SLS) for RET and BR instructions.

-mharden-sls=<option> is considered a [COMMUNITY] feature in Arm Compiler for Embedded FuSa 6.16.1 and 6.16.2. For more information about this option, see the Straight-Line Speculation (SLS) hardening supplement for Arm Compiler for Embedded FuSa 6.16LTS

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled with -mharden-sls=all or -mharden-sls=retbr.
- One of the following is true:
 - The program is compiled at -oz and without -mno-outline.
 - The program is compiled with -moutline.

2.3.1.31 SDCOMP-63912

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-63912.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for an access to a bit-field. Such incorrect code does not conform to the *Procedure Call Standard for the Arm Architecture*.

For example, when compiling for AArch32 state, the compiler generates code that incorrectly uses the register R1 instead of R2 for the parameter b in the following:

```
struct S
{
    int x : 64;
};
int func(int a, struct S b)
{
    return b.x;
}
```

To avoid this issue, compile with -werror=bitfield-width to make the compiler report the following error for potentially affected code:

• width of bit-field '<bit-field>' (<width_of_bit-field> bits) exceeds the width of its type; value will be truncated to <width_of_type> bits.

Conditions

- The program is compiled in a C++ source language mode.
- The program contains a function F.
- F is defined in a source file A.
- F is called from a source file в.
- A is compiled using a compiler x.
- в is compiled using a compiler у.
- x and y are not identical.
- The program contains a class, struct, or union type Q.
- g has a bit-field member M of size s and type T.
- s is greater than the size of T.
- F has a parameter of type Q.
- F accesses M.

2.3.1.32 SDCOMP-63911

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-63911.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The compiler generates code that incorrectly does not conform to the *Procedure Call Standard for the Arm Architecture*.

For example, the compiler generates code that incorrectly assumes that the register R0 is used for the parameter B in the following:

```
struct S
{
};
int func(struct S a, int b)
{
   return b;
}
```

Conditions

- The program is compiled in a C++ source language mode.
- The program contains a function F.
- F is defined in a source file A.
- F is called from a source file в.
- A is compiled using a compiler x.
- в is compiled using a compiler у.
- x and y are not identical.
- The program contains a class, struct, or union type T.
- I does not have any members.
- F has a parameter P of type T.
- F has a parameter Q with non-empty type.

• Q appears after P in the argument list.

2.3.1.33 SDCOMP-63894

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-63894.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for a program that contains a volatile variable v. Such incorrect code can result in any of the following unexpected run-time behaviors:

- Initializing v incorrectly.
- Loading a byte from v from an incorrect offset.
- Storing a byte to v at an incorrect offset.

For example, if a variable v is expected to consist of the following sequence of bytes:

Address offset	Byte value
+0x0	0x00
+0x1	0x11
+0x2	0x22
+0x3	0x33
+0x4	0x44
+0x5	0x55
+0x6	0x66
+0x7	0x77
+0x8	0x88
+0x9	0x99
+0xa	0xaa
+0xb	0xbb
+0xc	0xcc
+0xd	0xdd
+0xe	0xee

Address offset	Byte value
+0xf	0xff

the compiler can instead generate incorrect code that treats v as consisting of the following incorrect sequence of bytes:

Address offset	Byte value
+0x0	0x88
+0x1	0x99
+0x2	0xaa
+0x3	0xbb
+0x4	0xcc
+0x5	0xdd
+0x6	0xee
+0x7	0xff
+0x8	0x00
+0x9	0x11
+0xa	0x22
+0xb	0x33
+0xc	0x44
+0xd	0x55
+0xe	0x66
+0xf	0x77

Subsequently, at run-time, a load of v[0] would incorrectly return 0x88 instead of 0x00.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled for a big-endian target.
- The program contains a volatile variable v.
- The behavior of the program depends on v.

2.3.1.34 SDCOMP-63761

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-63761.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

The compiler can generate incorrect code for a function that accesses a __thread or thread_local variable.

Conditions

The safety-related system is at risk when all following are true:

- The program contains a thread or thread local variable v.
- The program contains a function F.
- F contains an access to v.
- One of the following is true:
 - \circ F is in a compilation unit that is compiled with -ftls-model=global-dynamic.
 - v is annotated with attribute ((tls model("global-dynamic"))).

2.3.1.35 SDCOMP-63752

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-63752.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for a vfmlalq_laneq_high_f16() or vfmlalq_laneq_low_f16() Neon intrinsic defined in the <arm_neon.h> system header.

This defect is associated with the issue described in SDCOMP-63917.

For more information about Neon intrinsics, see https://developer.arm.com/architectures/instruction-sets/intrinsics.

Conditions

This defect can occur when all the following are true:

- The program is compiled for a target that supports the floating-point half-precision multiplication instructions feature (FEAT FHM).
- The program contains a call to a Neon intrinsic I defined in the <arm neon.h> system header.
- I is one of the following:
 - o vfmlalq_laneq_high_f16()
 - o vfmlalq_laneq_low_f16()

To detect if the safety-related system is at risk, compile with -s and manually inspect the output. The safety-related system is only at risk when one of the following is true:

- The output contains a FMLAL (by element) instruction with a second source register of the form <vd>.H[<index>], where <vd> is outside the range v0-v15.
- The output contains a FMLAL2 (by element) instruction with a second source register of the form <vd>.H[<index>], where <vd> is outside the range v0-v15.

2.3.1.36 SDCOMP-63738

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-63738.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
fromelf	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

Description

The fromelf utility incorrectly disassembles the label operand of a WLS or WLSTP instruction as an immediate offset instead of a PC-relative offset.

For example, the fromelf utility incorrectly disassembles the following wlstp instruction:

```
wlstp.8 lr, r0, <label>
```

as:

wlstp.8 lr, r0, #<offset>

instead of:

wlstp.8 lr, r0, {pc}+<offset>

This defect is associated with the issue described in SDCOMP-62217.

Conditions

This defect occurs when all the following are true:

- The frome1f utility is used to disassemble an ELF format input file F.
- F is disassembled for an Armv8.1-M target with the Main Extension. For example, F is disassembled with --cpu=8.1-M.Main.
- F contains a WLS or WLSTP instruction.

The safety-related system is only at risk when the incorrect disassembly output causes you to manually make an incorrect change to the safety-related system.

2.3.1.37 SDCOMP-63688

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-63688.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv6-M, Armv8-M without the Main Extension	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code that corrupts register R4. This can result in unexpected run-time behavior.

Conditions

The safety-related system is at risk when the program is compiled with one of the following options:

- -fstack-protector
- -fstack-protector-all
- -fstack-protector-strong

2.3.1.38 SDCOMP-63454

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-63454.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	T32 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler can generate incorrect code for a PC-relative ADR instruction or a load literal instruction.

For example, the integrated assembler generates incorrect code for the PC-relative ADR instruction in the following:

```
.thumb

.section .data.src, "a", %progbits
.balign 4
.global src

src:
.word 0x11223344

.section .text.func, "ax"
.balign 4
.global func
.type func, %function

func:
adr r0, src
bx lr
```

This defect is associated with the issues described in SDCOMP-64165 and SDCOMP-55580.

Conditions

- The program is assembled for a big-endian target.
- The program contains an instruction I.
- I is one of the following:
 - ° ADR
 - ° LDR
 - ° LDRB

- ° LDRH
- ° LDRSB
- ° LDRSH
- I specifies a label operand L.
- I is in a section A.
- L is in a section B.
- а and в are different.

2.3.1.39 SDCOMP-63088

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-63088.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for an access to an Atomic 128-bit variable.

For example, the compiler can generate incorrect code for the following when compiling with - mbig-endian:

```
_Atomic __uint128_t v;
__uint128_t func(void)
{
    return v;
}
```

This defect is associated with the issue described in SDCOMP-66676.

Conditions

- The program is compiled for a big-endian target.
- The program contains an Atomic 128-bit variable v.
- The program contains an access to v.

2.3.1.40 SDCOMP-62791

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62791.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The compiler can generate code that incorrectly does not preserve the half-precision floating-point value v returned by one function when making a call to another function F. This can result in unexpected run-time behavior if F corrupts the floating-point register containing V.

For example, when the following code is compiled with -mfloat-abi=hard -01 for an Armv8.2-A target with half-precision floating-point support:

```
extern __fp16 func1(void);
extern void func2(void);

__fp16 func3(void)
{
    _fp16 return_value = func1();
    func2();
    return return_value;
}
```

the compiler incorrectly generates the following code where func2() could potentially corrupt the value returned by func1() and cause func3() to return an invalid value:

```
func3:
    push {r11, lr}
    bl func1
    bl func2
    pop {r11, pc}
```

Instead, the compiler should preserve so before the call to func2() and restore so after the call to func2(). For example:

```
func3:
    push {r11, lr}
    vpush {d8}
    bl func1
    vmov.f32    s16, s0
```

```
bl func2
vmov.f32 s0, s16
vpop {d8}
pop {r11, pc}
```

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled at any optimization level except -oo.
- The program is compiled for a target with half-precision floating-point support.
- T is one of the following:
 - ° __bf16
 - ° _Float16
 - ° fp16

2.3.1.41 SDCOMP-62769

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62769.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The compiler can incorrectly convert a half-precision floating-point signalling NaN value to a quiet NaN value.

For example, the compiler incorrectly converts the compile-time constant $0 \times 7 c 01$, which represents a signalling NaN value, to the quiet NaN value $0 \times 7 c 01$ for the following:

```
void func(__fp16 *ptr)
{
    union {
        unsigned short s;
        __fp16 f;
    } u;
    u.s = 0x7c01;
    *ptr = u.f;
}
```

Conditions

The safety-related system is at risk when all the following are true:

- One of the following is true:
 - The program is built for an Armv8-A target with target options that do not enable the half-precision floating-point feature (FEAT_FP16).
 - The program is built with target options that do not enable hardware support for scalar half-precision floating-point operations. For example, -mcpu=cortex-m4 or -march=armv8-r.
- The program is compiled with -ffp-mode=full.
- The program contains a variable x of fp16 type.
- A signalling NaN value y is stored in x.
- y is a compile-time constant.

2.3.1.42 SDCOMP-62725

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62725.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

Description

The compiler generates code that incorrectly does not conform to the *Procedure Call Standard for the Arm Architecture*, when compiling for a target that supports integer MVE only.

For example, the compiler generates code that incorrectly uses the general-purpose register RO for the return value of func() in the following:

```
float func(float *ptr)
{
    return *ptr;
}
```

The compiler should use the floating-point register so instead.

Conditions

- The program is compiled with target options that enable the M-profile Vector Extension (MVE).
- The program is compiled with target options that include integer MVE.
- The program is compiled with target options that do not include floating-point MVE.
- The program is compiled with target options that disable hardware floating-point support.
- The program is compiled with -mfloat-abi=hard.
- The program contains a function F.
- F uses a variable of floating-point type.
- F is defined in a source file A.
- F is called from a source file в.
- A is compiled using a compiler x.
- B is compiled using a compiler Y.
- x and y are not identical.

2.3.1.43 SDCOMP-62692

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62692.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components		Affected releases	Unaffected releases
armclang	Armv7-A, Armv7-M, Armv7-R, Armv8-A, Armv8-M with the Main Extension, Armv8-R	6.16.1, 6.16.2	-

Description

The compiler can generate code that incorrectly performs an unaligned access using a LDRD or STRD instruction for an access to a struct.

For example, the compiler generates code that incorrectly uses an strd instruction to access dst.y in the following:

```
typedef struct __attribute__((packed)) {
   char x;
   volatile long long y;
} T;
T dst;
```

```
void func(long long y)
{
   dst.y = y;
}
```

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled for AArch32 state.
- The program contains a struct s.
- s is greater than 8 bytes in size.
- s has a member м.
- M is not aligned to a 4-byte boundary.
- One of the following is true:
 - M is volatile.
 - S is volatile.
- The behavior of the program depends on an access to M.

2.3.1.44 SDCOMP-62661

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62661.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for a call to a variadic function. Subsequently, this can result in unexpected run-time behavior.

Conditions

- The program contains a call x to a function F.
- F accepts a variadic arguments list L.
- x specifies an argument A as part of L.

- A is a struct s.
- s is annotated with attribute ((packed)).
- s has a member that is an aggregate type. For example, uint16x8 t.

2.3.1.45 SDCOMP-62378

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62378.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The compiler generates an incorrect Neon load or store instruction for a Neon intrinsic defined in the <arm_neon.h> system header. The incorrect instruction has an alignment specifier. Subsequently, at run-time, this can result in a Data Abort when the address being accessed is not aligned to the alignment specified by the alignment specifier.

For example, the compiler incorrectly generates:

```
vld1.8 {d16, d17, d18, d19}, [r0:256]
```

instead of:

```
vld1.8 {d16, d17, d18, d19}, [r0]
```

for the following:

```
uint8x16x2_t vector = vld1q_u8_x2(address);
```

The alignment specifier :256 means that the vlal.8 instruction will result in a Data Abort if address is not aligned to a 256-byte boundary.

For more information about Neon intrinsics, see https://developer.arm.com/architectures/instruction-sets/intrinsics.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains a call to a Neon intrinsic I that is defined in the <arm_neon.h> system header.
- I has one of the following forms:
 - o vld* x2()
 - o vld* x3()
 - o vld* x4()
 - o vst* x2()
 - vst*_x3()
 - o vst*_x4()
- I is used to access an address x.
- x is not aligned to a 256-byte boundary.

To avoid this issue, manually inspect the source code, and ensure each address that is accessed using an affected Neon intrinsic is aligned to a 256-byte boundary.

2.3.1.46 SDCOMP-62352

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62352.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

Description

The compiler and integrated assembler can incorrectly generate a vMLA.U32 or vMLAS.U32 instruction in accordance with revision B.q of the Armv8-M Architecture. Instead, the compiler and integrated assembler should generate a vMLA.I32 or vMLAS.I32 instruction in accordance with revision B.r of the Armv8-M Architecture.

To detect this issue, disassemble the output ELF file with --cpu=8.1-M.Main.mve --text -c and manually inspect the output for the following instructions:

VMLA.U32

VMLAS.U32

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled with target options that enable the M-profile Vector Extension (MVE).
- The program is run on a target that implements revision B.r or later of the Armv8-M Architecture.

2.3.1.47 SDCOMP-62330

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62330.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect debug information for a bit-field.

For example, the compiler generates incorrect debug information for b in the following:

This defect is associated with the issue described in SDCOMP-65172.

Conditions

This defect can occur when all the following are true:

- The program is compiled with -g or -gdwarf-4.
- The program contains a bit-field в.
- One of the following is annotated with __attribute__((packed)):
 - ° В
 - The struct containing B.

• Packing affects the number of bytes that β spans.

The safety-related system is only at risk when the incorrect debug information causes you to manually make an incorrect change to the safety-related system.

2.3.1.48 SDCOMP-62251

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62251.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	AArch64 state	6.16.1, 6.16.2	-

Description

The linker can incorrectly calculate too small a value for the p_memsz field of the ELF program header describing a load region.

Subsequently, an ELF processing tool that creates the execution view directly from the ELF program headers might not be able to process the ELF file correctly. For example, an ELF processing tool might:

- Reject the ELF file as invalid.
- Not allocate enough memory for the program segment. This can result in unexpected run-time behavior.

Conditions

This defect occurs when one of the following is true:

- All the following are true:
 - The program is not linked with a scatter file.
 - The program contains a section that has an alignment requirement greater than 4 bytes.
 - The output image contains a non-contiguous execution region.
- All the following are true:
 - The program is linked with a scatter file F.
 - F contains a load region L.
 - · L contains two execution regions A and в.
 - A and в are non-contiguous.

• в has an alignment requirement greater than 4 bytes.

To detect if the safety-related system is at risk, link with --map and manually inspect the output. The safety-related system is only at risk when all the following are true:

- An ELF processing tool is used to directly create the execution view of the program from the ELF program headers.
- The memory map shows a non-contiguous execution region.

2.3.1.49 SDCOMP-62221

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62221.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv6-M	6.16.1, 6.16.2	-

Description

The compiler can incorrectly generate a B.w instruction.

To detect this issue, disassemble the output ELF file without --cpu=<name>, with --text -c, and manually inspect the output for the following instruction:

• B.W

Conditions

The safety-related system is at risk all the following are true:

- The program is compiled for an Armv6-M target.
- The program is run on an Armv6-M target.

Arm has not observed this defect being triggered in a program built from C or C++ source code with any of the affected releases.

2.3.1.50 SDCOMP-62217

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62217.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
fromelf	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

Description

The fromelf utility incorrectly disassembles the label operand of a LE or LETP instruction as an immediate offset instead of a PC-relative offset.

For example, the fromelf utility incorrectly disassembles the following LETP instruction:

letp lr, <label>

as:

letp lr, #<offset>

instead of:

letp lr, {pc}-<offset>

This defect is associated with the issue described in SDCOMP-63738.

Conditions

This defect occurs when all the following are true:

- The frome1f utility is used to disassemble an ELF format input file f.
- F is disassembled for an Armv8.1-M target with the Main Extension. For example, F is disassembled with --cpu=8.1-M.Main.
- F contains a LE or LETP instruction.

The safety-related system is only at risk when the incorrect disassembly output causes you to manually make an incorrect change to the safety-related system.

2.3.1.51 SDCOMP-62176

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62176.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for a function which has a half-precision floating-point parameter that is passed using the stack.

For example, the compiler can generate incorrect code for the following:

```
fp16 func(int a, int b, int c, int d, __fp16 e)
{
   return e + 1.0;
}
```

Conditions

- The program is compiled for a big-endian target.
- The program is compiled for a target with half-precision floating-point support.
- The program contains a function F.
- F has a parameter P that is one of the following types:
 - Float16fp16
- P is passed using the stack.
- The behavior of the program depends on P.

2.3.1.52 SDCOMP-62133

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62133.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for a function that contains an inline assembly statement with a +&x constraint code.

For example, the compiler can generate incorrect code for the following:

```
int func(void)
{
    register int V _asm("x0") = 1;
    _asm volatile("add %w0, %w0, #1" : "+&r" (V));
    return V;
}
```

Conditions

- The program is compiled at -oo.
- The program contains a function F.
- The program contains a named register variable v that uses a 64-bit register.
- F contains an inline assembly statement s.
- s specifies an output operand к.
- k is associated with v.
- k has the constraint code +&r.

2.3.1.53 SDCOMP-62123

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62123.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for a *vdup*_*f16() Neon intrinsic defined in the <arm neon.h> system header.

For more information about Neon intrinsics, see https://developer.arm.com/architectures/instruction-sets/intrinsics.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled for a target with half-precision floating-point support.
- The program contains a call z to a Neon intrinsic I that is defined in the <arm_neon.h> system header.
- I is of the form *vdup* *f16().
- The behavior of the program depends on z.

2.3.1.54 SDCOMP-62028

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62028.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-M without the Main Extension	6.16.1, 6.16.2	-

The compiler can generate incorrect code for an atomic compare exchange built-in or an atomic compare exchange function.

Conditions

The safety-related system is at risk when the program contains a call to one of the following:

- An __atomic_compare_exchange*() built-in.
- An atomic compare exchange *() function defined in the <stdatomic.h> Arm C library header.
- A compare exchange *() member function of the class template std::atomic<T>.
- A std::atomic_compare_exchange_*() function defined in the <atomic> Arm C++ library header.

2.3.1.55 SDCOMP-61486

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-61486.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler generates incorrect code for the expression neexcept (typeid (V)).

For example, the compiler generates code that incorrectly evaluates noexcept (typeid(obj)) to false in the following:

```
class C { virtual void func(void) {} };
C obj;
noexcept(typeid(obj)) ? puts("OK") : puts("Not OK");
```

Conditions

The safety-related system is at risk when all the following are true:

• The program is compiled in a C++11 or later source language mode.

- The program is not compiled with -fno-rtti.
- The program contains a polymorphic class c.
- The program contains an expression E.
- E is of the form noexcept (typeid (V)).
- v is one of the following:
 - A glvalue of type c.
 - A reference to c.
- The behavior of the program depends on the result of E.

2.3.1.56 SDCOMP-61299

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-61299.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The compiler can incorrectly set bit 3 of the Arm C Language Extensions (ACLE) feature macro __ARM_FP.

For example, the compiler incorrectly sets bit 3 of __ARM_FP when compiling with -mcpu=cortex-m55+nofp.dp.

Conditions

- The program is built with an -march=<name> or -mcpu=<name> option x.
- x is of the form N+nofp.dp.
- N is an architecture or processor that includes hardware double-precision floating-point support by default. For example, armv8-m.main Or cortex-m55.
- The behavior of the program depends on bit 3 of the Arm C Language Extensions (ACLE) feature macro ARM FP.

2.3.1.57 SDCOMP-61298

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-61298.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The compiler incorrectly fails to define the SOFTFP predefined macro.

This defect is associated with the issue described in SDCOMP-61465.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled for a target without hardware floating-point support.
- One of the following is true:
 - The program is compiled without -mfloat-abi=<value>.
 - The program is compiled with -mfloat-abi=softfp.
- The behavior of the program depends on SOFTEP.

2.3.1.58 SDCOMP-61150

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-61150.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	AArch32 state	6.16.1, 6.16.2	-

The linker can generate an image which decompresses an execution region that contains RW data incorrectly.

To avoid this issue, use one of the following workarounds:

- Link with --datacompressor=off.
- Add the NOCOMPRESS attribute to each affected execution region.
- Add the NOCOMPRESS attribute to each load region that contains an affected execution region.

Conditions

This defect can occur when all the following are true:

- The program is not linked with --datacompressor=off.
- The program contains an execution region E.
- E contains RW data.
- E does not have any of the following attributes:
 - NOCOMPRESS
 - ° PI
 - ° RELOC

To detect if the safety-related system is at risk, link with --diag_warning=6703, --map, and --load_addr_map_info, and manually inspect the output. The safety-related system is only at risk when all the following are true:

- The linker reports L6703W: Section <irrelevant> implicitly marked as non-compressible.
- The memory map shows an execution region for which all the following are true:
 - The Load addr value is COMPRESSED.
 - The Exec base and Load base values are the same.

2.3.1.59 SDCOMP-61080

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-61080.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

The compiler can generate incorrect code for an expression that involves both the >> and << operators.

For example, the compiler can generate incorrect code for the following:

(var >> 8 | var << 8)

Conditions

The safety-related system is at risk when all the following are true:

- The program is not compiled for AArch64 state at -oo.
- The program contains an expression E.
- E involves both the >> and << operators.
- The result of E is cast to a 16-bit type.

2.3.1.60 SDCOMP-60897

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60897.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-M	6.16.2	6.16.1

Description

The compiler incorrectly fails to define certain predefined macros when the toolchain is used with user-based licensing.

For more information about user-based licensing, see https://lm.arm.com.

Conditions

The safety-related system is at risk when all the following are true:

• The toolchain is used with user-based licensing.

- The program is compiled with -mcmse.
- The behavior of the program depends on one of the following predefined macros:
 - ° __ARM_ARCH_EXT_IDIV__
 - ° __ARM_FEATURE_DSP
 - ° ARM FEATURE FMA
 - ° ARM FEATURE FP16 SCALAR ARITHMETIC
 - ° __ARM_FEATURE_IDIV
 - ° __ARM_FEATURE_LDREX
 - ° ARM FEATURE MVE
 - ARM FEATURE SIMD32
 - ° __ARM_FP
 - ° ARM FPV5
 - ° ARM VFPV2
 - ° __ARM_VFPV3_
 - ° __ARM_VFPV4_
 - __VFP_FP__

2.3.1.61 SDCOMP-60725

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60725.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
fromelf	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

Description

The frome1f utility disassembles CLRM instructions incorrectly.

For example, the fromelf utility incorrectly disassembles the following valid CLRM instruction as an invalid LDM instruction:

clrm {r0-r12}

Conditions

This defect occurs when all the following are true:

- The frome1f utility is used to disassemble an ELF format input file F.
- F is disassembled for an Armv8.1-M target with the Main Extension. For example, F is disassembled with --cpu=8.1-M.Main.
- F contains a CLRM instruction.

The safety-related system is only at risk when the incorrect disassembly output causes you to manually make an incorrect change to the safety-related system.

2.3.1.62 SDCOMP-60659

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60659.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	Any	6.16.1, 6.16.2	-

Description

The linker incorrectly places all thread-local variables at the same offset in a dynamic symbol table.

For example, the linker incorrectly places both var1 and var2 at offset 0 when creating a shared library containing the following thread-local variables:

```
__thread int var1;
__thread int var2;
```

The incorrect offset value can be seen in the .dynsym section of the shared library:

Conditions

- The program is compiled with -fpic.
- The program contains multiple thread-local variables.
- The program is linked with --shared --sysv.

2.3.1.63 SDCOMP-60632

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60632.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler can incorrectly generate a fnmadd instruction instead of a nop instruction for a .align, .balign, or .p2align assembly directive.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled with -mbig-endian.
- The program contains a .align, .balign, or .p2align directive D.
- D does not have a w or 1 width suffix.
- D does not specify a fill value.

2.3.1.64 SDCOMP-60589

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60589.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler generates code that incorrectly does not conform to the *Procedure Call Standard for* the Arm Architecture for a function with a prototype that has a struct containing a zero-length bit-field.

For example, the compiler generates code that incorrectly does not conform to the *Procedure Call Standard for the Arm Architecture* for the following:

```
struct S {
    float a;
    int : 0;
    float b;
};

struct S func(struct S x)
{
    x.b += 1.0f;
    return x;
}
```

Conditions

- The program is compiled for one of the following:
 - AArch64 state.
 - AArch32 state with -mfloat-abi=hard.
- The program contains a function F.
- F is defined in a source file A.
- F is called from a source file в.
- A is compiled using a compiler x.
- в is compiled using a compiler у.
- One of the following is true:
 - A is compiled in a C source language mode and в is not.
 - в is compiled in a C source language mode and A is not.
 - x and y are not identical.
- The program contains a struct s.
- s contains a zero-length bit-field.
- All other members of s are of the same floating-point type and size.
- One of the following is true:
 - F has a parameter of s type.

F returns a value of s type.

2.3.1.65 SDCOMP-60443

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60443.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.2	6.16.1

Description

The compiler can generate incorrect debug information for a global variable that is const.

For example, when compiling with -frwpi, the compiler can generate incorrect debug information for var in the following:

const int var = 5;

This defect is associated with the issue described in SDCOMP-59059.

Conditions

This defect can occur when all the following are true:

- The program is compiled with -frwpi.
- The program is compiled with -g or -gdwarf-<version>.
- The program contains a global variable that is const.

The safety-related system is only at risk when the incorrect debug information causes you to manually make an incorrect change to the safety-related system.

2.3.1.66 SDCOMP-60342

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60342.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for a call to a formatted input/output function declared in the <stdio.h> header or a formatted wide character input/output function declared in the <wchar.h> header, when the format string is a global variable.

For example, the compiler generates incorrect code for the call the printf() function in the following:

```
#include <stdio.h>
char format_string[] = "%d\n";
int main(void)
{
   format_string[1] = 'f';
   printf(format_string, 1.5);
   return 0;
}
```

Conditions

- The program is compiled at any optimization level except -oo.
- The program is compiled without -nostdlib.
- The program contains a call z to one of the following:
 - A formatted input/output function declared in the <stdio.h> header.
 - A formatted wide character input/output function declared in the <wchar.h> header.
- The format string argument of z is a global variable v.
- The value of v is modified at run-time.
- The behavior of the program depends on z.

2.3.1.67 SDCOMP-60326

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60326.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
fromelf	Any	6.16.1, 6.16.2	-

Description

The fromelf utility reports incorrect DW_CFA_def_cfa and DW_CFA_def_cfa_offset entries for stack frame unwinding debug information.

Conditions

The frome1f utility reports incorrect information when all the following are true:

- An executable ELF format input file F contains debug information.
- The debugging information in F contains one of the following sections:
 - ° .debug frame
 - ° .ehframe
- F is processed using the -g or --text -g options.

The output from the -g or --text -g options is not directly used by debugging tools.

The safety-related system is only at risk if incorrect information in the output from the -g or --text -g options causes you to manually make an incorrect change to the safety-related system.

2.3.1.68 SDCOMP-60117

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60117.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	Any	6.16.1, 6.16.2	-

Description

The linker can generate incorrect stack usage information.

To avoid this issue, compile the input objects with -gdwarf-3.

Irrespective of this defect, you must treat any maximum stack size usage reported by the linker as a lower limit. For more information, see the *Linker maximum stack size calculation* section of the *Safety Manual*.

Conditions

This defect can occur when all the following are true:

- The input objects are compiled with -g or -gdwarf-<version>, where <version> is not 3.
- Stack usage information is obtained from the linker using any of the following options:
 - ∘ --callgraph
 - ° --info=stack

The safety-related system is only at risk when the incorrect stack usage information causes you to manually make an incorrect change to the safety-related system.

2.3.1.69 SDCOMP-59974

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-59974.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1	6.16.2

Description

The compiler can generate incorrect code for a nested loop.

Conditions

- The program is compiled at any optimization level except -00 and -01.
- The program is compiled with -fwrapv.
- The program contains a nested loop A.
- a contains a nested loop в.
- The behavior of the program depends on A or B.

2.3.1.70 SDCOMP-59938

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-59938.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	AArch64 state	6.16.1, 6.16.2	-

Description

The linker can incorrectly fail to account for calls to static functions when generating a callgraph or stack usage information.

Irrespective of this defect, you must treat any maximum stack size usage reported by the linker as a lower limit. For more information, see the *Linker maximum stack size calculation* section of the *Safety Manual*.

Conditions

This defect can occur when all the following are true:

- The program contains a static function.
- The program is linked using one of the following options:
 - ∘ --callgraph
 - o --info=stack
 - o --info=summarystack

The safety-related system is only at risk when the incorrect output causes you to manually make an incorrect change to the safety-related system.

2.3.1.71 SDCOMP-59788

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-59788.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv7-M, Armv8-M	6.16.1, 6.16.2	-

Description

The compiler can incorrectly generate one of the following instructions when accessing an element of a char or short array:

- LDRBT
- LDRHT
- LDRSBT
- LDRSHT
- STRBT
- STRHT

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled at any optimization level except -oo.
- The program contains an access A to an element of a char or short array B.
- в is in a memory region that does not permit unprivileged access.
- One of the following is true when A is performed:
 - The core is in Handler mode.
 - The core is in Thread mode, and control.npriv is set to zero.
- The behavior of the program depends on A.

2.3.1.72 SDCOMP-59656

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-59656.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1	6.16.2

Description

The compiler can generate incorrect code for an integer literal that can be represented by fewer than 64 bits and is cast to a pointer type.

To avoid this issue, ensure that all integer literals which are cast to a pointer type have a suffix that ends with L or 1. For example, 0x8000L.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled at -oo.
- The program contains a cast c from an integer literal I to a pointer type.
- I can be represented by fewer than 64 bits.
- I does not have a L, LL, 1, or 11 suffix.
- The behavior of the program depends on c.

2.3.1.73 SDCOMP-59521

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-59521.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for a call to an empty user-defined implementation of operator delete.

Conditions

- The program is compiled in a C++ source language mode.
- The program is compiled at any optimization level except -oo.
- The program contains a user-defined implementation I of operator delete.

- I is an empty function F.
- The behavior of the program depends on F returning.

2.3.1.74 SDCOMP-59074

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-59074.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1	6.16.2

Description

The compiler can generate incorrect code for a comparison operation that always evaluates to true.

Additionally, the compiler correctly reports the following warning:

• comparison of constant <constant> with expression of type <type> is always true

This warning can be upgraded to an error by compiling with -werror=tautological-constant-out-of-range-compare.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled at -oo.
- The program is not compiled with -Werror=tautological-constant-out-of-range-compare.
- The program contains a comparison operation c.
- с compares д and в.
- A is a constant of type x.
- в is a variable of an integer type у.
- The size of x is larger than the size of y.
- c always evaluates to true.
- The behavior of the program depends on c.

2.3.1.75 SDCOMP-59059

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-59059.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1	6.16.2

Description

The compiler can generate incorrect debug information for a global variable that is not const.

For example, when compiling with -frwpi, the compiler can generate incorrect debug information for var in the following:

int var = 5;

This defect is associated with the issue described in SDCOMP-60443.

Conditions

This defect can occur when all the following are true:

- The program is compiled with -frwpi.
- The program is compiled with -g or -gdwarf-<version>.
- The program contains a global variable that is not const.

The safety-related system is only at risk when the incorrect debug information causes you to manually make an incorrect change to the safety-related system.

2.3.1.76 SDCOMP-58780

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-58780.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler generates code that incorrectly fails to raise a std::bad_array_new_length exception for a new expression. Subsequently, this can result in unexpected run-time behavior.

For example, the compiler generates code that incorrectly fails to raise a std::bad array new length exception for the following:

```
void no_init_array(int len)
{
    (void)new char[len];
}

void test(void)
{
    try
    {
        no_init_array(-1);
    }
    catch (const std::bad_array_new_length &)
    {
        std::cout << "Exception caught" << std::endl;
    }
}</pre>
```

This defect is associated with the issue described in SDCOMP-57884.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled in a C++14 or later source language mode.
- The program is compiled with C++ exceptions enabled.
- The program contains a new expression E.
- E is not a constant expression.
- E specifies a negative array length.
- E allocates an array with elements of type T.
- The size of T is 1 byte.
- The behavior of the program depends on a std::bad_array_new_length exception being raised for E.

2.3.1.77 SDCOMP-58773

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-58773.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1	6.16.2

Description

The compiler generates incorrect code for a function that contains an inline assembly statement with a single-copy atomic 64-byte load or store instruction.

For example, the compiler generates code that incorrectly fails to initialize data in the following:

```
typedef struct
{
    unsigned long long x[8];
} T;

void func(int *x, void *y)
{
    T data = { x[0], x[1], x[2], x[3], x[4], x[5], x[6], x[7] };
    __asm volatile("st64b %0,[%1]" : : "r" (data), "r" (y) : "memory");
}
```

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled for a target with the Accelerator Support Extension.
- The program is compiled at any optimization level except -oo.
- The program contains a function F.
- f contains an inline assembly statement with one of the following instructions:
 - ° LD64B
 - ° ST64B
 - ° ST64BV
 - ° ST64BV0
- The behavior of the program depends on F.

2.3.1.78 SDCOMP-58738

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-58738.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1	6.16.2

Description

The compiler can generate incorrect code for a loop that contains accesses to an array through pointers that overlap each other.

Conditions

- The program is compiled for a target that supports SIMD instructions.
- The program is compiled at -03, -ofast, -omax, or with -fvectorize.
- The program contains a loop L.

- L accesses an array through two pointers A and в.
- An iteration of L accesses an address x through A.
- A different iteration of L accesses x through B.

2.3.1.79 SDCOMP-58354

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-58354.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	Any	6.16.1, 6.16.2	-

Description

The linker incorrectly reports an ELF section that is not Zero Initialized (ZI) as ZI in the --map output.

For example, the linker incorrectly reports the ELF section for the execution region EXEC as zero in the --map output for the following:

```
LOAD 0x8000
{
   EXEC +0x0 FILL 0xFFFFFFFF 0x100 {}
}
```

Conditions

- The program is linked with --map.
- The program is linked with a scatter file that contains an execution region E.
- E has one of the following execution region attributes:
 - ° PADVALUE
 - ° ZEROPAD
 - FTT.T.
- The --map output causes you to manually make an incorrect change to the safety-related system.

2.3.1.80 SDCOMP-57884

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-57884.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1	6.16.2

Description

The compiler generates code that incorrectly raises a std::bad_array_new_length exception for a new nothrow expression. Subsequently, this can result in unexpected run-time behavior.

For example, the compiler generates code that incorrectly raises a std::bad_array_new_length exception for the following:

```
void no_init_array(int len)
{
    (void)new (std::nothrow) int[len];
}

void init_array(int len)
{
    (void)new (std::nothrow) int[len]{1,2,3};
}

void test(void)
{
    try
    {
        no_init_array(-1); /* Test negative array length */
    }
    catch (const std::bad_array_new_length &)
    {
        std::cout << "Exception caught" << std::endl;
    }
    try
    {
        init_array(1); /* Test too many initializers */
    }
    catch (const std::bad_array_new_length &)
    {
        std::cout << "Exception caught" << std::endl;
    }
}

std::cout << "Exception caught" << std::endl;
}
}</pre>
```

This defect is associated with the issue described in SDCOMP-58780.

Conditions

- The program is written in a C++ source language mode.
- The program is compiled with C++ exceptions enabled.
- The program contains a new (std::nothrow) expression E.

- One of the following is true:
 - E specifies a negative array length.
 - E specifies more initializers than the array length.
- The behavior of the program depends on a std::bad_array_new_length exception not being raised for E.

2.3.1.81 SDCOMP-57725

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-57725.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect debug location information for a static variable.

Conditions

This defect can occur when all the following are true:

- The program is compiled with -gdwarf-2 or -gdwarf-3.
- The program is compiled at any optimization level except -oo.
- The program contains a static variable of type T.
- The size of T is larger than 1 byte.

The safety-related system is only at risk when the incorrect debug information causes you to manually make an incorrect change to the safety-related system.

2.3.1.82 SDCOMP-57456

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-57456.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
fromelf	AArch64 state	6.16.1, 6.16.2	-

Description

The frome1f utility disassembles movI and mvnI instructions incorrectly.

For example, the fromelf utility incorrectly disassembles the following valid instructions incorrectly:

```
movi v0.2s, #0x24, msl #16
mvni v0.2s, #0x24, msl #16
```

Conditions

This defect occurs when the program contains a MOVI or MVNI instruction.

The safety-related system is only at risk when the incorrect disassembly output causes you to manually make an incorrect change to the safety-related system.

2.3.1.83 SDCOMP-57449

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-57449.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
fromelf	AArch64 state	6.16.1, 6.16.2	-

Description

The frome1f utility disassembles immediate variants of the SVE and, BIC, EON, and EOR instructions incorrectly.

For example, the fromelf utility incorrectly disassembles the following valid AND instruction as an invalid AND instruction with an immediate operand of 0x10000 instead of 0x1:

and z9.h, z9.h, #0x1

Conditions

This defect occurs when the program contains an immediate variant of one of the following SVE instructions:

- AND
- BIC
- EON
- EOR

The safety-related system is only at risk when the incorrect disassembly output causes you to manually make an incorrect change to the safety-related system.

2.3.1.84 SDCOMP-57255

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-57255.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler generates incorrect debug information for a C++ tuple-like binding \mathtt{B} . The incorrect debug information associates an identifier \mathtt{I} in \mathtt{B} with the source code line on which \mathtt{B} is declared instead of the source code line on which \mathtt{I} is used.

For example, the compiler generates incorrect debug information that associates the identifier a with the line on which a is bound to src in the following:

std::tuple<int,short> src(x,y);

Conditions

This defect occurs when all the following are true:

- The program is compiled in a C++17 source language mode.
- The program is compiled with -g or -gdwarf-<version>.
- The program contains a tuple-like binding.

The safety-related system is only at risk if the incorrect debug information causes you to manually make an incorrect change to the safety-related system.

2.3.1.85 SDCOMP-57229

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-57229.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler incorrectly generates debug information at the function scope for a static variable defined in a lexical block within a function.

Subsequently, this can result in an affected variable incorrectly being displayed by a debugger as being in scope at function scope.

Conditions

This defect occurs when all the following are true:

- The program contains a function F.
- F defines a static variable in a lexical block within F.

The safety-related system is only at risk when the incorrect debug information causes you to manually make an incorrect change to the safety-related system.

2.3.1.86 SDCOMP-57213

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-57213.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	Any	6.16.1, 6.16.2	-

Description

The linker can generate an incorrect address for a local symbol that is associated with an unused merged string.

For example, the linker can generate an incorrect address for the symbol str2 in the following:

```
.section strings, "aMS", %progbits, 1
str1:
   .asciz "Hello, world!"
str2:
   .asciz "Hello, world!"
```

Conditions

This defect can occur when all the following are true:

- The program is linked without --no merge.
- The program contains an assembly language source file with an ELF section s.
- s has the shf merge and shf string flags set.
- s contains a null-terminated string A.
- s contains a null-terminated string B associated with the symbol x.
- B is identical to A, or is a suffix of A.
- x is a local symbol.
- x is not used.

The safety-related system is only at risk if the incorrect address for x causes you to manually make an incorrect change to the safety-related system.

2.3.1.87 SDCOMP-57200

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-57200.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The integrated assembler incorrectly fails to automatically set the minimum alignment requirement for a user-defined executable section based on the target instruction set. Instead, it incorrectly always sets the minimum alignment requirement to 1 byte.

For example, the integrated assembler incorrectly sets the alignment to 1 byte for both .text.func1 and .text.func2 in the following:

```
.section .text.func1, "ax"
.arm
nop

.section .text.func2, "ax"
.thumb
nop
```

To avoid this issue, explicitly specify an alignment for each user-defined executable section as follows:

Target instruction set	Alignment directive
A32	.p2align 2
T32	.p2align 1

This defect is associated with the issue described in SDCOMP-66632.

Conditions

- The program contains a user-defined executable section s.
- s does not contain any of the following directives:
 - ° .align
 - ° .balign

o .p2align

2.3.1.88 SDCOMP-56435

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-56435.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	Any	6.16.1, 6.16.2	-

Description

The linker incorrectly includes the size of uninitialized data in the p_memsz field of the ELF program header for the execution region containing the uninitialized data.

Subsequently, an ELF processing tool that creates the execution view directly from the ELF program headers can zero-initialize memory that was not intended to be zero-initialized. This can result in unexpected run-time behavior.

To avoid this issue, use one of the following workarounds:

- Do not use the program headers to derive the execution view when loading the image onto the target device. Instead, use the fromelf utility to generate a binary file for the image, and then load that binary file.
- Do not use the EMPTY or UNINIT execution region attributes.

Conditions

- An ELF processing tool is used to directly create the execution view of the program from the ELF program headers.
- The program is linked with a scatter file that contains an execution region E.
- One of the following is true:
 - E has the EMPTY attribute.
 - E has the UNINIT attribute and contains ZI data.
- The behavior of the program depends on the ELF processing tool not zero-initializing memory that was not intended to be zero-initialized.

2.3.1.89 SDCOMP-55460

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-55460.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler can generate code that incorrectly fails to ignore the partial specializations of a member template when the primary member template is subsequently explicitly specialized.

For example, the compiler incorrectly uses the partial specialization of B for the variable obj in the following:

```
#include <stdio.h>
// Template class A
template<class T> struct A
    // Member template B
    template < class T2> struct B
        void f (void)
            printf("Incorrect: Default\n");
    };
// Partial specialization of B
    template<class T2> struct B<T2*>
        void f (void)
            printf("Incorrect: Partial specialization\n");
    };
};
// Explicit specialization of A::B
template<> template<class T2> struct A<short>::B
    void f(void)
        printf("Correct: Explicit specialization\n");
};
int main (void)
    A<short>::B<int*> obj;
```

```
obj.f();
return 0;
}
```

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled in a C++ source language mode.
- The program defines a template class A.
- A contains a member template в.
- The program defines a partial specialization of B.
- A::B is subsequently explicitly specialized.

2.3.1.90 SDCOMP-55200

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-55200.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

Description

The compiler incorrectly sets bit 1 of the Arm C Language Extensions (ACLE) feature macro __ARM_FEATURE_MVE.

For example, the compiler incorrectly sets bit 1 of __arm_feature_mve when compiling with - march=armv8.1-m.main+mve.fp -mfpu=fpv5-d16.

Conditions

- The program is built with target options that enable the M-profile Vector Extension (MVE) for floating-point types. For example, -march=armv8.1-m.main+mve.fp or -mcpu=cortex-m55.
- The program is built with -mfpu=<name>, where <name> is one of the following:
 - ° fpv5-d16
 - o fpv5-sp-d16

• The behavior of the program depends on bit 1 of the Arm C Language Extensions (ACLE) feature macro ARM FEATURE MVE.

2.3.1.91 SDCOMP-55184

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-55184.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
fromelf	Any	6.16.1, 6.16.2	-

Description

When the linker removes unused sections from an image that contains debug information, the auxiliary debug information sections in the resulting image can contain unused but valid padding bytes between DWARF records. When processing such an image with -g or --text -g, the fromelf utility can incorrectly fail to decode DWARF records that follow such padding bytes, and subsequently report incorrect information about the correlation between the image and the original source code.

Conditions

The fromelf utility can report incorrect information when all the following are true:

- An executable ELF format input file F contains debug information.
- The debugging information in F contains one the following:
 - Line table entries for a function x in the .debug line section.
 - Variable location entries for a variable in a function x in the .debug loc section.
- The code for x is not present in F.
- F is processed using the -g or --text -g options.

The output from the -g or --text -g options is not directly used by debugging tools.

The safety-related system is only at risk if incorrect information in the output from the -g or --text -g options causes you to manually make an incorrect change to the safety-related system.

2.3.1.92 SDCOMP-55105

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-55105.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-A	6.16.1, 6.16.2	-

Description

The compiler incorrectly does not conform to the Arm C Language Extensions (ACLE) specification of the ARM ACLE feature test macro.

The ACLE specification requires the value of __ARM_ARCH to be scaled up to include minor architecture versions from Armv8.1-A onwards.

Instead, the compiler incorrectly always defines the value of the __ARM_ACLE feature test macro as follows:

Target architecture	ARM_ACLE value
Armv8-A	8
Armv8.1-A up to Armv8.7-A	8

Irrespective of this defect, Arm recommends detecting each architecture feature using its associated ACLE feature test macro instead of using __arm_arch. For example, to detect if the Scalable Vector Extension (SVE) feature (FEAT_SVE) is included, use the ACLE feature test macro __arm_feature_sve.

For more information, see the Arm architecture level section of the ACLE.

Conditions

The safety-related system is at risk when the behavior of the program depends on the value of the Arm C Language Extensions (ACLE) feature test macro __arm_arch being defined as per the ACLE specification.

2.3.1.93 SDCOMP-54942

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-54942.



Arm has not yet fully investigated this defect. Therefore, the information in this section is likely to change in future versions of this document.

Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	Any	6.16.1, 6.16.2	-

Description

The linker reports incorrect information for an unresolved weak reference.

For example, consider the following files main.c and func.c:

main.c:

```
extern __attribute__((weak)) int func(void);
int main(void)
{
    return func();
}
```

func.c:

```
int func(void)
{
   return 1;
}
```

main.c contains a weak reference to the function func() defined in func.c, and there are no non-weak references to func().

When this example is built with:

```
armclang --target=arm-arm-none-eabi -mcpu=cortex-m3 -01 -c main.c -o main.o armclang --target=arm-arm-none-eabi -mcpu=cortex-m3 -01 -c func.c -o func.o armlink main.o func.o -o image.axf --info=weakrefs
```

the linker incorrectly reports:

Unresolved Weak References:

```
func referenced from func.o
```

instead of:

```
Unresolved Weak References:
...
func referenced from main.o
```

Subsequently, this can result in expected run-time behavior if you expected the weak reference to func () from main.o to be resolved, but the incorrect output from the linker causes you to ignore that the weak reference was not resolved.

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with --info=weakrefs.
- An input object x contains a function F.
- An input object y contains a call z to F.
- z uses a weak reference to refer to F.
- The program does not contain a non-weak reference to F.
- One of the following is true:
 - x is not a member of a static library input file.
 - x is a member of a static library input file, and is explicitly included. For example,
 library>.a(X).
- The behavior of the program depends on the weak reference to F being resolved.
- The incorrect output from the linker causes you to ignore the unresolved weak reference to F from Y.

2.3.1.94 SDCOMP-54546

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-54546.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
fromelf	Any	6.16.1, 6.16.2	-

Description

When processing an image which contains debug information with -g, or --text -g, the frome1f utility can report incorrect debug information.

Conditions

The frome1f utility can report incorrect debug information when all the following are true:

- An executable ELF format input file F contains debug information.
- F contains a .debug loc section L.
- L contains a base address entry.
- F is processed using the -g or --text -g options.

The output from the -g or --text -g options is not directly used by debugging tools.

The safety-related system is only at risk if incorrect debug information in the output from the -g or --text -g options causes you to manually make an incorrect change to the safety-related system.

2.3.1.95 SDCOMP-50968

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-50968.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
fromelf	Any	6.16.1, 6.16.2	-

Description

When processing an image with -g or --text -g, the fromelf utility can report incorrect debug information.

Conditions

The fromelf utility can report incorrect debug information when all the following are true:

- An executable ELF format input file F contains all the following:
 - Debug information.
 - A RELA relocation entry.
- F is processed using the -g or --text -g options.

The output from the -g or --text -g options is not directly used by debugging tools.

The safety-related system is only at risk if incorrect debug information in the output from the -g or --text -g options causes you to manually make an incorrect change to the safety-related system.

2.3.1.96 SDCOMP-50408

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-50408.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect code for a function that has a parameter of vector type.

Such code does not conform to the Procedure Call Standard for the Arm Architecture.

Conditions

- The program is compiled for a big-endian target.
- The program is compiled for a target that includes the Advanced SIMD Extension.
- The program contains a function F.
- F is defined in a source file A.
- F is called from a source file в.
- A is compiled using a compiler x.
- в is compiled using a compiler у.
- x and y are not identical.
- F has a parameter of vector type T.
- T is defined in the <arm neon.h> system header.

2.3.1.97 SDCOMP-44980

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-44980.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
fromelf	Any	6.16.1, 6.16.2	-

Description

The fromelf utility can report incorrect bit-field offsets when processing an ELF file that contains bit-fields with -a or --text -a.

Conditions

This defect occurs when all the following are true:

- An ELF format input file F contains debug information.
- F contains a global or static variable v.
- v contains a bit-field.
- The global and static data addresses in F are printed using any of the following options:
 - ∘ -a
 - o --text -a

The safety-related system is only at risk if the incorrect bit-field offset information causes you to manually make an incorrect change to the safety-related system.

2.3.1.98 SDCOMP-28728

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-28728.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
fromelf	AArch64 state	6.16.1, 6.16.2	-

Description

The fromelf utility incorrectly decodes certain **UNDEFINED** instructions as MRS or MSR instructions.

For example, the fromelf utility incorrectly disassembles the following UNDEFINED instruction as an MRS instruction:

.inst 0xd5200000

Conditions

This defect can occur when all the following are true:

- An ELF format input file contains an instruction with a bit pattern P.
- P is within the A64 System Instruction Class encoding space.
- P is architecturally undefined.

The safety-related system is only at risk if the incorrect disassembly output causes you to manually make an incorrect change to the safety-related system.

2.3.1.99 SDCOMP-24899

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-24899.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
fromelf	T32 state	6.16.1, 6.16.2	-

Description

The frome1f utility can disassemble certain instructions incorrectly and associate symbols with an incorrect address.

For example, for the following code:

```
.section .text
.p2align 2
.type func1, %function
.type func2, %function
```

```
.global func1
   .global func2
func1:
   bx lr
   .inst.n 0xffff
func2:
   bx lr
```

the frome1f utility incorrectly disassembles the output as:

```
func1
   0x00000000: 4770   pG   BX   lr
func2
   0x00000002: ffff4770   ..pG   VQSHL.U32 q10,q8,#31
```

Conditions

This defect can occur when all the following are true:

- An ELF format input file contains two consecutive 16-bit opcodes A and B.
- A is not a valid 16-bit instruction.
- A symbol is associated with the address of B.

The safety-related system is only at risk when the incorrect output from the fromelf utility causes you to manually make an incorrect change to the safety-related system.

2.3.1.100 SDCOMP-11947

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-11947.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
fromelf	Any	6.16.1, 6.16.2	-

Description

The frome1f utility incorrectly disassembles a 16-bit addend as an 8-bit addend.

Conditions

This defect can occur when all the following are true:

- An ELF format input file F contains a 16-bit data word D.
- F is processed using --disassemble.

- p is associated with a relocation R of type T.
- T is one of the following:
 - ° R AARCH64 ABS16
 - ° R ARM ABS16
- R has an addend greater than 255.

The safety-related system is only at risk when the incorrect disassembly output causes you to manually make an incorrect change to the safety-related system.

2.3.2 Missing diagnostic faults

This section contains details about safety-related defects that have been classified as a missing diagnostic fault.

For more information about the definition of a missing diagnostic fault, see the Arm Compiler for Embedded FuSa tools and functional safety section of the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual.

2.3.2.1 SDCOMP-68219

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-68219.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler incorrectly fail to report an error for an invalid vcvT instruction that specifies different destination and source registers.

For example, the inline assembler and integrated assembler incorrectly fail to report an error for the following vcvT instruction which converts a scalar value from floating-point to fixed-point:

vcvt.u32.f32 s0, s1, #2

Conditions

The safety-related system is at risk when all the following are true:

- The program contains a vcvT instruction I.
- I converts between floating-point and fixed-point values.
- I specifies a destination register operand D.
- I specifies a source register operand s.
- I requires D and s to be the same.
- p and s are different.

2.3.2.2 SDCOMP-67984

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-67984.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv8-M	6.16.1, 6.16.2	-

Description

The compiler can incorrectly set bit 3 of the Arm C Language Extensions (ACLE) feature macro ARM FEATURE LDREX.

For example, the compiler incorrectly sets bit 3 of __arm_feature_ldrex when compiling with - march=armv8-m.main.

Conditions

The safety-related system is at risk when the behavior of the program depends on bit 3 of the Arm C Language Extensions (ACLE) feature macro __arm_feature_ldrex.

2.3.2.3 SDCOMP-67968

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-67968.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler incorrectly ignore a .cpu target selection directive that does not explicitly disable an extension \mathtt{E} using +no<extension>. Subsequently, the inline assembler and integrated assembler incorrectly fail to report an error for an instruction that requires \mathtt{E} .

For example, when assembling the following with -mcpu=cortex-a53+ras, the integrated assembler incorrectly ignores the .cpu cortex-a53 target selection directive, and subsequently fails to report an error for the ESB instruction:

```
.cpu cortex-a53
esb // invalid without the RAS extension
```

This defect is associated with the issue described in SDCOMP-51180.

Conditions

- One of the following is true:
 - The program is assembled with an -mcpu option A.
 - The program contains a .cpu target selection directive A.
- A enables an extension E.
- The program contains a subsequent .cpu target selection directive B.
- B does not explicitly disable E using +no<extension>.
- The program contains an instruction I.
- I follows B.
- I requires E.

2.3.2.4 SDCOMP-67424

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-67424.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler incorrectly fail to report an error for a MOVT or MOVW instruction with an offset that is outside the range for the instruction.

For example, the integrated assembler incorrectly fails to report an error for the following instruction:

```
movt r0, #:lower16:. + 32768 // out of range offset
```

Conditions

- The program contains an instruction I.
- I is one of the following:
 - ° MOVT
 - ° MOVW
- I specifies a source operand s.
- s has one of the following forms:
 - #:lower16:. + <offset>
 - #:lower16:<label> + <offset>
 - o #:upper16:. + <offset>
 - #:upper16:<label> + <offset>
- <offset> is an immediate value.
- <offset> is outside the range [-32768, 32767].
- The behavior of the program depends on I.

2.3.2.5 SDCOMP-65264

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-65264.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The compiler and integrated assembler incorrectly fail to report the following error for a 32-bit element FMMLA instruction:

• instruction requires: f32mm

Subsequently, this can result in unexpected run-time behavior when a 32-bit element FMMLA instruction is executed on a target that does not support the Single-precision Matrix Multiplication feature (FEAT_F32MM).

To avoid this issue, specify the +nof32mm feature modifier when building for an affected target that does not support FEAT_F32MM.

Conditions

- The program is built for an Armv8.6-A or later target with the Scalable Vector Extension (SVE).
- The program is built with an -march or -mcpu option that does not specify the +f32mm feature modifier.
- The program contains a 32-bit element FMMLA instruction.
- The program is run on a target that does not support the FEAT F32MM feature.

2.3.2.6 SDCOMP-65243

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-65243.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler incorrectly fail to report the following error for a Scalable Vector Extension (SVE) instruction that specifies an invalid predication pattern:

invalid operand for instruction

Instead, the inline assembler and integrated assembler incorrectly generate code that does not contain the instruction. Subsequently, this can result in unexpected run-time behavior.

For example, the inline assembler and integrated assembler incorrectly fail to report an error for each of the following instructions:

```
ptrue p0.d, #ALL cntb x0, #ALL, mul #1
```

Conditions

- The program contains an SVE instruction I.
- I has an invalid predication pattern specifier operand.
- The behavior of the system depends on I being executed.

2.3.2.7 SDCOMP-64683

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-64683.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Armv7-A, Armv7-M, Armv7-R, Armv8-A, Armv8-M with the Main Extension, Armv8-R	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler incorrectly fail to report an error for a PC-relative load (literal) instruction. Subsequently, this can result in one or more of the following unexpected run-time behaviors:

- A load from an incorrect address.
- An alignment fault.

For example, the inline assembler and integrated assembler incorrectly fail to report an error for the LDRD instruction in the following:

```
.thumb

.section .text.func, "ax"
    .balign 4
    .global func
    .type func, %function

func:
    ldrd r0, r1, src
    .byte 0xff
src:
    .word 0x11223344, 0x55667788
```

where the address of src is not aligned to a 4-byte boundary.

Conditions

- The program is assembled for AArch32 state.
- The program contains an instruction I.
- I is one of the following:
 - LDRD (literal)

- VLDR (literal)
- I specifies a label x as the label of the literal data item to be loaded.
- The address of x is not aligned to a 4-byte boundary.
- The behavior of the program depends on I.

2.3.2.8 SDCOMP-64255

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-64255.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler incorrectly fail to report the following error for a DMB, DSB, or ISB instruction that has an invalid operand:

expected an immediate or barrier type

Instead, the inline assembler and integrated assembler incorrectly generate code that does not contain the instruction. Subsequently, this can result in unexpected run-time behavior.

For example, the inline assembler and integrated assembler incorrectly fail to report an error for the following:

dmb [r0]

Conditions

- The program contains a DMB, DSB, or ISB instruction I.
- I has an invalid operand.
- The behavior of the system depends on I being executed.

2.3.2.9 SDCOMP-63984

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-63984.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	T32 state	6.16.1, 6.16.2	-

Description

The compiler incorrectly fails to report the following error:

thread-local storage is not supported for the current target

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled with -mexecute-only.
- The program contains a thread-local variable.

2.3.2.10 SDCOMP-63917

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-63917.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler incorrectly fail to report an error for a fmlal (by element) or fmlal2 (by element) instruction that specifies an invalid second source register of the form <vm>.H[<index>].

For example, the inline assembler and integrated assembler incorrectly fail to report an error for the following instructions:

```
fmlal v0.4s, v1.4h, v24.h[0]
fmlal2 v0.4s, v1.4h, v24.h[0]
```

Instead, the inline assembler and integrated assembler generate instructions that use the register v8 instead of v24:

```
fmlal v0.4s, v1.4h, v8.h[0] fmlal2 v0.4s, v1.4h, v8.h[0]
```

This can result in unexpected run-time behavior.

This defect is associated with the issue described in SDCOMP-63752.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains an instruction I.
- I is one of the following:
 - FMLAL
 - FMLAL2
- The second source register operand of I is of the form <vm>.H[<index>].
- <vm> is outside the range vo-v15.
- The behavior of the program depends on I.

2.3.2.11 SDCOMP-63697

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-63697.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler can incorrectly generate an output file and exit with a return code of o despite reporting an error. The return code is also referred to as the status code.

For example, when the following file example.c is compiled with --target=arm-arm-none-eabi - mcpu=cortex-m4 -c example.c -o example.o:

```
int __attribute__((section("var"))) var;
```

the compiler correctly reports the following errors:

```
var changed binding to STB_GLOBAL invalid symbol redefinition
```

However, it incorrectly generates an output file example.o and exits with a return code of o.

Conditions

The safety-related system is at risk when the build system depends on one of the following:

- The compiler always deleting the output file when an error is reported.
- The compiler always exiting with a non-zero return code when an error is reported.

To avoid this issue, manually inspect the messages reported by the compiler and ensure that the outputs of compiler invocations that report errors are not used.

2.3.2.12 SDCOMP-62234

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-62234.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler incorrectly fails to report a warning for an invalid #undef preprocessor macro.

For example, the compiler incorrectly fails to report a warning for the following:

```
#undef __STDC__
```

Conditions

The safety-related system is at risk when all the following are true:

- The program contains an #undef preprocessor macro which specifies a name N that is lexically identical to a predefined macro name as listed in the *Predefined macro names* section of the relevant C standard specification.
- The behavior of the program depends on N.

2.3.2.13 SDCOMP-62201

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-62201.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The compiler incorrectly fails to report an error for an atomic read of a const 128-bit variable. Instead, the compiler can generate code that incorrectly performs a write access to the variable.

For example, when compiling with -march=armv8-a, the compiler incorrectly fails to report an error, and subsequently generates an LDAXP / STLXP instruction pair to access src for the following:

```
volatile const __int128 _Atomic src = 1;

__int128 func(void)
{
    return src + 1;
}
```

The STLXP instruction performs a write operation to src.

Conditions

The safety-related system is at risk when all the following are true:

• The program contains a const 128-bit variable v.

- The program accesses v.
- The behavior of the safety-related system depends on v not being written to.

2.3.2.14 SDCOMP-61489

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-61489.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
fromelf	Any	6.16.1, 6.16.2	-

Description

The frome1f utility can incorrectly fail to report an error for an invalid combination of the -cpu=name and --fpu=name options.

Conditions

This defect can occur when all the following are true:

- The fromelf utility is used to disassemble an ELF format input file F with the --cpu=A and --fpu=B options.
- A and в are incompatible.
- F contains an instruction I.
- I is not compatible with A.

The safety-related system is only at risk when the output from the fromelf utility prevents you from detecting the presence of I.

2.3.2.15 SDCOMP-61488

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-61488.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	Any	6.16.1, 6.16.2	-

Description

The linker can incorrectly fail to report an error for an invalid combination of the --cpu=name and --fpu=name options.

For example, the linker incorrectly fails to report an error when linking with --cpu=Cortex-M3 and --fpu=FPv5-D16.

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with --cpu=A and --fpu=B.
- A and B are incompatible.

2.3.2.16 SDCOMP-61461

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-61461.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	A32 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler incorrectly fail to report an error for a conditional Advanced SIMD element or structure load/store instruction. Advanced SIMD element or structure load/store instructions must be unconditional.

For example, the inline assembler and integrated assembler incorrectly fail to report an error for the following instructions:

vldleq.32 {d0}, [r0] vstleq.32 {d0}, [r0]

Conditions

The safety-related system is at risk when all the following are true:

- The program contains an instruction I.
- I is one of the following:
 - ° VLD1
 - ° VLD2
 - ° VLD3
 - ° VLD4
 - ° VST1
 - ° VST2
 - ° VST3
 - ° VST4
- I is conditional.
- The behavior of the program depends on I being executed conditionally.

2.3.2.17 SDCOMP-61089

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-61089.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

When compiling with -mfloat-abi=hard, the compiler defines the predefined macro __ARM_PCS_VFP.

The compiler incorrectly fails to report the following warning when compiling with -mfloat-abi=hard for a target that does not support hardware floating-point instructions:

• '-mfloat-abi=hard': selected processor lacks floating point registers

Conditions

- The program is compiled for a target that does not support hardware floating-point instructions.
- The program is compiled with -mfloat-abi=hard.
- The behavior of the program depends on ARM PCS VFP.

2.3.2.18 SDCOMP-59605

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-59605.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1	6.16.2

Description

The compiler can incorrectly fail to report a warning for a C++ class or class data member that is annotated with __attribute_ ((packed)) Or #pragma pack.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled in a C++ source language mode.
- The program is compiled with -mno-unaligned-access.
- The program contains x, where x is one of the following:
 - A class.
 - A data member of a class.
- x is annotated with __attribute__((packed)) Or #pragma pack.
- The behavior of the program depends on x being accessed using aligned accesses.

2.3.2.19 SDCOMP-59512

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-59512.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler incorrectly fails to report an error for an explicit template instantiation that is not in the same namespace as the template definition.

For example, the compiler incorrectly fails to report an error for the explicit template instantiation in the following:

```
// Template definition
template<class T>
int func(T x)
{
    return x;
}

namespace N
{
    // Explicit template instantiation
    template int func<int>(int);

    // An unrelated definition of a function named func()
    int func(double x)
    {
        return 2 * x;
    }
}
```

To avoid this issue, compile with -werror=c++11-compat.

Conditions

- The program is compiled in a C++98 or C++03 source language mode.
- The program is compiled without -Werror=c++11-compat.
- The program contains a template T in a namespace A.
- The program contains an explicit template instantiation of T in a namespace B.
- A and B are not the same.
- The behavior of the program depends on T being used.

2.3.2.20 SDCOMP-59190

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-59190.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler can incorrectly fail to report the following error:

• reference to '<name>' is ambiguous

For example, the compiler incorrectly fails to report an error for the ambiguous reference to N() from func() in the following:

```
namespace A {
    struct N {
        operator int() { return 0; }
    };
}
namespace B {
    int N() { return 1; }
}
namespace C {
    using A::N;
    using B::N;
}
namespace D {
    using A::N;
}
using namespace C;
using namespace D;

bool func(void) {
    return N() == 1;
}
```

Conditions

- The program is compiled in a C++ source language mode.
- The program contains four namespaces, A, B, C, and D.
- A and в each declare a member with the same name. N.
- A::N and B::N declare different entities.

- c contains a using-declaration for A::N.
- p contains a using-declaration for B::N.
- The program contains using-directives for c and D.
- The program contains an unqualified reference to N.
- The behavior of the program depends on one of A::N or B::N.

2.3.2.21 SDCOMP-58367

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-58367.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	T32 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler incorrectly fail to report an error for a T32 instruction with an invalid .n width specifier. Instead, the inline assembler and integrated assembler assemble the instruction as a 32-bit instruction.

For example, the integrated assembler incorrectly fails to report an error for the following:

adc.n r0, r1, #1

Conditions

- The program contains an assembly instruction I with the .n width specifier.
- I does not have a 16-bit instruction encoding.
- The behavior of the program depends on I being assembled as a 16-bit instruction.

2.3.2.22 SDCOMP-57912

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-57912.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler can incorrectly fail to report the following error for a --target=<triple> option that specifies an unsupported <triple>:

• '--target=<triple>' is not recognized. Supported values for this option are 'arm-arm-none-eabi' or 'aarch64-arm-none-eabi'

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled with --target=<triple>.
- <triple> is not one of the following:
 - o aarch64-arm-none-eabi
 - ° arm-arm-none-eabi
- The behavior of the program depends on the program being built for a target supported by Arm Compiler.

2.3.2.23 SDCOMP-57528

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-57528.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler can incorrectly fail to report the following error for a conditional branch instruction with an offset that is outside the range for the instruction:

• fixup value out of range

For example, the integrated assembler incorrectly fails to report an error for the following:

```
b.ne . + 1048576 // An A64 B.cond instruction has the range // -1048576 to 1048572
```

Instead, the integrated assembler incorrectly encodes the instruction as:

```
b.ne . - 1048576
```

This defect is associated with the issue described in SDCOMP-55983.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains a conditional branch instruction I with a destination D.
- D has one of the following forms:
 - . + <offset>
 - o <label> + <offset>
- <offset> is an immediate value.
- <offset> is in the range [-2097152, -1048580] or [1048576, 2097148].
- The behavior of the program depends on I branching to D.

2.3.2.24 SDCOMP-57199

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-57199.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	AArch32 state	6.16.1, 6.16.2	-

Description

The linker can incorrectly fail to report a warning for a program that contains a T32 BL instruction which branches to an A32 instruction that is not aligned to a 4-byte boundary.

To avoid this issue, manually inspect assembly language source files, and ensure that all A32 code symbols are aligned to a 4-byte boundary.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains an A32 instruction I at address A.
- A is not a multiple of 4 bytes.
- The program contains a T32 BL instruction that branches to I.

You might be able to detect if the safety-related system is at risk using the following methods:

- Link with --diag_error=L6786W. The linker reports L6786W: Mapping symbol #<number> '<symbol>' in <section>(<object>) defined at unaligned offset=<offset> for an affected symbol that is not aligned to a 4-byte boundary.
- Disassemble the program with fromelf --text -c, and manually inspect the output. The output from the fromelf utility might contain <n> bytes skipped because they could not be disassembled for an affected ELF file.

2.3.2.25 SDCOMP-56812

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-56812.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler incorrectly fails to report an error for an invalid #define or #undef preprocessor macro.

For example, the compiler incorrectly fails to report an error for both invalid preprocessor macros in the following:

#undef noreturn
#define noreturn 1

This defect is associated with the issue described in SDCOMP-56212.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled in a C++11 or later source language mode.
- The program is compiled with one of the following options:
 - · -pedantic
 - -Weverything
 - -Wkeyword-macro
 - · -Wpedantic
- One of the following is true:
 - The program contains a #define preprocessor macro which specifies a name N that is lexically identical to an attribute token.
 - The program contains an #undef preprocessor macro which specifies a name N that is lexically identical to one of the following:
 - A keyword which is not an alternative operator representation.
 - An identifier with a special meaning.
 - An attribute token.
- The behavior of the program depends on N.

2.3.2.26 SDCOMP-56331

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-56331.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler incorrectly fail to report an error for an instruction that specifies w31 or x31 as a general-purpose register operand.

For example, the integrated assembler incorrectly fails to report an error for the following:

```
mov w0, w31
```

Conditions

The safety-related system is at risk when all the following are true:

- The program contains an instruction I.
- I specifies one of the following as a general-purpose register operand R:
 - ° W31
 - ° X31
- The behavior of the program depends on ${\tt I}$ accessing ${\tt R}$ as a general-purpose register instead of as the zero register.

2.3.2.27 SDCOMP-56220

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-56220.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler incorrectly fails to report an error for the redefinition of a variable originally declared in the controlling expression of a range-based for statement.

For example, the compiler incorrectly fails to report an error for the redeclaration of var in the following:

```
void func(void)
{
   for (int var : {1, 2, 3})
    {
      extern int var();
   }
}
```

}

This defect is associated with the issue described in SDCOMP-50017.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled in a C++ source language mode.
- The program contains a range-based for statement s.
- s has a controlling expression that defines a variable v.
- The outermost block of s contains a redeclaration of v as a function.
- The behavior of the program depends on v not being redeclared as a function.

2.3.2.28 SDCOMP-56212

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-56212.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler incorrectly fails to report an error for an invalid #define or #undef preprocessor macro that redefines or undefines a name that is used in an Arm C++ standard library header.

For example, the compiler incorrectly fails to report an error for the invalid #define preprocessor macro in the following:

```
#include <iostream>
#define cout cerr

int main(void)
{
    std::cout << "Hello, world!" << std::endl;
    return 0;
}</pre>
```

This defect is associated with the issue described in SDCOMP-56812.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled in a C++ source language mode.
- The program includes an Arm C++ standard library header H.
- The program contains a #define or #undef preprocessor macro M.
- M specifies a name that is lexically identical to a name N that is used in H.
- The behavior of the program depends on M not changing N.

2.3.2.29 SDCOMP-55983

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-55983.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	A32 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler can incorrectly fail to report an error for a branch instruction with an offset that is outside the range for the instruction.

For example, the integrated assembler incorrectly fails to report an error for the following:

```
b . + 33554440 // An A32 B instruction has the range // -33554432 to 33554428
```

Instead, the integrated assembler incorrectly encodes the instruction as:

```
b . - 33554424
```

This defect is associated with the issue described in SDCOMP-57528.

Conditions

- The program contains a branch instruction I with a destination D.
- p has one of the following forms:

- o . + <offset>
- o <label> + <offset>
- <offset> is an immediate value.
- The behavior of the program depends on I branching to D.

2.3.2.30 SDCOMP-55580

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-55580.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	A32 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler incorrectly fail to report the following error for a VLDR instruction that loads the address of a label that is not in the same section as the instruction:

unsupported relocation type

For example, the integrated assembler incorrectly fails to report an error for the VLDR instruction in the following:

```
.arm
.section .data.src, "a", %progbits
.balign 4
.global src
src:
.word 0x11223344

.section .text.func, "ax"
.balign 4
.global func
.type func, %function
func:
   vldr s0, src
   bx lr
```

This defect is associated with the issues described in SDCOMP-64165 and SDCOMP-63454.

Conditions

- The program contains a VLDR instruction I.
- I specifies a label L as the source operand.
- I is in a section A.
- L is in a section B.
- A and B are not the same.
- The behavior of the program depends on I loading the address of L.

2.3.2.31 SDCOMP-55267

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-55267.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler incorrectly fail to report an error for an MSR instruction that specifies PMMIR_EL1 as the system register to be accessed.

Conditions

- The program is assembled for a target that supports the Armv8.4-A additions to the AArch64 Performance Monitors Extension.
- The program contains an MSR instruction that specifies PMMIR_EL1 as the system register to be accessed.

2.3.2.32 SDCOMP-53903

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-53903.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler can incorrectly fail to report one of the following warnings:

- inline namespace reopened as a non-inline namespace
- non-inline namespace reopened as an inline namespace

For example, the compiler incorrectly fails to report a warning for the inline namespace being reopened as a non-inline namespace for the following:

```
namespace A {
    inline namespace {}
}
namespace {}
```

and incorrectly fails to report a warning for the non-inline namespace being re-opened as an inline namespace for the following:

```
namespace A {
    namespace {}
}
inline namespace {}
```

Conditions

- The program is compiled in a C++ source language mode.
- The program contains a namespace A.
- A contains a namespace в.
- One of the following is true:
 - в is inline, and is re-opened as non-inline outside A.
 - в is non-inline, and is re-opened as inline outside а.

• The behavior of the program depends on the visibility of the members of B remaining unchanged.

2.3.2.33 SDCOMP-52627

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-52627.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler incorrectly fails to report an error when a constructor of a class template fails to initialize an anonymous union member.

For example, the compiler incorrectly fails to report an error for the invalid constexpr constructor of z, which does not initialize var, in the following:

```
template < class > struct Z {
    union {
        int var;
    };
    constexpr Z() {}
};

constexpr Z<int> z;
```

Conditions

- The program is compiled in a C++11 or later source language mode.
- The program contains a class template τ.
- T contains an anonymous member M of union type.
- T contains a constexpr constructor z.
- z does not initialize any member of M.
- The program contains a constexpr variable instantiation I of T.
- The behavior of the program depends on I initializing M.

2.3.2.34 SDCOMP-51180

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-51180.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch64 state	6.16.1, 6.16.2	-

Description

The inline assembler and integrated assembler incorrectly ignore a .arch target selection directive that does not explicitly disable an extension E using +no<extension>. Subsequently, the inline assembler and integrated assembler incorrectly fail to report an error for an instruction that requires E.

For example, when assembling the following with <code>-march=armv8-a+ras</code>, the integrated assembler incorrectly ignores the <code>.arch armv8-a</code> target selection directive, and subsequently fails to report an error for the <code>ESB</code> instruction:

```
.arch armv8-a esb // invalid without the RAS extension
```

This defect is associated with the issue described in SDCOMP-67968.

Conditions

- One of the following is true:
 - The program is assembled with an -march option A.
 - The program contains a .arch target selection directive A.
- A enables an extension E.
- The program contains a subsequent .arch target selection directive B.
- B does not explicitly disable E using +no<extension>.
- The program contains an instruction I.
- I follows B.
- I requires E.

2.3.2.35 SDCOMP-50017

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-50017.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler incorrectly fails to report an error for the redefinition of a variable originally declared in the controlling expression of an if, for, switch, or while statement.

For example, the compiler incorrectly fails to report an error for the redeclaration of var in the following:

```
void func(void)
{
    if (int var = 0)
        {
        extern int var();
     }
}
```

This defect is associated with the issue is described in SDCOMP-56220.

Conditions

- The program is compiled in a C++ source language mode.
- The program contains an if, for, switch, or while statement s.
- s has a controlling expression that defines a variable v.
- The outermost block of s contains a redeclaration of v as a function.
- The behavior of the program depends on v not being redeclared as a function.

2.3.2.36 SDCOMP-49961

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-49961.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler incorrectly fails to report a warning for a variadic function arguments list that contains an argument of __fp16 or _Float16 type. Use of these types in a variadic function arguments list has undefined behavior.

For example, the compiler incorrectly fails to report a warning for var in the following:

```
#include <stdarg.h>

void func(int a, ...)
{
    va_list vl;
    va_start(vl, a);
    _fp16 var = va_arg(vl, __fp16);
}
```

Conditions

- The program uses the va_arg macro with a variadic function arguments list L.
- The next parameter in L is P.
- Pis of fp16 or Float16 type.
- The behavior of the program depends on P not being promoted to a different type.

2.3.2.37 SDCOMP-49919

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-49919.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler incorrectly fails to report an error for an ambiguous call to an extern "c" function using a default argument.

For example, the compiler incorrectly fails to report an error for the ambiguous call to func1() in the following:

```
namespace A
{
    extern "C" int func1 (int var = 1);
}
namespace B
{
    extern "C" int func1 (int var = 2);
}
using A::func1;
using B::func1;
int func2(void)
{
    return func1();
}
```

Conditions

- The program is compiled in a C++ source language mode.
- The program contains two namespaces A and B.
- Both A and B declare an extern "c" function F.
- F has the same name in both A and B.
- F has a default argument.
- The program contains using-declarations or using-directives that make both A::F and B::F accessible in a block x.

• x contains a call to F using a default argument.

2.3.2.38 SDCOMP-49763

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-49763.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler incorrectly fails to report an error for a base class destructor that is called using the type name of a derived class.

For example, the compiler incorrectly fails to report an error for the call to Derived::~Base() in the following:

Conditions

- The program is compiled in a C++ source language mode.
- The program contains a class z.
- The program contains a class D that is derived from z.
- The program contains an instance I of D.
- The program contains an expression that has one of the following forms:
 - ° I.D::~Z()
 - ° I->D::~Z()

2.3.2.39 SDCOMP-46790

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-46790.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The compiler incorrectly fails to report the following warning when compiling for a target without a hardware floating-point unit, and with -mfloat-abi=hard:

• '-mfloat-abi=hard': selected processor lacks floating point registers

Subsequently, this can result in unexpected run-time behaviour if the program is linked with another object file that has been compiled for a target with a hardware floating-point unit and with <code>-mfloat-abi=hard</code>.

For example, the compiler incorrectly fails to report a warning when compiling the following code with -mcpu=cortex-m4 -mfpu=none -mfloat-abi=hard:

```
float func(float a, float b)
{
   return a + b;
}
```

Subsequently, this can result in unexpected run-time behavior if func() is called from an object file that is compiled with -mcpu=cortex-m4 -mfloat-abi=hard.

Conditions

- The program contains two object files A and B.
- A is compiled for a target with a hardware floating-point unit.
- B is compiled for a target without a hardware floating-point unit.
- Both A and B are compiled with -mfloat-abi=hard.
- One of the following is true:
 - All the following are true:

- A defines a function F with a parameter or return value of floating-point type.
- B contains a call to F.
- All the following are true:
 - B defines a function F with a parameter or return value of floating-point type.
 - A contains a call to F.
- The behavior of the program depends on F.

2.3.2.40 SDCOMP-25238

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-25238.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The compiler incorrectly fails to report an error for an uninitialized variable of union type that contains a member of const type.

For example, the compiler incorrectly fails to report an error for the variable f in the following:

```
union U
{
   const short a;
   const int b;
} f;
```

Conditions

- The program is compiled in a C++ source language mode.
- The program contains a union U.
- u has a member of const type.
- u does not have a user-defined default constructor.
- The program contains an uninitialized variable v of type v.
- The behavior of the program depends on v.

2.3.2.41 SDCOMP-18689

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-18689.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	Any	6.16.1, 6.16.2	-

Description

The linker incorrectly fails to report an error for a call to a linker execution address or load address built-in function that uses an ambiguous execution region or load region name.

Conditions

- The program is linked with a scatter file F.
- F contains an execution region with the name A.
- F contains a load region with the name в.
- A and в are the same name N.
- F contains a call z to one of the following linker execution address or load address built-in functions:
 - o ImageBase()
 - o ImageLength()
 - o ImageLimit()
 - o LoadBase()
 - o LoadLength()
 - o LoadLimit()
- z uses n.
- The memory layout of the program depends on z.

2.3.2.42 SDCOMP-17355

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-17355.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	Any	6.16.1, 6.16.2	-

Description

The linker incorrectly fails to report an error for an ARM_LIB_STACK OF ARM_LIB_STACKHEAP execution region that does not end at one of the following:

- A 16-byte boundary for AArch64 state.
- An 8-byte boundary for AArch32 state.

For example, the linker incorrectly fails to report an error for the following:

ARM LIB STACKHEAP 0xF000 EMPTY 0x1004 { }

Conditions

- The program is linked with a scatter file F.
- F contains an execution region E that has one of the following names:
 - ° ARM LIB STACK
 - ° ARM LIB STACKHEAP
- One of the following is true:
 - The program is built for AArch64 state and \mathbb{E} does not end at a 16-byte boundary.
 - The program is built for AArch32 state and E does not end at an 8-byte boundary.

2.3.3 Determinism faults

This section contains details about safety-related defects that have been classified as a determinism fault.

For more information about the definition of a determinism fault, see the Arm Compiler for Embedded FuSa tools and functional safety section of the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual.

2.3.3.1 SDCOMP-57994

This section describes the scope of the determinism fault defect with the unique identifier SDCOMP-57994.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	AArch32 state	6.16.1	6.16.2

Description

The linker can incorrectly select a different implementation of an Arm C library function for two identical linker invocations. Specifically:

- The linker can incorrectly select a different but valid implementation of the Arm C library stremp() function.
- When linking an input object that has been compiled with <code>-ffp-mode=full</code>, the linker can incorrectly select a variant of the Arm C library <code>cbrtf()</code> function that does not support denormals. This can result in unexpected run-time behavior.

Conditions

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a call to an Arm C library implementation of a function F.
- One of the following is true:
 - All the following are true:
 - F iS cbrtf().
 - The program is compiled with -ffp-mode=full.
 - All the following are true:
 - F iS strcmp().
 - The program is compiled for an Armv8-A or Armv8-R target.
 - The program that is deployed is not identical to the program that was verified and validated during development.
- The behavior of the program depends on F.

2.3.4 Documentation synchronization faults

This section contains details about safety-related defects that have been classified as a documentation synchronization fault.

For more information about the definition of a documentation synchronization fault, see the Arm Compiler for Embedded FuSa tools and functional safety section of the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual.

2.3.4.1 SDCOMP-68687

This section describes the scope of the documentation synchronization fault defect with the unique identifier SDCOMP-68687.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The -ffp-mode section of the Reference Guide incorrectly does not state that the binary representation of a NaN evaluated by the compiler at compile-time can be different from the different binary representation of a NaN evaluated at run-time.

Consequently, you must not use a binary comparison expression to compare a floating-point value to a specific NaN. Instead, consider using the <code>isnan()</code> or <code>fpclassify()</code> functions defined in the <code><math.h></code> system header.

This defect is associated with the issues described in SDCOMP-68558 and SDCOMP-67964.

Conditions

- The program contains a floating-point expression E.
- E produces a NaN value v.
- The behavior of the program depends on v having a specific binary representation.

2.3.4.2 SDCOMP-68558

This section describes the scope of the documentation synchronization fault defect with the unique identifier SDCOMP-68558.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The -ffp-mode section of the Reference Guide incorrectly does not state that the compiler can generate code which contains or produces denormal numbers even when the selected -ffp-mode option specifies that all denormals must be flushed to zero.

The compiler is not required to flush denormals to zero when evaluating a floating-point expression at compile-time.

Additionally, for a target with hardware floating-point support, flushing of denormals to zero at runtime depends on the floating-point configuration of the target.

Subsequently, this can result in unexpected run-time behavior if the program depends on denormal numbers always being flushed to zero.

This defect is associated with the issues described in SDCOMP-68687 and SDCOMP-67964.

Conditions

- The program contains a floating-point expression E.
- E produces a denormal result D.
- The behavior of the program depends on D being flushed to zero.

2.3.4.3 SDCOMP-67964

This section describes the scope of the documentation synchronization fault defect with the unique identifier SDCOMP-67964.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The -ffp-mode section of the Reference Guide incorrectly does not describe how the -ffp-mode option interacts with an Arm C Language Extensions (ACLE) intrinsic that is defined in terms of a sequence of Arm Architecture instructions.

-ffp-mode=std and -ffp-mode=full specify certain floating-point behaviors for C/C++ floating-point expressions. However, these behaviors do not apply to C/C++ expressions which use such an intrinsic.

Additionally, when compiling with -ffp-mode=fast, the compiler can apply aggressive floating-point optimizations to such an intrinsic. This might cause a small loss of accuracy.

For example, when compiling with <code>-ffp-mode=full</code>, the rounding behavior for C/C++ floating-point expressions is configurable. However, if a C/C++ floating-point expression uses the M-profile Vector Extension (MVE) intrinsic <code>[_arm_]vcvtq[_f32_u32]()</code>, which is defined in terms of the <code>vcvt.f32.u32 Qd</code>, <code>Qm</code> instruction, the rounding mode is not configurable. Instead, according to the <code>Armv8-M Architecture Reference Manual</code> this instruction must always round to-nearest.

For more information about ACLE intrinsics, see https://developer.arm.com/architectures/instruction-sets/intrinsics.

For more information about the behavior of specific instructions, see the Architecture Reference Manual for your target.

This defect is associated with the issues described in SDCOMP-68687 and SDCOMP-68558.

Conditions

- The program contains an ACLE intrinsic I.
- I uses a floating-point type.
- I is defined in terms of a sequence of instructions s.

- The relevant Architecture Reference Manual specifies the floating-point behavior of s as x.
- The program is compiled with an -ffp-mode option that specifies the floating-point behavior of the program as y. The default is -ffp-mode=std.
- One of the following does not match between x and y:
 - Behavior of Infinities.
 - Behavior of NaNs.
 - Configurability of rounding modes.
 - Floating-point accuracy.
 - Floating-point exception trapping.
 - Flushing of Denormals.
 - Signedness of floating-point zeros.
- The behavior of the program depends on I conforming to Y.

2.3.4.4 SDCOMP-66862

This section describes the scope of the documentation synchronization fault defect with the unique identifier SDCOMP-66862.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The Restrictions with Link-Time Optimization section of the User Guide incorrectly does not state that the compiler is not guaranteed to report an error for invalid instructions in file-scope inline assembly when compiling with Link-Time Optimization (LTO) enabled.

For example, the compiler is not guaranteed to report an error for the following file-scope inline assembly statement when compiling for AArch32 state with -march=armv7-a+nofp:

asm("vmov s0, s1");

Conditions

The safety-related system is at risk when all the following are true:

• The program is compiled with Link-Time Optimization (LTO) enabled.

- The target options specified to the compiler disable an architectural feature F.
- The program contains an instruction I.
- I requires F.

2.3.4.5 SDCOMP-65669

This section describes the scope of the documentation synchronization fault defect with the unique identifier SDCOMP-65669.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The following sections of the *Reference Guide* incorrectly state that a +<feature> modifier can only be used with an -march or -mcpu option if the feature is supported by the target:

- -march
- -mcpu

Instead, the documentation should state that the compiler and integrated assembler does not prevent the use of +<feature> modifiers with an incompatible target.

For example, the integrated assembler does report an error or a warning for the half-precision floating-point FADD instruction in the following when assembling with -march=armv8-a+fp16:

```
.section .text.func, "ax"
  .balign 8
  .global func
  .type func, %function
func:
  fadd v0.4h, v0.4h, v1.4h
  ret
```

+fp16 enables the Half-precision floating-point data-processing feature (FEAT_FP16) that is only supported in Armv8.2-A and later.

Subsequently, this can result in unexpected run-time behavior when the FADD instruction is executed on a target that does not support FEAT_FP16.

To avoid this issue, you must manually inspect all <code>-march</code> and <code>-mcpu</code> command-line options and ensure that they do not include features that not supported by the target.

Conditions

The safety-related system is at risk when all the following are true:

- The program is built for a target T with an -march or -mcpu option A.
- A specifies a feature f.
- T does not support F.
- The behavior of the program depends on F.

2.3.4.6 SDCOMP-63787

This section describes the scope of the documentation synchronization fault defect with the unique identifier SDCOMP-63787.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The -ffp-mode section of the Reference Guide incorrectly states that the floating-point library variant selected when compiling with -ffp-mode=full flushes denormal numbers to zero.

Conditions

- The program is compiled with -ffp-mode=full.
- The program contains a floating-point expression E.
- E produces a denormal result D.
- The behavior of the program depends on D being flushed to zero.

2.3.4.7 SDCOMP-63050

This section describes the scope of the documentation synchronization fault defect with the unique identifier SDCOMP-63050.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The following sections of the *Reference Guide* incorrectly do not state that using the _float16 data type with the -ffp-mode=full command-line option is not supported:

- -ffp-mode, Half-precision floating-point data types
- Library support for Float 16 data type

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled with -ffp-mode=full.
- The program contains a variable of Float16 type.

2.3.4.8 SDCOMP-61633

This section describes the scope of the documentation synchronization fault defect with the unique identifier SDCOMP-61633.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	Any	6.16.1, 6.16.2	-

Description

The example in the *-fstack-protector*, *-fstack-protector-all*, *-fstack-protector-strong*, *-fno-stack-protector* section of the *Reference Guide* incorrectly uses an array that is 8 bytes in size to demonstrate stack protection when compiling with *-fstack-protector*.

-fstack-protector is only required to enable stack protection for vulnerable functions that contain:

- A character array larger than 8 bytes.
- An 8-bit integer array larger than 8 bytes.
- A call to alloca() with either a variable size or a constant size larger than 8 bytes.

To enable stack protection for other functions, consider using one of the following options:

- -fstack-protector-all
- -fstack-protector-strong

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled with -fstack-protector.
- The program contains an array A.
- A is 8 or less bytes in size.
- The behavior of the program depends on stack protection being applied to a function that uses A.

2.3.4.9 SDCOMP-61514

This section describes the scope of the documentation synchronization fault defect with the unique identifier SDCOMP-61514.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The ACLE support section of the Reference Guide incorrectly does not state that the poly8_t, poly16 t, and poly64 t types are defined as signed in the <arm neon.h> system header.

Subsequently, this can result in unexpected run-time behavior if the program depends on poly8_t, poly16 t, Or poly64 t being unsigned.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains a variable v of type A or type в, where:
 - A is one of the following types defined in the <arm neon.h> system header:
 - poly8 t
 - poly16 t
 - poly64_t
 - в is derived from а.
- The behavior of the program depends on v being unsigned.

2.3.4.10 SDCOMP-61465

This section describes the scope of the documentation synchronization fault defect with the unique identifier SDCOMP-61465.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang	AArch32 state	6.16.1, 6.16.2	-

Description

The Predefined macros section of the Reference Guide provides incorrect information about the __softpp_ predefined macro.

softer must be defined as follows:

-mfloat-abi= <value></value>	Targets with hardware floating-point support	Targets without hardware floating-point support
Default	SOFTFP not defined	SOFTFP defined and set to 1
hard	SOFTFP not defined	SOFTFP not defined
soft	SOFTFP defined and set to 1	SOFTFP defined and set to 1
softfp	SOFTFP not defined	SOFTFP defined and set to 1

This defect is associated with the issue described in SDCOMP-61298.

Conditions

The safety-related system is at risk when the behavior of the program depends on SOFTEP .

2.3.4.11 SDCOMP-61054

This section describes the scope of the documentation synchronization fault defect with the unique identifier SDCOMP-61054.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	Any	6.16.1, 6.16.2	-

Description

The documentation incorrectly does not state that using both automatic and manual overlays within the same program is not supported.

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with a scatter file F.
- F specifies an execution region or load region A.
- F specifies an execution region в.
- a has the overlay attribute.
- B has the AUTO OVERLAY attribute.

2.3.4.12 SDCOMP-60826

This section describes the scope of the documentation synchronization fault defect with the unique identifier SDCOMP-60826.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armlink	AArch64 state	6.16.1, 6.16.2	-

Description

The --cpu=name (armlink) section of the Reference Guide incorrectly does not state that build attribute compatibility checking is supported only for AArch32 state.

The linker cannot report the following error for an input object that is incompatible with the specified AArch64 state --cpu=name option:

• L6366E: <object> attributes are not compatible with the provided attributes

For example, the linker cannot report an error when the following file is compiled with -- target=aarch64-arm-none-eabi -march=armv8.1-a and linked with --cpu=8-A.64:

```
void func(void)
{
   return;
}
```

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with --cpu=name, where name specifies an a target in AArch64 state.
- An object κ is specified as an input to the linker.
- K is incompatible with name.

2.4 Defects affecting unqualified components

This section contains details about known safety-related defects that affect the unqualified toolchain components of Arm Compiler for Embedded FuSa 6.16LTS.

The unqualified toolchain components are:

- The legacy assembler, armasm.
- The libraries supplied with the toolchain.



Unqualified toolchain components are outside the scope of the Qualification Kit. Defects related to unqualified toolchain components are provided in this document for information only.

The following defects are included in this section:

Identifier	Fault category	Affected components
SDCOMP-68669	Translation fault	Libraries

Identifier	Fault category	Affected components
SDCOMP-68070	Translation fault	Libraries
SDCOMP-66090	Translation fault	Libraries
SDCOMP-65388	Translation fault	Libraries
SDCOMP-64611	Translation fault	Libraries
SDCOMP-64597	Translation fault	Libraries
SDCOMP-64555	Translation fault	Libraries
SDCOMP-64176	Translation fault	Libraries
SDCOMP-64025	Translation fault	Libraries
SDCOMP-63111	Translation fault	Libraries
SDCOMP-62756	Translation fault	Libraries
SDCOMP-60938	Translation fault	Libraries
SDCOMP-60784	Translation fault	Libraries
SDCOMP-60700	Translation fault	Libraries
SDCOMP-60430	Translation fault	Libraries
SDCOMP-60260	Translation fault	Libraries
SDCOMP-60162	Translation fault	Libraries
SDCOMP-60157	Translation fault	Libraries
SDCOMP-59054	Translation fault	Libraries
SDCOMP-58588	Translation fault	Libraries
SDCOMP-58561	Translation fault	Libraries
SDCOMP-58560	Translation fault	Libraries
SDCOMP-58304	Translation fault	Libraries
SDCOMP-58044	Translation fault	Libraries
SDCOMP-57673	Translation fault	Libraries
SDCOMP-53422	Translation fault	Libraries
SDCOMP-53184	Translation fault	Libraries
SDCOMP-50751	Translation fault	Libraries
SDCOMP-50064	Translation fault	Libraries
SDCOMP-49748	Translation fault	Libraries
SDCOMP-47858	Translation fault	armasm
SDCOMP-45879	Translation fault	Libraries
SDCOMP-30903	Translation fault	Libraries
SDCOMP-30359	Translation fault	Libraries
SDCOMP-29077	Translation fault	Libraries
SDCOMP-18016	Translation fault	Libraries
SDCOMP-13831	Translation fault	Libraries
SDCOMP-11974	Translation fault	armasm
SDCOMP-61487	Missing diagnostic fault	armasm
SDCOMP-55186	Missing diagnostic fault	armasm
SDCOMP-54893	Missing diagnostic fault	armasm

Identifier	Fault category	Affected components
SDCOMP-30418	Missing diagnostic fault	armasm
SDCOMP-22900	Missing diagnostic fault	armasm
SDCOMP-22142	Missing diagnostic fault	armasm
SDCOMP-17016	Missing diagnostic fault	armasm
SDCOMP-11899	Missing diagnostic fault	armasm

2.4.1 Translation faults

This section contains details about safety-related defects that have been classified as a translation fault

For more information about the definition of a translation fault, see the Arm Compiler for Embedded FuSa tools and functional safety section of the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual.

2.4.1.1 SDCOMP-68669

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-68669.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	AArch32 state	6.16.1, 6.16.2	-

Description

The Arm C library implementation of the scalar double-precision floating-point division function __aeabi_ddiv() can return an incorrect result.

Such an incorrect result is separated by one unit in the last place (ULP) from the exact result.

For example, when the following code is built for and run on a Cortex-A9 target without scalar double-precision floating-point hardware:

```
#include <stdio.h>

volatile double n = 0x1.716518068f63ep+0;
volatile double d = 0x1.ea080001fffffp+0;
int main(void)
```

```
{
    printf("%a / %a -> %a\n", n, d, n / d);
    return 0;
}
```

the result of the floating-point division operation is incorrectly:

```
0x1.81f4927e2f812p-1
```

instead of:

```
0x1.81f4927e2f813p-1
```

Conditions

The safety-related system is at risk when all the following are true:

- The program is built with target options that do not include scalar double-precision floatingpoint hardware.
- The program contains a double-precision floating-point division operation x.
- The behavior of the program depends on x returning a result which conforms to the precision required by the IEEE 754 standard.

2.4.1.2 SDCOMP-68070

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-68070.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1, 6.16.2	-

Description

The Arm C library implementation of the __heapvalid() function can incorrectly fail to detect an invalid heap. Instead, it can perform an out-of-bounds memory access, which can result in unexpected run-time behavior.

Conditions

- The program is linked with the C libraries supplied with Arm Compiler.
- The program selects Heap2 by importing the symbol use realtime heap.
- The program contains a call to the heapvalid() function.

2.4.1.3 SDCOMP-66090

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-66090.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	AArch64 state	6.16.1, 6.16.2	-

Description

The Arm C library implementation of the calloc (num, size) function can incorrectly fail to return a null pointer. This can result in unexpected run-time behavior.

To avoid this issue, manually inspect the source code and ensure that the program explicitly checks that num*size does not overflow (1<<64)-1 before each call to calloc().

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with the unqualified C libraries supplied with the toolchain.
- The program calls calloc (num, size).
- The value of num*size is greater than or equal to (1<<64).

2.4.1.4 SDCOMP-65388

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-65388.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1, 6.16.2	-

Description

The Arm C library is not thread-safe for a multithreaded program that contains C++ objects with static storage duration. Subsequently, this can result in unexpected run-time behavior.

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with the C libraries supplied with Arm Compiler.
- The program is not linked with microlib.
- The program contains two threads x and y.
- One of the following is true:
 - x calls the Arm C library implementation of the atexit() function.
 - x calls a function which contains a C++ object with static storage duration that must be destroyed upon exit.
- One of the following is true:
 - Y calls the Arm C library implementation of the atexit() function.
 - y calls a function which contains a C++ object with static storage duration that must be destroyed upon exit.

2.4.1.5 SDCOMP-64611

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-64611.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1, 6.16.2	-

Description

The Arm C and C++ libraries define the constant $math_errhandling$ incorrectly. $math_errhandling$ incorrectly always includes $math_errexcept$.

math errhandling should be defined as follows:

-ffp-mode= <value></value>	math_errhandling value	
fast	MATH_ERRNO	
full	MATH_ERRNO MATH_ERREXCEPT	
std (Default)	MATH_ERRNO	

math_errhandling, MATH_ERREXCEPT, and MATH_ERRNO are defined in the following system headers:

- <cmath> for C++ source language modes.
- <math.h> for C source language modes.

Conditions

The safety-related system is at risk if the program uses the value of math_errhandling to determine whether floating-point exception signalling is supported.

2.4.1.6 SDCOMP-64597

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-64597.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	AArch64 state	6.16.1, 6.16.2	-

Description

The <arm_neon.h> system header incorrectly defines certain Neon intrinsics with a signed return type instead of an unsigned return type. Subsequently, this can result in unexpected run-time behavior.

For example, the incorrect return type of vqrshrunh_n_s16() results in var2 being initialized to 0xfffffffff instead of 0xff in the following:

```
int16_t var1 = 0x7fff;
uint32_t var2 = vqrshrunh_n_s16(var1, 1);
```

To avoid this issue, manually inspect the source code and explicitly cast the return value of each affected intrinsic to the correct unsigned type as specified by the *Arm C Language Extensions* (ACLE). For example:

```
int16_t var1 = 0x7fff;
uint32_t var2 = (uint8_t) vqrshrunh_n_s16(var1, 1);
```

For more information about Neon intrinsics, see https://developer.arm.com/architectures/instruction-sets/intrinsics.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains a call to a Neon intrinsic I defined the <arm_neon.h> system header.
- I is one of the following:
 - o vqrshrund_n_s64()
 - vqrshrunh_n_s16()
 - ° vqrshruns n s32()
 - vqshrund_n_s64()
 - ° vqshrunh n s16()
 - ° vqshruns n s32()
- The behavior of the program depends on the value returned by I being unsigned.

2.4.1.7 SDCOMP-64555

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-64555.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	AArch32 state	6.16.1, 6.16.2	-

Description

The Arm C library implementations of the <u>__aeabi__ddiv()</u> function for targets without hardware floating-point support can incorrectly round up a result that is less than halfway between two adjacent representable double-precision numbers.

Conditions

The safety-related system is at risk when all the following are true:

- The program is built for a target without hardware floating-point support.
- The program is not linked with microlib.
- The program contains a division operation involving a double-precision value.

To detect if the safety-related system is at risk, disassemble the program with fromelf --text -c and manually inspect the output. If the output does not contain a call to __aeabi_ddiv(), then the safety-related system is not at risk.

2.4.1.8 SDCOMP-64176

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-64176.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	AArch64 state	6.16.1, 6.16.2	-

Description

The Arm C library implementation of the nearbyint () function can return an incorrect result.

Conditions

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a call z to the nearbyint () function.
- The program is not compiled with -fno-builtin.
- The parameter of z has one of the following values:
 - 2251799813685248.5, that is 2 ⁵¹ + 0.5
 - -2251799813685248.5, that is -(2⁵¹ + 0.5)

2.4.1.9 SDCOMP-64025

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-64025.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Armv8-M with the Main Extension	6.16.1, 6.16.2	-

Description

The Arm C library variant for a target that includes integer MVE only has the following incorrect behavior:

- longjmp(<env>) fails to restore callee-saved vector registers from <env>.
- setjmp (<env>) fails to save callee-saved vector registers to <env>.

Conditions

The safety-related system is at risk when all the following are true:

- The program is built with target options that enable the M-profile Vector Extension (MVE).
- The program is built with target options that include integer MVE.
- The program is built with target options that do not include floating-point MVE.
- The program is built with target options that disable hardware floating-point support.
- The program contains a call z to one of the following functions:
 - o longjmp(<env>)
 - o setjmp(<env>)
- The behavior of the program depends on z.

2.4.1.10 SDCOMP-63111

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-63111.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1, 6.16.2	-

Description

The Arm C Library implementation of certain BFloat16 intrinsics defined in the <arm_neon.h> system header incorrectly relies on C undefined behavior. Subsequently, this can result in unexpected run-time behavior.

For more information about C undefined behavior, see the article What is "undefined behavior" in terms of compiling C/C++ code, and what implications can it have on a project?

For more information about BFloat16 intrinsics, see https://developer.arm.com/architectures/instruction-sets/intrinsics.

Conditions

The safety-related system is at risk when all the following are true:

- The program is built with target options that enable the BFloat16 Floating-point Extension feature (FEAT BF16).
- The program contains a call to a BFloat16 intrinsic I defined in the <arm_neon.h> system header.
- I is of the form vcvt*_f32_bf16().

2.4.1.11 SDCOMP-62756

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-62756.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	AArch64 state	6.16.1, 6.16.2	-

Description

The Arm C library implementation of the memmove () function can incorrectly corrupt memory when copying at least 4GB.

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a call z to the memmove () function.
- z specifies the following:
 - A destination address. D.
 - A source address, s.
 - The number of bytes to copy, N.
- N is at least 4GB.
- p is lower than s.
- D+N is higher than s.
- The behavior of the program depends on z.

2.4.1.12 SDCOMP-60938

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60938.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1, 6.16.2	-

Description

The Arm C library implementations of the <code>lround()</code>, <code>lroundf()</code>, <code>llround()</code>, and <code>llroundf()</code> functions can incorrectly fail to set <code>errno</code> to <code>EDOM</code>.

For example, the <code>llround()</code> function incorrectly fails to set <code>errno</code> to <code>EDOM</code> in the following:

```
double var = <value>;
llround(var);
```

where <value> is equivalent to 0x1.p+63.

Conditions

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a call z to one of the following functions, where the parameter value is equivalent to the specified parameter value. The value does not need to be a constant literal value specified at compile-time:

State	Function	Parameter Type	Parameter Value
AArch64	lround() or llround()	double	0x1.p+63
AArch64	<pre>lroundf() or llroundf()</pre>	float	0x1.p+63F
AArch32	lroundf()	float	0x1.p+31F
AArch32	llround()	double	0x1.p+63
AArch32	llroundf()	float	0x1.p+63F

The behavior of the program depends on z setting errno to EDOM.

2.4.1.13 SDCOMP-60784

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60784.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	AArch32 state	6.16.1, 6.16.2	-

Description

The Arm C library implementations of the fma() and fmaf() functions incorrectly fail to set errno to errno to errno upon an overflow or underflow. Additionally, upon an underflow, these functions can return an incorrect sign of zero.

Conditions

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a call z to one of the following functions:
 - o fma()
 - o fmaf()
- The third parameter of z is zero.
- The product of the the first two parameters of z results in an overflow or underflow.

- The behavior of the program depends on one of the following:
 - z setting errno to erange upon an overflow or underflow.
 - z returning the correct sign of zero upon an underflow.

2.4.1.14 SDCOMP-60700

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60700.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1, 6.16.2	-

Description

The Arm C library implementation of the fwrite() function incorrectly always returns zero when an error occurs instead of returning the number of objects successfully written.

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a call z to the fwrite() function.
- The behavior of the program depends on z always returning the number of objects successfully written.

2.4.1.15 SDCOMP-60430

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60430.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	AArch64 state	6.16.1, 6.16.2	-

Description

The Arm C++ library can allocate memory at a fallback address that is incorrectly not 8-byte aligned. Subsequently, this can result in unexpected run-time behavior.

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled in a C++ source language mode.
- The program is linked with the C++ libraries supplied with Arm Compiler.
- The program throws a C++ exception E.
- The amount of free memory in the heap is not enough to allocate a C++ exception object when E is thrown.

2.4.1.16 SDCOMP-60260

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60260.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	AArch64 state	6.16.1, 6.16.2	-

Description

The Arm C library implementations of the fma() and fmaf() functions can incorrectly set errno to erange when the result is exactly equal to zero.

For example, the fma () function incorrectly sets errno to erange in the following function:

```
double func(double x)
{
    return fma(x, -1.0, x);
}
```

Conditions

The safety-related system is at risk when all the following are true:

• The program is linked with the C libraries supplied with Arm Compiler.

- The program contains a call z to one of the following functions:
 - ° fma()
 - o fmaf()
- The product of the first two parameters of z is exactly equal to the negation of the third parameter of z.
- The behavior of the program depends on z setting errno to ERANGE.

2.4.1.17 SDCOMP-60162

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60162.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	AArch64 state	6.16.1, 6.16.2	-

Description

The Arm C library implementations of functions that convert between multibyte characters and wide characters can result in an alignment fault at run-time.

For example, the call to the printf() function in the following code results in an alignment fault when run on an Armv8-A target with unaligned memory accesses disabled:

```
#include <stdio.h>
#include <wchar.h>

_asm(".global __use_utf8_ctype\n");
int main(void)
{
    const wchar t *wstr = L"wide string";
    printf("%ls\n", wstr);
    return 0;
}
```

Conditions

- The program uses one of the following LC TYPE locales:
 - A user-defined locale that uses the LC_CTYPE_multibyte legacy assembler macro.

- Shift-JIS
- UTF-8
- The program contains a call to an Arm C library function that converts between multibyte characters and wide characters. For example:
 - o mbtowc()
 - printf() with a %1s format specifier.
 - o wctomb()
 - wprintf() With a %s format specifier.
- The program is run on a target that has unaligned memory accesses disabled.

2.4.1.18 SDCOMP-60157

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-60157.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1	6.16.2

Description

The Arm C library implementation of the POSIX mbsnrtowes() function can incorrectly update the source pointer p when the destination pointer p is a null pointer. p should not be updated when p is a null pointer.

This defect is associated with the issue described in SDCOMP-58588.

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a call z to the POSIX mbsnrtowes () function.
- The first (destination pointer) argument of z is a null pointer.
- The third (input buffer size) argument of z is less than than the length of the source string pointed to by the second argument.

2.4.1.19 SDCOMP-59054

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-59054.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1	6.16.2

Description

The Arm C++ library implementation of the std::allocator<T>::allocate() function incorrectly raises a std::length_error exception instead of std::bad_alloc Or std::bad_array_new_length.

For example, the Arm C++ library implementation of the std::allocator<T>::allocate() function incorrectly raises a std::length error exception for the following:

```
std::allocator<int> f;
std::allocator<int>::size_type size = f.max_size();
int *p = f.allocate(size + 1, 0);
```

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled in a C++ source language mode.
- The program is compiled with C++ exceptions enabled.
- The program contains a call z to the std::allocator<T>::allocate() function F.
- F is defined in the <allocator.h> Arm C++ library header file.
- The size parameter of z exceeds the maximum supported size, numeric limits<size t>::max()/sizeof(T).
- The behavior of the program depends on a std::bad_alloc Or std::bad_array_new_length exception being raised for z.

2.4.1.20 SDCOMP-58588

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-58588.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1	6.16.2

Description

The Arm C library implementations of the mbsrtowcs() and wcsrtombs() functions incorrectly update the pointer object p pointed to by the source pointer when the destination pointer p is a null pointer. p should not be updated when p is a null pointer.

This defect is associated with the issue described in SDCOMP-60157.

Conditions

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a call z to one of the following functions:
 - o mbsrtowcs()
 - o wcsrtombs()
- The destination pointer argument of z is a null pointer.
- The behavior of the program depends on the pointer object pointed to by the source pointer remaining unchanged.

2.4.1.21 SDCOMP-58561

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-58561.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1	6.16.2

Description

The Arm C library implementations of the snprintf(), swprintf(), vsnprintf(), and vswprintf() functions can incorrectly write an empty string to the buffer but still return a non-negative result.

Conditions

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a call z to one of the following functions:
 - o snprintf()
 - o swprintf()
 - vsnprintf()
 - o vswprintf()
- The first argument to z specifies a pointer P to a buffer B.
- The second argument to z specifies a buffer size s.
- Incrementing P by s-1 causes an integer overflow.
- The behavior of the program depends on z writing the intended output string to B.

2.4.1.22 SDCOMP-58560

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-58560.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	AArch64 state	6.16.1	6.16.2

Description

The Arm C library implementation of the scalbinf() function can return an incorrect result.

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a call z to the scalbinf() function.
- The value of the exp argument of z is outside the range of a 32-bit signed integer.

2.4.1.23 SDCOMP-58304

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-58304.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1	6.16.2

Description

The Arm C library implementations of the fgets() and fgetws() functions incorrectly return a null pointer and incorrectly fail to set the read buffer to the terminating null character, '\0'.

For example, the fgets() function incorrectly sets p to null and incorrectly fails to set buffer to '\0' in the following:

```
char *p = fgets(buffer, 1, file to read);
```

Conditions

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a call z to one of the following functions:
 - o fgets()

- o fgetws()
- The read buffer size parameter of z is 1.
- The behavior of the program depends on one of the following:
 - z returning a non-null pointer.
 - z setting the read buffer to the terminating null character, '\o'.

2.4.1.24 SDCOMP-58044

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-58044.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1	6.16.2

Description

The Arm C library implementations of functions declared in the <stdio.h> system header can incorrectly result in a deadlock between threads in a multithreaded environment.

To avoid this issue, do not use line-buffered or unbuffered input streams in a multithreaded environment.

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with the C libraries supplied with Arm Compiler.
- The program is not linked with microlib.
- The program consists of multiple threads.
- More than one thread contains a call to a function declared in the <stdio.h> system header.
- The program contains a read from an input stream s.
- s is either line-buffered or unbuffered.

2.4.1.25 SDCOMP-57673

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-57673.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	AArch64 state	6.16.1, 6.16.2	-

Description

The Arm C library incorrectly fails to configure the floating-point unit as follows:

- Enable Default NaN propagation.
- Enable flushing denormalized numbers to zero.

Subsequently, a floating-point operation can generate an unexpected result at run-time.

To avoid this issue, ensure that your reset handler sets the DN and FZ bits of the FPCR register to 1. For example:

```
mrs x0, FPCR
orr x0, #0x03000000
msr FPCR, x0
isb
```

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a floating-point operation F.
- The behavior of the program depends on one of the following for F:
 - Default NaN propagation.
 - Flushing denormalized numbers to zero.

2.4.1.26 SDCOMP-53422

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-53422.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1, 6.16.2	-

Description

The Arm C library implementation of the pow() function can incorrectly fail to set errno to Erange when the return value overflows to HUGE_VAL.

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a call z to the pow() function.
- z has arguments that result in an overflow to HUGE VAL.
- The behavior of the program depends on z setting errno to ERANGE.

2.4.1.27 SDCOMP-53184

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-53184.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1, 6.16.2	-

Description

The Arm C library implementation of the fclose() function can incorrectly fail to disassociate the stream it closes when the sys close() function returns a non-zero value.

Conditions

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains an implementation of the _sys_close() function that can return a non-zero value.
- The program contains a call z to the fclose() function.
- z closes a stream s that is used to access a file F.
- The behavior of the program depends on s being disassociated from F.

2.4.1.28 SDCOMP-50751

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-50751.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1, 6.16.2	-

Description

The Arm C library implementation of the setlocale() function incorrectly fails to return a null pointer for a locale selection that cannot be honored at run-time.

For example, the Arm C library implementation of the setlocale() function incorrectly fails to return a null pointer for the following:

const char *retstr = setlocale(LC_ALL, "invalid");

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a call z to the setlocale() function with a locale string s.
- s specifies a locale selection that cannot be honored at run-time.
- The behavior of the program depends on z returning a null pointer.

2.4.1.29 SDCOMP-50064

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-50064.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1, 6.16.2	-

Description

The Arm implementation of the C++ regular expressions library can behave incorrectly for an invalid regular expression, resulting in one of the following:

- A failure to call the abort () function.
- A failure to throw a std::regex error exception.
- Throwing an incorrect std::regex error exception.

For example, the Arm implementation of the std::regex constructor incorrectly fails to call the abort () function or throw a std::regex_error exception for the invalid regular expression [c-a] in the following:

std::regex re("[c-a]", std::regex constants::basic);

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled in a C++ source language mode.
- The program uses the C++ regular expressions library with a regular expression R.
- R is invalid.
- The behavior of the program depends on the use of R causing one of the following:
 - A call to the abort () function
 - A std::regex error exception

2.4.1.30 SDCOMP-49748

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-49748.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1, 6.16.2	-

Description

The Arm C++ library implementation of the const version of the std::bitset<N> class template operator[] incorrectly returns a value of std::bitset<N>::const_reference type instead of bool type.

For example, var is incorrectly initialized as a variable of std::bitset<N>::const_reference type instead of bool type in the following:

```
const std::bitset<8> obj;
auto var = obj[0];
```

Conditions

The safety-related system is at risk when all the following are true:

- The program is compiled in a C++ source language mode.
- The program contains a const object c of type std::bitset<N>.
- The program uses operator[] to access a bit at a specific position in c.
- The behavior of the program depends on operator[] returning a value of bool type.

2.4.1.31 SDCOMP-47858

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-47858.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armasm	Any	6.16.1, 6.16.2	-

Description

The legacy assembler incorrectly generates a code type symbol instead of a Data type symbol for an address associated with the contents of a file included using an INCBIN directive. The INCBIN directive correctly always includes file contents as data.

For example, the legacy assembler incorrectly generates a code type symbol for sym in the following:

```
AREA |.text|, CODE

EXPORT sym

ADDS r0, r0, #1

sym
```

INCBIN src.bin END

Conditions

The safety-related system is at risk when all the following are true:

- An assembly language source file contains an exported symbol s.
- s is defined in a code section.
- s is immediately followed by an INCBIN directive.
- s is not immediately preceded by a data definition directive.
- The behavior of the program depends on s being used as a symbol of Data type instead of code type.

2.4.1.32 SDCOMP-45879

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-45879.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	AArch64 state	6.16.1, 6.16.2	-

Description

The Arm C library implementations of the bsearch() and qsort() functions can incorrectly corrupt the stack when used to process an array larger than 4GB. Subsequently, this can result in unexpected run-time behavior.

Conditions

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a call z to one of the following functions:
 - o bsearch()
 - o asort ()
- z specifies an array containing м members of size N each.
- м * м is larger than 4GB.

2.4.1.33 SDCOMP-30903

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-30903.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1, 6.16.2	-

Description

The Arm C++ library implementations of the assignment operators of the following classes can return an incorrect result:

- std::gslice_array
- std::indirect array
- std::mask_array
- std::slice_array

For example, the assignment expression A = B returns an incorrect result in the following:

```
std::valarray<int> V = { 0, 1, 2, 3, 4, 5, 6 };
const std::slice_array<int> A = V[std::slice(1, 3, 2)];
const std::slice_array<int> B = V[std::slice(0, 3, 1)];
A = B;
```

Conditions

- The program is compiled in a C++ source language mode.
- The program contains a variable v of std::valarray<T> type.
- The program contains two variables A and в.
- A and B both have one of the following types:
 - std::gslice_array
 std::indirect_array
 std::mask_array
 std::slice_array
- A and B are each initialized with an expression of the form v[<index>].

- <index> is an expression that has one of the following types:
 - ° std::gslice
 - o std::slice
 - o std::valarray<bool>
 - o std::valarray<size t>
- The program contains an assignment expression A = B.

2.4.1.34 SDCOMP-30359

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-30359.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1, 6.16.2	-

Description

The constructors of the Arm C++ library implementation of std::locale incorrectly either call the abort () function or throw a std::runtime_error exception.

For example, when compiling with -fno-exceptions, the constructor incorrectly calls the abort () function for the following:

std::locale obj("C");

Conditions

- The program is linked with the C++ libraries supplied with Arm Compiler.
- The program contains a call to a std::locale constructor with a locale name N.
- N is a valid standard C locale name.
- The behavior of the program depends on the locale being successfully set to N.

2.4.1.35 SDCOMP-29077

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-29077.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1, 6.16.2	-

Description

The constructors of the Arm C++ library implementations of certain std::<facet_category>_byname locale-specific facet categories incorrectly always either call the abort () function or throw a std::runtime_error exception.

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with the C++ libraries supplied with Arm Compiler.
- The program contains a call z to a constructor of one of the following locale-specific facet categories:
 - ctype_byname
 - o codecvt_byname
 - ° collate byname
 - o moneypunct_byname
 - o time_get_byname
 - o time_put_byname
- The behavior of the program depends on z returning successfully.

2.4.1.36 SDCOMP-18016

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-18016.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Any	6.16.1, 6.16.2	-

Description

The Arm C library __heapstats() and __heapvalid() functions can result in unexpected run-time behavior for a program that does not use the heap.

To avoid this issue, include the following file-scope inline assembly statement in an affected program:

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with the C libraries supplied with Arm Compiler.
- The program contains a call to one of the following functions:
 - o heapstats()
 - o heapvalid()
- The program does not use the heap.

2.4.1.37 SDCOMP-13831

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-13831.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
Libraries	Armv7-M	6.16.1, 6.16.2	-

Description

The Arm C library implementation of strcmp() can incorrectly read up to 3 bytes past the end of a string being compared. This can result in unexpected run-time behavior.

For example, for a string placed at the end of accessible memory, this can result in a memory access fault.

Conditions

The safety-related system is at risk when all the following are true:

- The program is linked with the C libraries supplied with Arm Compiler.
- The program is not linked with microlib.
- The program contains a call z to the strcmp() function.
- An argument to z is a pointer p.
- P is not a multiple of 4 bytes.
- points to a string s.
- The behavior of the program depends on stromp() not accessing memory beyond the end of s.

2.4.1.38 SDCOMP-11974

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-11974.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armasm	Any	6.16.1, 6.16.2	-

Description

The legacy assembler generates a dependency file that incorrectly does not contain files included using the C preprocessor #include directive.

For example, the legacy assembler generates a dependency file that incorrectly does not contain include.h for the following:

```
AREA |.text|, CODE
#include "include.h"
BX lr

END
```

Conditions

This defect occurs when all the following are true:

- The program is assembled with all the following options:
 - o --cpreproc

- o --cpreproc_opts=<option>[,<option>,...]
- o --depend=D
- The program contains a C preprocessor #include directive.

The safety-related system is only at risk when D is used in the build process.

2.4.2 Missing diagnostic faults

This section contains details about safety-related defects that have been classified as a missing diagnostic fault.

For more information about the definition of a missing diagnostic fault, see the Arm Compiler for Embedded FuSa tools and functional safety section of the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual.

2.4.2.1 SDCOMP-61487

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-61487.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armasm	Any	6.16.1, 6.16.2	-

Description

The legacy assembler can incorrectly fail to report an error for an invalid combination of the -cpu=name and -fpu=name options.

For example, the legacy assembler incorrectly fails to report an error when assembling with --cpu=Cortex-A9 and --fpu=FPv5.

Conditions

- The program contains an assembly language source file F.
- F contains an instruction I.
- F is built with --cpu=A.

- F is built with --fpu=B.
- I is not compatible with A.
- A is not compatible with B.
- The behavior of the program depends on I being successfully executed.

2.4.2.2 SDCOMP-55186

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-55186.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armasm	AArch64 state	6.16.1, 6.16.2	-

Description

The legacy assembler incorrectly fails to report an error for an **unpredictable** LDRAA Or LDRAB instruction.

For example, the legacy assembler incorrectly fails to report an error for each of the following:

```
LDRAA X0, [X0, #8]!
LDRAB X0, [X0, #8]!
```

Conditions

- The program is assembled for an Armv8.3-A target.
- The program contains an instruction with one of the following forms:
 - o LDRAA <Xt>, [<Xn>{, #<simm>}]!
 - o LDRAB <Xt>, [<Xn>{, #<simm>}]!
- <xt> and <xn> are the same.

2.4.2.3 SDCOMP-54893

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-54893.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armasm	Armv8-A	6.16.1, 6.16.2	-

Description

The legacy assembler incorrectly fails to report an error for a half-precision floating-point scalar instruction or a half-precision floating-point SIMD instruction that is in an IT block and uses a D register.

For example, the legacy assembler incorrectly fails to report an error for the VADDNE. F16 instruction in the following:

```
AREA |.text.func|, CODE

THUMB

IT NE
VADDNE.F16 d0, d1, d2

END
```

Conditions

- The program is assembled for an Armv8.2-A or later target and T32 state.
- The program contains an instruction I in an IT block.
- I is one of the following:
 - A half-precision floating-point scalar instruction.
 - A half-precision floating-point SIMD instruction.
- I uses a D register.
- I is unpredictable in an IT block.

2.4.2.4 SDCOMP-30418

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-30418.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armasm	Armv8-A	6.16.1, 6.16.2	-

Description

The legacy assembler incorrectly fails to report an error instead of a warning for a ThumbEE instruction.

To avoid this issue, assemble with --diag error=1929.

Conditions

The safety-related system is at risk when all the following are true:

- The program is assembled for AArch32 state.
- The program contains a ThumbEE instruction.

2.4.2.5 SDCOMP-22900

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-22900.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armasm	AArch64 state	6.16.1, 6.16.2	-

Description

The legacy assembler incorrectly fails to report an error for an invalid MRS or MSR instruction.

For example, the legacy assembler incorrectly fails to report an error for the following invalid MRS instruction:

Conditions

The safety-related system is at risk when all the following are true:

- The program contains an MRS or MSR instruction I.
- I accesses an implementation-defined register R.
- R must be specified using an operand K of the form S<op0>_<op1>_<cn>_<cm>_<op2>.
- Any of the following are missing from κ:
 - ° <0p0>
 - ° <op1>
 - ° <Cn>
 - ° <Cm>
 - ° <op2>
- The behavior of the program depends on I accessing R.

2.4.2.6 SDCOMP-22142

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-22142.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armasm	Any	6.16.1, 6.16.2	-

Description

The legacy assembler incorrectly fails to report an error for an Advanced SIMD or an AArch64 floating-point instruction.

For example, when assembling with --cpu=8-A.64 --fpu=none, the legacy assembler incorrectly fails to report an error for the following AArch64 floating-point instruction:

FADD s0, s1, s2

Conditions

The safety-related system is at risk when all the following are true:

- The program is assembled with --fpu=none.
- One of the following is true:
 - The program contains an Advanced SIMD instruction, and the target does not support Advanced SIMD instructions.
 - The program contains an AArch64 floating-point instruction, and the target does not support AArch64 floating-point instructions.

2.4.2.7 SDCOMP-17016

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-17016.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armasm	Armv7-A, Armv7-R	6.16.1, 6.16.2	-

Description

The legacy assembler can incorrectly fail to report an error for an MRS or MSR instruction that specifies a memory-mapped debug register that is not visible in the CP14 interface as the special register to be accessed.

For example, the legacy assembler incorrectly fails to report errors for the following instructions when assembling for a Cortex-A15 target:

PID1 R, r0

Conditions

- The program contains an MRS or MSR instruction I.
- I specifies a memory-mapped debug register D as the special register to be accessed.
- The Arm Architecture Reference Manual Armv7-A and Armv7-R edition describes D as not visible in the CP14 interface.

2.4.2.8 SDCOMP-11899

This section describes the scope of the missing diagnostic fault defect with the unique identifier SDCOMP-11899.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armasm	AArch32 state	6.16.1, 6.16.2	-

Description

The legacy assembler incorrectly fails to report an error for a RELOC directive that has a second operand containing an invalid expression of the form <code>symbol+offset</code>. Instead, the legacy assembler incorrectly generates a relocation that ignores the specified <code>offset</code>.

Conditions

The safety-related system is at risk when all the following are true:

- The program contains a RELOC directive R.
- The second operand of R is an expression of the form symbol+offset.
- The behavior of the program depends on R.

2.4.3 Determinism faults

There are no known determinism faults that affect unqualified components.

For more information about the definition of a determinism fault, see the Arm Compiler for Embedded FuSa tools and functional safety section of the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual.

2.4.4 Documentation synchronization faults

There are no known documentation synchronization faults that affect unqualified components.

For more information about the definition of a documentation synchronization fault, see the Arm Compiler for Embedded FuSa tools and functional safety section of the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual.

2.5 Defects affecting both qualified and unqualified components

This section contains details about known safety-related defects that affect both the qualified and unqualified toolchain components of Arm Compiler for Embedded FuSa 6.16LTS.

The qualified toolchain components are:

- The compiler and integrated assembler, armclang.
- The ELF processing utility, fromelf.
- The librarian, armar.
- The linker, armlink.

The unqualified toolchain components are:

- The legacy assembler, armasm.
- The libraries supplied with the toolchain.



Unqualified toolchain components are outside the scope of the Qualification Kit. Defects related to unqualified toolchain components are provided in this document for information only.

The following defects are included in this section:

Identifier	Fault category	Affected components
SDCOMP-63948	Translation fault	armclang, Libraries
SDCOMP-62359	Documentation synchronization fault	armclang, Libraries

2.5.1 Translation faults

This section contains details about safety-related defects that have been classified as a translation fault.

For more information about the definition of a translation fault, see the Arm Compiler for Embedded FuSa tools and functional safety section of the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual.

2.5.1.1 SDCOMP-63948

This section describes the scope of the translation fault defect with the unique identifier SDCOMP-63948.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang, Libraries	AArch64 state	6.16.1, 6.16.2	-

Description

The compiler can generate incorrect C++ exception-handling code. Subsequently, this can result in unexpected run-time behavior.

Conditions

The safety-related system is at risk when all the following are true:

- The program is built with target options that enable the Scalable Vector Extension feature (FEAT SVE).
- The program is compiled with C++ exceptions enabled.
- The program uses a type that is defined in the <arm sve.h> system header.
- The program throws a C++ exception.

2.5.2 Missing diagnostic faults

There are no known missing diagnostic faults that affect both qualified and unqualified components.

For more information about the definition of a missing diagnostic fault, see the Arm Compiler for Embedded FuSa tools and functional safety section of the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual.

2.5.3 Determinism faults

There are no known determinism faults that affect both qualified and unqualified components.

For more information about the definition of a determinism fault, see the Arm Compiler for Embedded FuSa tools and functional safety section of the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual.

2.5.4 Documentation synchronization faults

This section contains details about safety-related defects that have been classified as a documentation synchronization fault.

For more information about the definition of a documentation synchronization fault, see the Arm Compiler for Embedded FuSa tools and functional safety section of the Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual.

2.5.4.1 SDCOMP-62359

This section describes the scope of the documentation synchronization fault defect with the unique identifier SDCOMP-62359.



Arm does not expect to fix this defect for Arm Compiler for Embedded FuSa 6.16LTS.

The following table describes the scope of this defect:

Affected components	Target environment	Affected releases	Unaffected releases
armclang, Libraries	Any	6.16.1, 6.16.2	-

Description

The Integer division-by-zero errors in C code section of the User Guide incorrectly states that you can trap and identify integer division-by-zero errors using the Arm C library helper function aeabi idiv0().

Integer division-by-zero in C code is undefined behavior, and the compiler does not guarantee a specific behavior for such code.

To trap and identify integer division-by-zero errors, you must manually test the denominator before the division operation takes place. For example:

```
#include <signal.h>
int divide(const int numerator, const int denominator)
{
    if (denominator == 0)
        {
            return raise(SIGFPE);
        }
        else
        {
            return numerator / denominator;
        }
}
```

Conditions

- The program contains an integer division operation with a denominator D.
- The behavior of the program depends on one of the following when D is zero:
 - The sigfpe signal being raised.
 - The __aeabi_idiv0() function being called.

Document ID: 107987_2025-07_00_en Issue 00 Changes since the Arm Compiler for Embedded FuSa 6.16LTS Defect Notification Report for June 2025

Appendix A Changes since the Arm Compiler for Embedded FuSa 6.16LTS Defect Notification Report for June 2025

This appendix provides information about changes made to the defect lists compared to the Arm Compiler for Embedded FuSa 6.16LTS Defect Notification Report for June 2025.

A.1 Defects added

This section contains a list of defects that have been added to this document compared to the Arm Compiler for Embedded FuSa 6.16LTS Defect Notification Report for June 2025.

Identifier	Fault category	Affected components	Target environment
SDCOMP-68714	Translation fault	armclang	AArch32 state
SDCOMP-68669	Translation fault	Libraries	AArch32 state
SDCOMP-55105	Translation fault	armclang	Armv8-A
SDCOMP-54942	Translation fault	armlink	Any

Appendix B Defect index

This appendix provides multiple indexes for the known defects included in this document.

B.1 Indexed by affected version

This section provides an index of known defects grouped by the affected version of Arm Compiler for Embedded FuSa 6.16LTS.

B.1.1 Defects that affect Arm Compiler for Embedded FuSa 6.16.2

There are 187 known defects that affect Arm Compiler for Embedded FuSa 6.16.2.

Identifier	Fault category	Affected components	Target environment
SDCOMP-68714	Translation fault	armclang	AArch32 state
SDCOMP-68687	Documentation synchronization fault	armclang	Any
SDCOMP-68669	Translation fault	Libraries	AArch32 state
SDCOMP-68558	Documentation synchronization fault	armclang	Any
SDCOMP-68363	Translation fault	armclang	Any
SDCOMP-68219	Missing diagnostic fault	armclang	AArch32 state
SDCOMP-68070	Translation fault	Libraries	Any
SDCOMP-67984	Missing diagnostic fault	armclang	Armv8-M
SDCOMP-67968	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-67964	Documentation synchronization fault	armclang	Any
SDCOMP-67921	Translation fault	armclang	AArch64 state
SDCOMP-67799	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-67678	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-67662	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-67650	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-67638	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-67544	Translation fault	armclang	AArch32 state
SDCOMP-67424	Missing diagnostic fault	armclang	AArch32 state
SDCOMP-67194	Translation fault	armclang	AArch64 state
SDCOMP-66895	Translation fault	armclang	Armv8-M
SDCOMP-66862	Documentation synchronization fault	armclang	Any
SDCOMP-66787	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-66692	Translation fault	fromelf	Armv8-M with the Main Extension

Identifier	Fault category	Affected components	Target environment
SDCOMP-66676	Translation fault	armclang	AArch64 state
SDCOMP-66632	Translation fault	armclang	AArch64 state
SDCOMP-66256	Translation fault	armclang	AArch64 state
SDCOMP-66132	Translation fault	armclang	Any
SDCOMP-66090	Translation fault	Libraries	AArch64 state
SDCOMP-65669	Documentation synchronization fault	armclang	Any
SDCOMP-65579	Translation fault	armclang	AArch64 state
SDCOMP-65517	Translation fault	armlink	Any
SDCOMP-65388	Translation fault	Libraries	Any
SDCOMP-65264	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-65243	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-65172	Translation fault	armclang	Any
SDCOMP-64999	Translation fault	armlink	AArch32 state
SDCOMP-64736	Translation fault	armclang	AArch32 state
SDCOMP-64683	Missing diagnostic fault	armclang	Armv7-A, Armv7-M, Armv7-R, Armv8-A, Armv8-M with the Main Extension, Armv8-R
SDCOMP-64611	Translation fault	Libraries	Any
SDCOMP-64597	Translation fault	Libraries	AArch64 state
SDCOMP-64591	Translation fault	armclang	AArch32 state
SDCOMP-64590	Translation fault	armlink	Any
SDCOMP-64555	Translation fault	Libraries	AArch32 state
SDCOMP-64255	Missing diagnostic fault	armclang	AArch32 state
SDCOMP-64176	Translation fault	Libraries	AArch64 state
SDCOMP-64165	Translation fault	armclang	A32 state
SDCOMP-64066	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-64059	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-64025	Translation fault	Libraries	Armv8-M with the Main Extension
SDCOMP-63984	Missing diagnostic fault	armclang	T32 state
SDCOMP-63952	Translation fault	armclang	AArch32 state
SDCOMP-63948	Translation fault	armclang, Libraries	AArch64 state
SDCOMP-63946	Translation fault	armclang	AArch64 state
SDCOMP-63917	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-63913	Translation fault	armclang	AArch64 state
SDCOMP-63912	Translation fault	armclang	Any
SDCOMP-63911	Translation fault	armclang	AArch32 state
SDCOMP-63894	Translation fault	armclang	AArch64 state
SDCOMP-63787	Documentation synchronization fault	armclang	Any
SDCOMP-63761	Translation fault	armclang	AArch64 state

Identifier	Fault category	Affected components	Target environment
SDCOMP-63752	Translation fault	armclang	AArch64 state
SDCOMP-63738	Translation fault	fromelf	Armv8-M with the Main Extension
SDCOMP-63697	Missing diagnostic fault	armclang	Any
SDCOMP-63688	Translation fault	armclang	Armv6-M, Armv8-M without the Main Extension
SDCOMP-63454	Translation fault	armclang	T32 state
SDCOMP-63111	Translation fault	Libraries	Any
SDCOMP-63088	Translation fault	armclang	AArch64 state
SDCOMP-63050	Documentation synchronization fault	armclang	Any
SDCOMP-62791	Translation fault	armclang	AArch32 state
SDCOMP-62769	Translation fault	armclang	AArch32 state
SDCOMP-62756	Translation fault	Libraries	AArch64 state
SDCOMP-62725	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-62692	Translation fault	armclang	Armv7-A, Armv7-M, Armv7-R, Armv8-A, Armv8-M with the Main Extension, Armv8-R
SDCOMP-62661	Translation fault	armclang	AArch64 state
SDCOMP-62378	Translation fault	armclang	AArch32 state
SDCOMP-62359	Documentation synchronization fault	armclang, Libraries	Any
SDCOMP-62352	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-62330	Translation fault	armclang	Any
SDCOMP-62251	Translation fault	armlink	AArch64 state
SDCOMP-62234	Missing diagnostic fault	armclang	Any
SDCOMP-62221	Translation fault	armclang	Armv6-M
SDCOMP-62217	Translation fault	fromelf	Armv8-M with the Main Extension
SDCOMP-62201	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-62176	Translation fault	armclang	AArch32 state
SDCOMP-62133	Translation fault	armclang	AArch64 state
SDCOMP-62123	Translation fault	armclang	AArch32 state
SDCOMP-62028	Translation fault	armclang	Armv8-M without the Main Extension
SDCOMP-61633	Documentation synchronization fault	armclang	Any
SDCOMP-61514	Documentation synchronization fault	armclang	AArch32 state
SDCOMP-61489	Missing diagnostic fault	fromelf	Any
SDCOMP-61488	Missing diagnostic fault	armlink	Any
SDCOMP-61487	Missing diagnostic fault	armasm	Any
SDCOMP-61486	Translation fault	armclang	Any
SDCOMP-61465	Documentation synchronization fault	armclang	AArch32 state

Identifier	Fault category	Affected components	Target environment
SDCOMP-61461	Missing diagnostic fault	armclang	A32 state
SDCOMP-61299	Translation fault	armclang	AArch32 state
SDCOMP-61298	Translation fault	armclang	AArch32 state
SDCOMP-61150	Translation fault	armlink	AArch32 state
SDCOMP-61089	Missing diagnostic fault	armclang	AArch32 state
SDCOMP-61080	Translation fault	armclang	Any
SDCOMP-61054	Documentation synchronization fault	armlink	Any
SDCOMP-60938	Translation fault	Libraries	Any
SDCOMP-60897	Translation fault	armclang	Armv8-M
SDCOMP-60826	Documentation synchronization fault	armlink	AArch64 state
SDCOMP-60784	Translation fault	Libraries	AArch32 state
SDCOMP-60725	Translation fault	fromelf	Armv8-M with the Main Extension
SDCOMP-60700	Translation fault	Libraries	Any
SDCOMP-60659	Translation fault	armlink	Any
SDCOMP-60632	Translation fault	armclang	AArch64 state
SDCOMP-60589	Translation fault	armclang	Any
SDCOMP-60443	Translation fault	armclang	AArch32 state
SDCOMP-60430	Translation fault	Libraries	AArch64 state
SDCOMP-60342	Translation fault	armclang	Any
SDCOMP-60326	Translation fault	fromelf	Any
SDCOMP-60260	Translation fault	Libraries	AArch64 state
SDCOMP-60162	Translation fault	Libraries	AArch64 state
SDCOMP-60117	Translation fault	armlink	Any
SDCOMP-59938	Translation fault	armlink	AArch64 state
SDCOMP-59788	Translation fault	armclang	Armv7-M, Armv8-M
SDCOMP-59521	Translation fault	armclang	Any
SDCOMP-59512	Missing diagnostic fault	armclang	Any
SDCOMP-59190	Missing diagnostic fault	armclang	Any
SDCOMP-58780	Translation fault	armclang	Any
SDCOMP-58367	Missing diagnostic fault	armclang	T32 state
SDCOMP-58354	Translation fault	armlink	Any
SDCOMP-57912	Missing diagnostic fault	armclang	Any
SDCOMP-57725	Translation fault	armclang	Any
SDCOMP-57673	Translation fault	Libraries	AArch64 state
SDCOMP-57528	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-57456	Translation fault	fromelf	AArch64 state
SDCOMP-57449	Translation fault	fromelf	AArch64 state
SDCOMP-57255	Translation fault	armclang	Any
SDCOMP-57229	Translation fault	armclang	Any

Identifier	Fault category	Affected components	Target environment
SDCOMP-57213	Translation fault	armlink	Any
SDCOMP-57200	Translation fault	armclang	AArch32 state
SDCOMP-57199	Missing diagnostic fault	armlink	AArch32 state
SDCOMP-56812	Missing diagnostic fault	armclang	Any
SDCOMP-56435	Translation fault	armlink	Any
SDCOMP-56331	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-56220	Missing diagnostic fault	armclang	Any
SDCOMP-56212	Missing diagnostic fault	armclang	Any
SDCOMP-55983	Missing diagnostic fault	armclang	A32 state
SDCOMP-55580	Missing diagnostic fault	armclang	A32 state
SDCOMP-55460	Translation fault	armclang	Any
SDCOMP-55267	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-55200	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-55186	Missing diagnostic fault	armasm	AArch64 state
SDCOMP-55184	Translation fault	fromelf	Any
SDCOMP-55105	Translation fault	armclang	Armv8-A
SDCOMP-54942	Translation fault	armlink	Any
SDCOMP-54893	Missing diagnostic fault	armasm	Armv8-A
SDCOMP-54546	Translation fault	fromelf	Any
SDCOMP-53903	Missing diagnostic fault	armclang	Any
SDCOMP-53422	Translation fault	Libraries	Any
SDCOMP-53184	Translation fault	Libraries	Any
SDCOMP-52627	Missing diagnostic fault	armclang	Any
SDCOMP-51180	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-50968	Translation fault	fromelf	Any
SDCOMP-50751	Translation fault	Libraries	Any
SDCOMP-50408	Translation fault	armclang	AArch32 state
SDCOMP-50064	Translation fault	Libraries	Any
SDCOMP-50017	Missing diagnostic fault	armclang	Any
SDCOMP-49961	Missing diagnostic fault	armclang	Any
SDCOMP-49919	Missing diagnostic fault	armclang	Any
SDCOMP-49763	Missing diagnostic fault	armclang	Any
SDCOMP-49748	Translation fault	Libraries	Any
SDCOMP-47858	Translation fault	armasm	Any
SDCOMP-46790	Missing diagnostic fault	armclang	AArch32 state
SDCOMP-45879	Translation fault	Libraries	AArch64 state
SDCOMP-44980	Translation fault	fromelf	Any
SDCOMP-30903	Translation fault	Libraries	Any
SDCOMP-30418	Missing diagnostic fault	armasm	Armv8-A
SDCOMP-30359	Translation fault	Libraries	Any

Identifier	Fault category	Affected components	Target environment
SDCOMP-29077	Translation fault	Libraries	Any
SDCOMP-28728	Translation fault	fromelf	AArch64 state
SDCOMP-25238	Missing diagnostic fault	armclang	Any
SDCOMP-24899	Translation fault	fromelf	T32 state
SDCOMP-22900	Missing diagnostic fault	armasm	AArch64 state
SDCOMP-22142	Missing diagnostic fault	armasm	Any
SDCOMP-18689	Missing diagnostic fault	armlink	Any
SDCOMP-18016	Translation fault	Libraries	Any
SDCOMP-17355	Missing diagnostic fault	armlink	Any
SDCOMP-17016	Missing diagnostic fault	armasm	Armv7-A, Armv7-R
SDCOMP-13831	Translation fault	Libraries	Armv7-M
SDCOMP-11974	Translation fault	armasm	Any
SDCOMP-11947	Translation fault	fromelf	Any
SDCOMP-11899	Missing diagnostic fault	armasm	AArch32 state

B.1.2 Defects that affect Arm Compiler for Embedded FuSa 6.16.1

There are 201 known defects that affect Arm Compiler for Embedded FuSa 6.16.1.

Identifier	Fault category	Affected components	Target environment
SDCOMP-68714	Translation fault	armclang	AArch32 state
SDCOMP-68687	Documentation synchronization fault	armclang	Any
SDCOMP-68669	Translation fault	Libraries	AArch32 state
SDCOMP-68558	Documentation synchronization fault	armclang	Any
SDCOMP-68363	Translation fault	armclang	Any
SDCOMP-68219	Missing diagnostic fault	armclang	AArch32 state
SDCOMP-68070	Translation fault	Libraries	Any
SDCOMP-67984	Missing diagnostic fault	armclang	Armv8-M
SDCOMP-67968	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-67964	Documentation synchronization fault	armclang	Any
SDCOMP-67921	Translation fault	armclang	AArch64 state
SDCOMP-67799	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-67678	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-67662	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-67650	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-67638	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-67544	Translation fault	armclang	AArch32 state
SDCOMP-67424	Missing diagnostic fault	armclang	AArch32 state

Identifier	Fault category	Affected components	Target environment
SDCOMP-67194	Translation fault	armclang	AArch64 state
SDCOMP-66895	Translation fault	armclang	Armv8-M
SDCOMP-66862	Documentation synchronization fault	armclang	Any
SDCOMP-66787	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-66692	Translation fault	fromelf	Armv8-M with the Main Extension
SDCOMP-66676	Translation fault	armclang	AArch64 state
SDCOMP-66632	Translation fault	armclang	AArch64 state
SDCOMP-66256	Translation fault	armclang	AArch64 state
SDCOMP-66132	Translation fault	armclang	Any
SDCOMP-66090	Translation fault	Libraries	AArch64 state
SDCOMP-65669	Documentation synchronization fault	armclang	Any
SDCOMP-65579	Translation fault	armclang	AArch64 state
SDCOMP-65517	Translation fault	armlink	Any
SDCOMP-65388	Translation fault	Libraries	Any
SDCOMP-65264	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-65243	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-65172	Translation fault	armclang	Any
SDCOMP-64999	Translation fault	armlink	AArch32 state
SDCOMP-64736	Translation fault	armclang	AArch32 state
SDCOMP-64683	Missing diagnostic fault	armclang	Armv7-A, Armv7-M, Armv7-R, Armv8-A, Armv8-M with the Main Extension, Armv8-R
SDCOMP-64611	Translation fault	Libraries	Any
SDCOMP-64597	Translation fault	Libraries	AArch64 state
SDCOMP-64591	Translation fault	armclang	AArch32 state
SDCOMP-64590	Translation fault	armlink	Any
SDCOMP-64555	Translation fault	Libraries	AArch32 state
SDCOMP-64255	Missing diagnostic fault	armclang	AArch32 state
SDCOMP-64176	Translation fault	Libraries	AArch64 state
SDCOMP-64165	Translation fault	armclang	A32 state
SDCOMP-64066	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-64059	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-64025	Translation fault	Libraries	Armv8-M with the Main Extension
SDCOMP-63984	Missing diagnostic fault	armclang	T32 state
SDCOMP-63952	Translation fault	armclang	AArch32 state
SDCOMP-63948	Translation fault	armclang, Libraries	AArch64 state
SDCOMP-63946	Translation fault	armclang	AArch64 state
SDCOMP-63917	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-63913	Translation fault	armclang	AArch64 state

Identifier	Fault category	Affected components	Target environment
SDCOMP-63912	Translation fault	armclang	Any
SDCOMP-63911	Translation fault	armclang	AArch32 state
SDCOMP-63894	Translation fault	armclang	AArch64 state
SDCOMP-63787	Documentation synchronization fault	armclang	Any
SDCOMP-63761	Translation fault	armclang	AArch64 state
SDCOMP-63752	Translation fault	armclang	AArch64 state
SDCOMP-63738	Translation fault	fromelf	Armv8-M with the Main Extension
SDCOMP-63697	Missing diagnostic fault	armclang	Any
SDCOMP-63688	Translation fault	armclang	Armv6-M, Armv8-M without the Main Extension
SDCOMP-63454	Translation fault	armclang	T32 state
SDCOMP-63111	Translation fault	Libraries	Any
SDCOMP-63088	Translation fault	armclang	AArch64 state
SDCOMP-63050	Documentation synchronization fault	armclang	Any
SDCOMP-62791	Translation fault	armclang	AArch32 state
SDCOMP-62769	Translation fault	armclang	AArch32 state
SDCOMP-62756	Translation fault	Libraries	AArch64 state
SDCOMP-62725	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-62692	Translation fault	armclang	Armv7-A, Armv7-M, Armv7-R, Armv8-A, Armv8-M with the Main Extension, Armv8-R
SDCOMP-62661	Translation fault	armclang	AArch64 state
SDCOMP-62378	Translation fault	armclang	AArch32 state
SDCOMP-62359	Documentation synchronization fault	armclang, Libraries	Any
SDCOMP-62352	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-62330	Translation fault	armclang	Any
SDCOMP-62251	Translation fault	armlink	AArch64 state
SDCOMP-62234	Missing diagnostic fault	armclang	Any
SDCOMP-62221	Translation fault	armclang	Armv6-M
SDCOMP-62217	Translation fault	fromelf	Armv8-M with the Main Extension
SDCOMP-62201	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-62176	Translation fault	armclang	AArch32 state
SDCOMP-62133	Translation fault	armclang	AArch64 state
SDCOMP-62123	Translation fault	armclang	AArch32 state
SDCOMP-62028	Translation fault	armclang	Armv8-M without the Main Extension
SDCOMP-61633	Documentation synchronization fault	armclang	Any
SDCOMP-61514	Documentation synchronization fault	armclang	AArch32 state

Identifier	Fault category	Affected components	Target environment
SDCOMP-61489	Missing diagnostic fault	fromelf	Any
SDCOMP-61488	Missing diagnostic fault	armlink	Any
SDCOMP-61487	Missing diagnostic fault	armasm	Any
SDCOMP-61486	Translation fault	armclang	Any
SDCOMP-61465	Documentation synchronization fault	armclang	AArch32 state
SDCOMP-61461	Missing diagnostic fault	armclang	A32 state
SDCOMP-61299	Translation fault	armclang	AArch32 state
SDCOMP-61298	Translation fault	armclang	AArch32 state
SDCOMP-61150	Translation fault	armlink	AArch32 state
SDCOMP-61089	Missing diagnostic fault	armclang	AArch32 state
SDCOMP-61080	Translation fault	armclang	Any
SDCOMP-61054	Documentation synchronization fault	armlink	Any
SDCOMP-60938	Translation fault	Libraries	Any
SDCOMP-60826	Documentation synchronization fault	armlink	AArch64 state
SDCOMP-60784	Translation fault	Libraries	AArch32 state
SDCOMP-60725	Translation fault	fromelf	Armv8-M with the Main Extension
SDCOMP-60700	Translation fault	Libraries	Any
SDCOMP-60659	Translation fault	armlink	Any
SDCOMP-60632	Translation fault	armclang	AArch64 state
SDCOMP-60589	Translation fault	armclang	Any
SDCOMP-60430	Translation fault	Libraries	AArch64 state
SDCOMP-60342	Translation fault	armclang	Any
SDCOMP-60326	Translation fault	fromelf	Any
SDCOMP-60260	Translation fault	Libraries	AArch64 state
SDCOMP-60162	Translation fault	Libraries	AArch64 state
SDCOMP-60157	Translation fault	Libraries	Any
SDCOMP-60117	Translation fault	armlink	Any
SDCOMP-59974	Translation fault	armclang	AArch64 state
SDCOMP-59938	Translation fault	armlink	AArch64 state
SDCOMP-59788	Translation fault	armclang	Armv7-M, Armv8-M
SDCOMP-59656	Translation fault	armclang	AArch64 state
SDCOMP-59605	Missing diagnostic fault	armclang	Any
SDCOMP-59521	Translation fault	armclang	Any
SDCOMP-59512	Missing diagnostic fault	armclang	Any
SDCOMP-59190	Missing diagnostic fault	armclang	Any
SDCOMP-59074	Translation fault	armclang	AArch64 state
SDCOMP-59059	Translation fault	armclang	AArch32 state
SDCOMP-59054	Translation fault	Libraries	Any

Identifier	Fault category	Affected components	Target environment
SDCOMP-58780	Translation fault	armclang	Any
SDCOMP-58773	Translation fault	armclang	AArch64 state
SDCOMP-58738	Translation fault	armclang	Any
SDCOMP-58588	Translation fault	Libraries	Any
SDCOMP-58561	Translation fault	Libraries	Any
SDCOMP-58560	Translation fault	Libraries	AArch64 state
SDCOMP-58367	Missing diagnostic fault	armclang	T32 state
SDCOMP-58354	Translation fault	armlink	Any
SDCOMP-58304	Translation fault	Libraries	Any
SDCOMP-58044	Translation fault	Libraries	Any
SDCOMP-57994	Determinism fault	armlink	AArch32 state
SDCOMP-57912	Missing diagnostic fault	armclang	Any
SDCOMP-57884	Translation fault	armclang	Any
SDCOMP-57725	Translation fault	armclang	Any
SDCOMP-57673	Translation fault	Libraries	AArch64 state
SDCOMP-57528	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-57456	Translation fault	fromelf	AArch64 state
SDCOMP-57449	Translation fault	fromelf	AArch64 state
SDCOMP-57255	Translation fault	armclang	Any
SDCOMP-57229	Translation fault	armclang	Any
SDCOMP-57213	Translation fault	armlink	Any
SDCOMP-57200	Translation fault	armclang	AArch32 state
SDCOMP-57199	Missing diagnostic fault	armlink	AArch32 state
SDCOMP-56812	Missing diagnostic fault	armclang	Any
SDCOMP-56435	Translation fault	armlink	Any
SDCOMP-56331	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-56220	Missing diagnostic fault	armclang	Any
SDCOMP-56212	Missing diagnostic fault	armclang	Any
SDCOMP-55983	Missing diagnostic fault	armclang	A32 state
SDCOMP-55580	Missing diagnostic fault	armclang	A32 state
SDCOMP-55460	Translation fault	armclang	Any
SDCOMP-55267	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-55200	Translation fault	armclang	Armv8-M with the Main Extension
SDCOMP-55186	Missing diagnostic fault	armasm	AArch64 state
SDCOMP-55184	Translation fault	fromelf	Any
SDCOMP-55105	Translation fault	armclang	Armv8-A
SDCOMP-54942	Translation fault	armlink	Any
SDCOMP-54893	Missing diagnostic fault	armasm	Armv8-A
SDCOMP-54546	Translation fault	fromelf	Any
SDCOMP-53903	Missing diagnostic fault	armclang	Any

Identifier	Fault category	Affected components	Target environment
SDCOMP-53422	Translation fault	Libraries	Any
SDCOMP-53184	Translation fault	Libraries	Any
SDCOMP-52627	Missing diagnostic fault	armclang	Any
SDCOMP-51180	Missing diagnostic fault	armclang	AArch64 state
SDCOMP-50968	Translation fault	fromelf	Any
SDCOMP-50751	Translation fault	Libraries	Any
SDCOMP-50408	Translation fault	armclang	AArch32 state
SDCOMP-50064	Translation fault	Libraries	Any
SDCOMP-50017	Missing diagnostic fault	armclang	Any
SDCOMP-49961	Missing diagnostic fault	armclang	Any
SDCOMP-49919	Missing diagnostic fault	armclang	Any
SDCOMP-49763	Missing diagnostic fault	armclang	Any
SDCOMP-49748	Translation fault	Libraries	Any
SDCOMP-47858	Translation fault	armasm	Any
SDCOMP-46790	Missing diagnostic fault	armclang	AArch32 state
SDCOMP-45879	Translation fault	Libraries	AArch64 state
SDCOMP-44980	Translation fault	fromelf	Any
SDCOMP-30903	Translation fault	Libraries	Any
SDCOMP-30418	Missing diagnostic fault	armasm	Armv8-A
SDCOMP-30359	Translation fault	Libraries	Any
SDCOMP-29077	Translation fault	Libraries	Any
SDCOMP-28728	Translation fault	fromelf	AArch64 state
SDCOMP-25238	Missing diagnostic fault	armclang	Any
SDCOMP-24899	Translation fault	fromelf	T32 state
SDCOMP-22900	Missing diagnostic fault	armasm	AArch64 state
SDCOMP-22142	Missing diagnostic fault	armasm	Any
SDCOMP-18689	Missing diagnostic fault	armlink	Any
SDCOMP-18016	Translation fault	Libraries	Any
SDCOMP-17355	Missing diagnostic fault	armlink	Any
SDCOMP-17016	Missing diagnostic fault	armasm	Armv7-A, Armv7-R
SDCOMP-13831	Translation fault	Libraries	Armv7-M
SDCOMP-11974	Translation fault	armasm	Any
SDCOMP-11947	Translation fault	fromelf	Any
SDCOMP-11899	Missing diagnostic fault	armasm	AArch32 state

B.2 Indexed by target environment

This section provides an index of known defects grouped by the affected target environment.

A defect listed under one target environment might also be relevant to others. For example, a defect listed under "Armv8-A" might also be relevant to "AArch64 state", "AArch32 state", "A32 state", or "T32 state".

You must use this index in conjunction with the Target environment section, which provides a hierarchy and description of how target environments relate to each other.

B.2.1 Defects that affect all target environments

There are 86 known defects that affect all target environments.

Identifier	Fault category	Affected components	Affected releases
SDCOMP-68687	Documentation synchronization fault	armclang	6.16.1, 6.16.2
SDCOMP-68558	Documentation synchronization fault	armclang	6.16.1, 6.16.2
SDCOMP-68363	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-68070	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-67964	Documentation synchronization fault	armclang	6.16.1, 6.16.2
SDCOMP-66862	Documentation synchronization fault	armclang	6.16.1, 6.16.2
SDCOMP-66132	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-65669	Documentation synchronization fault	armclang	6.16.1, 6.16.2
SDCOMP-65517	Translation fault	armlink	6.16.1, 6.16.2
SDCOMP-65388	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-65172	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-64611	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-64590	Translation fault	armlink	6.16.1, 6.16.2
SDCOMP-63912	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-63787	Documentation synchronization fault	armclang	6.16.1, 6.16.2
SDCOMP-63697	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-63111	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-63050	Documentation synchronization fault	armclang	6.16.1, 6.16.2
SDCOMP-62359	Documentation synchronization fault	armclang, Libraries	6.16.1, 6.16.2
SDCOMP-62330	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-62234	Missing diagnostic fault	armclang	6.16.1, 6.16.2

Identifier	Fault category	Affected components	Affected releases
SDCOMP-61633	Documentation synchronization fault	armclang	6.16.1, 6.16.2
SDCOMP-61489	Missing diagnostic fault	fromelf	6.16.1, 6.16.2
SDCOMP-61488	Missing diagnostic fault	armlink	6.16.1, 6.16.2
SDCOMP-61487	Missing diagnostic fault	armasm	6.16.1, 6.16.2
SDCOMP-61486	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-61080	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-61054	Documentation synchronization fault	armlink	6.16.1, 6.16.2
SDCOMP-60938	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-60700	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-60659	Translation fault	armlink	6.16.1, 6.16.2
SDCOMP-60589	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-60342	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-60326	Translation fault	fromelf	6.16.1, 6.16.2
SDCOMP-60157	Translation fault	Libraries	6.16.1
SDCOMP-60117	Translation fault	armlink	6.16.1, 6.16.2
SDCOMP-59605	Missing diagnostic fault	armclang	6.16.1
SDCOMP-59521	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-59512	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-59190	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-59054	Translation fault	Libraries	6.16.1
SDCOMP-58780	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-58738	Translation fault	armclang	6.16.1
SDCOMP-58588	Translation fault	Libraries	6.16.1
SDCOMP-58561	Translation fault	Libraries	6.16.1
SDCOMP-58354	Translation fault	armlink	6.16.1, 6.16.2
SDCOMP-58304	Translation fault	Libraries	6.16.1
SDCOMP-58044	Translation fault	Libraries	6.16.1
SDCOMP-57912	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-57884	Translation fault	armclang	6.16.1
SDCOMP-57725	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-57255	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-57229	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-57213	Translation fault	armlink	6.16.1, 6.16.2
SDCOMP-56812	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-56435	Translation fault	armlink	6.16.1, 6.16.2
SDCOMP-56220	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-56212	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-55460	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-55184	Translation fault	fromelf	6.16.1, 6.16.2

Identifier	Fault category	Affected components	Affected releases
SDCOMP-54942	Translation fault	armlink	6.16.1, 6.16.2
SDCOMP-54546	Translation fault	fromelf	6.16.1, 6.16.2
SDCOMP-53903	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-53422	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-53184	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-52627	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-50968	Translation fault	fromelf	6.16.1, 6.16.2
SDCOMP-50751	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-50064	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-50017	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-49961	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-49919	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-49763	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-49748	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-47858	Translation fault	armasm	6.16.1, 6.16.2
SDCOMP-44980	Translation fault	fromelf	6.16.1, 6.16.2
SDCOMP-30903	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-30359	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-29077	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-25238	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-22142	Missing diagnostic fault	armasm	6.16.1, 6.16.2
SDCOMP-18689	Missing diagnostic fault	armlink	6.16.1, 6.16.2
SDCOMP-18016	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-17355	Missing diagnostic fault	armlink	6.16.1, 6.16.2
SDCOMP-11974	Translation fault	armasm	6.16.1, 6.16.2
SDCOMP-11947	Translation fault	fromelf	6.16.1, 6.16.2

B.2.2 Defects with the target environment A32 state

There are 4 known defects with the target environment A32 state.

If you are reviewing the defects listed this section, you might also need to review the defects listed in the following related target environment indexes:



- B.2.1 Defects that affect all target environments on page 213
- B.2.3 Defects with the target environment AArch32 state on page 216
- B.2.6 Defects with the target environment Armv7-A on page 219
- B.2.8 Defects with the target environment Armv7-R on page 220
- B.2.9 Defects with the target environment Armv8-A on page 220

• B.2.13 Defects with the target environment Armv8-R on page 223

Identifier	Fault category	Affected components	Affected releases
SDCOMP-64165	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-61461	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-55983	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-55580	Missing diagnostic fault	armclang	6.16.1, 6.16.2

B.2.3 Defects with the target environment AArch32 state

There are 32 known defects with the target environment AArch32 state.

If you are reviewing the defects listed this section, you might also need to review the defects listed in the following related target environment indexes:

- B.2.1 Defects that affect all target environments on page 213
- B.2.2 Defects with the target environment A32 state on page 215
- B.2.5 Defects with the target environment Armv6-M on page 219
- B.2.6 Defects with the target environment Armv7-A on page 219
- B.2.7 Defects with the target environment Armv7-M on page 219
- B.2.8 Defects with the target environment Armv7-R on page 220
- B.2.9 Defects with the target environment Armv8-A on page 220
- B.2.10 Defects with the target environment Armv8-M on page 221
- B.2.11 Defects with the target environment Armv8-M with the Main Extension on page 221
- B.2.12 Defects with the target environment Armv8-M without the Main Extension on page 222
- B.2.13 Defects with the target environment Armv8-R on page 223
- B.2.15 Defects with the target environment T32 state on page 224

Identifier	Fault category	Affected components	Affected releases
SDCOMP-68714	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-68669	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-68219	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-67544	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-67424	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-64999	Translation fault	armlink	6.16.1, 6.16.2
SDCOMP-64736	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-64591	Translation fault	armclang	6.16.1, 6.16.2

Identifier	Fault category	Affected components	Affected releases
SDCOMP-64555	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-64255	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-63952	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-63911	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-62791	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-62769	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-62378	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-62176	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-62123	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-61514	Documentation synchronization fault	armclang	6.16.1, 6.16.2
SDCOMP-61465	Documentation synchronization fault	armclang	6.16.1, 6.16.2
SDCOMP-61299	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-61298	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-61150	Translation fault	armlink	6.16.1, 6.16.2
SDCOMP-61089	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-60784	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-60443	Translation fault	armclang	6.16.2
SDCOMP-59059	Translation fault	armclang	6.16.1
SDCOMP-57994	Determinism fault	armlink	6.16.1
SDCOMP-57200	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-57199	Missing diagnostic fault	armlink	6.16.1, 6.16.2
SDCOMP-50408	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-46790	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-11899	Missing diagnostic fault	armasm	6.16.1, 6.16.2

B.2.4 Defects with the target environment AArch64 state

There are 47 known defects with the target environment AArch64 state.



If you are reviewing the defects listed this section, you might also need to review the defects listed in the following related target environment indexes:

- B.2.1 Defects that affect all target environments on page 213
- B.2.9 Defects with the target environment Armv8-A on page 220
- B.2.14 Defects with the target environment Armv8-R AArch64 on page 223

Identifier	Fault category	Affected components	Affected releases
SDCOMP-67968	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-67921	Translation fault	armclang	6.16.1, 6.16.2

Identifier	Fault category	Affected components	Affected releases
SDCOMP-67194	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-66676	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-66632	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-66256	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-66090	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-65579	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-65264	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-65243	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-64597	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-64176	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-63948	Translation fault	armclang, Libraries	6.16.1, 6.16.2
SDCOMP-63946	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-63917	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-63913	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-63894	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-63761	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-63752	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-63088	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-62756	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-62661	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-62251	Translation fault	armlink	6.16.1, 6.16.2
SDCOMP-62201	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-62133	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-60826	Documentation synchronization fault	armlink	6.16.1, 6.16.2
SDCOMP-60632	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-60430	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-60260	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-60162	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-59974	Translation fault	armclang	6.16.1
SDCOMP-59938	Translation fault	armlink	6.16.1, 6.16.2
SDCOMP-59656	Translation fault	armclang	6.16.1
SDCOMP-59074	Translation fault	armclang	6.16.1
SDCOMP-58773	Translation fault	armclang	6.16.1
SDCOMP-58560	Translation fault	Libraries	6.16.1
SDCOMP-57673	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-57528	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-57456	Translation fault	fromelf	6.16.1, 6.16.2
SDCOMP-57449	Translation fault	fromelf	6.16.1, 6.16.2
SDCOMP-56331	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-55267	Missing diagnostic fault	armclang	6.16.1, 6.16.2

Identifier	Fault category	Affected components	Affected releases
SDCOMP-55186	Missing diagnostic fault	armasm	6.16.1, 6.16.2
SDCOMP-51180	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-45879	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-28728	Translation fault	fromelf	6.16.1, 6.16.2
SDCOMP-22900	Missing diagnostic fault	armasm	6.16.1, 6.16.2

B.2.5 Defects with the target environment Armv6-M

There are 2 known defects with the target environment Armv6-M.



If you are reviewing the defects listed this section, you might also need to review the defects listed in the following related target environment indexes:

- B.2.1 Defects that affect all target environments on page 213
- B.2.3 Defects with the target environment AArch32 state on page 216
- B.2.15 Defects with the target environment T32 state on page 224

Identifier	Fault category	Affected components	Affected releases
SDCOMP-63688	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-62221	Translation fault	armclang	6.16.1, 6.16.2

B.2.6 Defects with the target environment Armv7-A

There are 3 known defects with the target environment Armv7-A.

If you are reviewing the defects listed this section, you might also need to review the defects listed in the following related target environment indexes:



- B.2.1 Defects that affect all target environments on page 213
- B.2.2 Defects with the target environment A32 state on page 215
- B.2.3 Defects with the target environment AArch32 state on page 216
- B.2.15 Defects with the target environment T32 state on page 224

Identifier	Fault category	Affected components	Affected releases
SDCOMP-64683	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-62692	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-17016	Missing diagnostic fault	armasm	6.16.1, 6.16.2

B.2.7 Defects with the target environment Armv7-M

There are 4 known defects with the target environment Armv7-M.



If you are reviewing the defects listed this section, you might also need to review the defects listed in the following related target environment indexes:

- B.2.1 Defects that affect all target environments on page 213
- B.2.3 Defects with the target environment AArch32 state on page 216
- B.2.15 Defects with the target environment T32 state on page 224

Identifier	Fault category	Affected components	Affected releases
SDCOMP-64683	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-62692	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-59788	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-13831	Translation fault	Libraries	6.16.1, 6.16.2

B.2.8 Defects with the target environment Armv7-R

There are 3 known defects with the target environment Armv7-R.

If you are reviewing the defects listed this section, you might also need to review the defects listed in the following related target environment indexes:



- B.2.1 Defects that affect all target environments on page 213
- B.2.2 Defects with the target environment A32 state on page 215
- B.2.3 Defects with the target environment AArch32 state on page 216
- B.2.15 Defects with the target environment T32 state on page 224

Identifier	Fault category	Affected components	Affected releases
SDCOMP-64683	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-62692	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-17016	Missing diagnostic fault	armasm	6.16.1, 6.16.2

B.2.9 Defects with the target environment Armv8-A

There are 5 known defects with the target environment Armv8-A.

If you are reviewing the defects listed this section, you might also need to review the defects listed in the following related target environment indexes:



- B.2.1 Defects that affect all target environments on page 213
- B.2.2 Defects with the target environment A32 state on page 215
- B.2.3 Defects with the target environment AArch32 state on page 216
- B.2.4 Defects with the target environment AArch64 state on page 217
- B.2.15 Defects with the target environment T32 state on page 224

Identifier	Fault category	Affected components	Affected releases
SDCOMP-64683	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-62692	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-55105	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-54893	Missing diagnostic fault	armasm	6.16.1, 6.16.2
SDCOMP-30418	Missing diagnostic fault	armasm	6.16.1, 6.16.2

B.2.10 Defects with the target environment Armv8-M

There are 4 known defects with the target environment Armv8-M.



If you are reviewing the defects listed this section, you might also need to review the defects listed in the following related target environment indexes:

- B.2.1 Defects that affect all target environments on page 213
- B.2.3 Defects with the target environment AArch32 state on page 216
- B.2.15 Defects with the target environment T32 state on page 224

Identifier	Fault category	Affected components	Affected releases
SDCOMP-67984	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-66895	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-60897	Translation fault	armclang	6.16.2
SDCOMP-59788	Translation fault	armclang	6.16.1, 6.16.2

B.2.11 Defects with the target environment Armv8-M with the Main Extension

There are 18 known defects with the target environment Armv8-M with the Main Extension.

If you are reviewing the defects listed this section, you might also need to review the defects listed in the following related target environment indexes:



- B.2.1 Defects that affect all target environments on page 213
- B.2.3 Defects with the target environment AArch32 state on page 216
- B.2.10 Defects with the target environment Armv8-M on page 221
- B.2.15 Defects with the target environment T32 state on page 224

Identifier	Fault category	Affected components	Affected releases
SDCOMP-67799	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-67678	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-67662	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-67650	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-67638	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-66787	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-66692	Translation fault	fromelf	6.16.1, 6.16.2
SDCOMP-64683	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-64066	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-64059	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-64025	Translation fault	Libraries	6.16.1, 6.16.2
SDCOMP-63738	Translation fault	fromelf	6.16.1, 6.16.2
SDCOMP-62725	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-62692	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-62352	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-62217	Translation fault	fromelf	6.16.1, 6.16.2
SDCOMP-60725	Translation fault	fromelf	6.16.1, 6.16.2
SDCOMP-55200	Translation fault	armclang	6.16.1, 6.16.2

B.2.12 Defects with the target environment Armv8-M without the Main Extension

There are 2 known defects with the target environment Armv8-M without the Main Extension.



If you are reviewing the defects listed this section, you might also need to review the defects listed in the following related target environment indexes:

- B.2.1 Defects that affect all target environments on page 213
- B.2.3 Defects with the target environment AArch32 state on page 216
- B.2.10 Defects with the target environment Armv8-M on page 221
- B.2.15 Defects with the target environment T32 state on page 224

Identifier	Fault category	Affected components	Affected releases
SDCOMP-63688	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-62028	Translation fault	armclang	6.16.1, 6.16.2

B.2.13 Defects with the target environment Armv8-R

There are 2 known defects with the target environment Armv8-R.

If you are reviewing the defects listed this section, you might also need to review the defects listed in the following related target environment indexes:



- B.2.1 Defects that affect all target environments on page 213
- B.2.2 Defects with the target environment A32 state on page 215
- B.2.3 Defects with the target environment AArch32 state on page 216
- B.2.15 Defects with the target environment T32 state on page 224

Identifier	Fault category	Affected components	Affected releases
SDCOMP-64683	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-62692	Translation fault	armclang	6.16.1, 6.16.2

B.2.14 Defects with the target environment Armv8-R AArch64

There are no known defects with the target environment Armv8-R AArch64.



If you are reviewing this section, you might also need to review the defects listed in the following related target environment indexes:

B.2.1 Defects that affect all target environments on page 213

• B.2.4 Defects with the target environment AArch64 state on page 217

B.2.15 Defects with the target environment T32 state

There are 4 known defects with the target environment T32 state.

If you are reviewing the defects listed this section, you might also need to review the defects listed in the following related target environment indexes:

- B.2.1 Defects that affect all target environments on page 213
- B.2.3 Defects with the target environment AArch32 state on page 216
- B.2.5 Defects with the target environment Armv6-M on page 219
- B.2.6 Defects with the target environment Armv7-A on page 219
- B.2.7 Defects with the target environment Armv7-M on page 219
- B.2.8 Defects with the target environment Armv7-R on page 220
- B.2.9 Defects with the target environment Armv8-A on page 220
- B.2.10 Defects with the target environment Armv8-M on page 221
- B.2.11 Defects with the target environment Armv8-M with the Main Extension on page 221
- B.2.12 Defects with the target environment Armv8-M without the Main Extension on page 222
- B.2.13 Defects with the target environment Armv8-R on page 223

Identifier	Fault category	Affected components	Affected releases
SDCOMP-63984	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-63454	Translation fault	armclang	6.16.1, 6.16.2
SDCOMP-58367	Missing diagnostic fault	armclang	6.16.1, 6.16.2
SDCOMP-24899	Translation fault	fromelf	6.16.1, 6.16.2

B.3 Indexed by component

This section provides an index of known defects grouped by the affected Arm Compiler for Embedded FuSa component.

B.3.1 Defects that affect qualified components

The indexes in this section include defects that affect qualified components only.

B.3.1.1 Defects that affect armasm

There are 10 known defects that affect armasm.

Identifier	Fault category	Target environment	Affected releases
SDCOMP-61487	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-55186	Missing diagnostic fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-54893	Missing diagnostic fault	Armv8-A	6.16.1, 6.16.2
SDCOMP-47858	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-30418	Missing diagnostic fault	Armv8-A	6.16.1, 6.16.2
SDCOMP-22900	Missing diagnostic fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-22142	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-17016	Missing diagnostic fault	Armv7-A, Armv7-R	6.16.1, 6.16.2
SDCOMP-11974	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-11899	Missing diagnostic fault	AArch32 state	6.16.1, 6.16.2

B.3.1.2 Defects that affect armclang

There are 123 known defects that affect armclang.

Identifier	Fault category	Target environment	Affected releases
SDCOMP-68714	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-68687	Documentation synchronization fault	Any	6.16.1, 6.16.2
SDCOMP-68558	Documentation synchronization fault	Any	6.16.1, 6.16.2
SDCOMP-68363	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-68219	Missing diagnostic fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-67984	Missing diagnostic fault	Armv8-M	6.16.1, 6.16.2
SDCOMP-67968	Missing diagnostic fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-67964	Documentation synchronization fault	Any	6.16.1, 6.16.2
SDCOMP-67921	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-67799	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-67678	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-67662	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-67650	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-67638	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-67544	Translation fault	AArch32 state	6.16.1, 6.16.2

Identifier	Fault category	Target environment	Affected releases
SDCOMP-67424	Missing diagnostic fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-67194	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-66895	Translation fault	Armv8-M	6.16.1, 6.16.2
SDCOMP-66862	Documentation synchronization fault	Any	6.16.1, 6.16.2
SDCOMP-66787	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-66676	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-66632	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-66256	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-66132	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-65669	Documentation synchronization fault	Any	6.16.1, 6.16.2
SDCOMP-65579	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-65264	Missing diagnostic fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-65243	Missing diagnostic fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-65172	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-64736	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-64683	Missing diagnostic fault	Armv7-A, Armv7-M, Armv7-R, Armv8-A, Armv8-M with the Main Extension, Armv8-R	6.16.1, 6.16.2
SDCOMP-64591	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-64255	Missing diagnostic fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-64165	Translation fault	A32 state	6.16.1, 6.16.2
SDCOMP-64066	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-64059	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-63984	Missing diagnostic fault	T32 state	6.16.1, 6.16.2
SDCOMP-63952	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-63948	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-63946	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-63917	Missing diagnostic fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-63913	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-63912	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-63911	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-63894	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-63787	Documentation synchronization fault	Any	6.16.1, 6.16.2
SDCOMP-63761	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-63752	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-63697	Missing diagnostic fault	Any	6.16.1, 6.16.2

Identifier	Fault category	Target environment	Affected releases
SDCOMP-63688	Translation fault	Armv6-M, Armv8-M without the Main Extension	6.16.1, 6.16.2
SDCOMP-63454	Translation fault	T32 state	6.16.1, 6.16.2
SDCOMP-63088	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-63050	Documentation synchronization fault	Any	6.16.1, 6.16.2
SDCOMP-62791	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-62769	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-62725	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-62692	Translation fault	Armv7-A, Armv7-M, Armv7-R, Armv8-A, Armv8-M with the Main Extension, Armv8-R	6.16.1, 6.16.2
SDCOMP-62661	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-62378	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-62359	Documentation synchronization fault	Any	6.16.1, 6.16.2
SDCOMP-62352	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-62330	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-62234	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-62221	Translation fault	Armv6-M	6.16.1, 6.16.2
SDCOMP-62201	Missing diagnostic fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-62176	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-62133	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-62123	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-62028	Translation fault	Armv8-M without the Main Extension	6.16.1, 6.16.2
SDCOMP-61633	Documentation synchronization fault	Any	6.16.1, 6.16.2
SDCOMP-61514	Documentation synchronization fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-61486	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-61465	Documentation synchronization fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-61461	Missing diagnostic fault	A32 state	6.16.1, 6.16.2
SDCOMP-61299	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-61298	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-61089	Missing diagnostic fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-61080	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-60897	Translation fault	Armv8-M	6.16.2
SDCOMP-60632	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-60589	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-60443	Translation fault	AArch32 state	6.16.2

Identifier	Fault category	Target environment	Affected releases
SDCOMP-60342	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-59974	Translation fault	AArch64 state	6.16.1
SDCOMP-59788	Translation fault	Armv7-M, Armv8-M	6.16.1, 6.16.2
SDCOMP-59656	Translation fault	AArch64 state	6.16.1
SDCOMP-59605	Missing diagnostic fault	Any	6.16.1
SDCOMP-59521	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-59512	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-59190	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-59074	Translation fault	AArch64 state	6.16.1
SDCOMP-59059	Translation fault	AArch32 state	6.16.1
SDCOMP-58780	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-58773	Translation fault	AArch64 state	6.16.1
SDCOMP-58738	Translation fault	Any	6.16.1
SDCOMP-58367	Missing diagnostic fault	T32 state	6.16.1, 6.16.2
SDCOMP-57912	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-57884	Translation fault	Any	6.16.1
SDCOMP-57725	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-57528	Missing diagnostic fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-57255	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-57229	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-57200	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-56812	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-56331	Missing diagnostic fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-56220	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-56212	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-55983	Missing diagnostic fault	A32 state	6.16.1, 6.16.2
SDCOMP-55580	Missing diagnostic fault	A32 state	6.16.1, 6.16.2
SDCOMP-55460	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-55267	Missing diagnostic fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-55200	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-55105	Translation fault	Armv8-A	6.16.1, 6.16.2
SDCOMP-53903	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-52627	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-51180	Missing diagnostic fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-50408	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-50017	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-49961	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-49919	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-49763	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-46790	Missing diagnostic fault	AArch32 state	6.16.1, 6.16.2

Identifier	Fault category	Target environment	Affected releases
SDCOMP-25238	Missing diagnostic fault	Any	6.16.1, 6.16.2

B.3.1.3 Defects that affect armlink

There are 19 known defects that affect armlink.

Identifier	Fault category	Target environment	Affected releases
SDCOMP-65517	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-64999	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-64590	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-62251	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-61488	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-61150	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-61054	Documentation synchronization fault	Any	6.16.1, 6.16.2
SDCOMP-60826	Documentation synchronization fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-60659	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-60117	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-59938	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-58354	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-57994	Determinism fault	AArch32 state	6.16.1
SDCOMP-57213	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-57199	Missing diagnostic fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-56435	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-54942	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-18689	Missing diagnostic fault	Any	6.16.1, 6.16.2
SDCOMP-17355	Missing diagnostic fault	Any	6.16.1, 6.16.2

B.3.1.4 Defects that affect fromelf

There are 15 known defects that affect fromelf.

Identifier	Fault category	Target environment	Affected releases
SDCOMP-66692	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-63738	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-62217	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-61489	Missing diagnostic fault	Any	6.16.1, 6.16.2

Identifier	Fault category	Target environment	Affected releases
SDCOMP-60725	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-60326	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-57456	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-57449	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-55184	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-54546	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-50968	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-44980	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-28728	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-24899	Translation fault	T32 state	6.16.1, 6.16.2
SDCOMP-11947	Translation fault	Any	6.16.1, 6.16.2

B.3.2 Defects that affect unqualified components

The indexes in this section include defects that affect unqualified components only.

B.3.2.1 Defects that affect Libraries

There are 38 known defects that affect Libraries.

Identifier	Fault category	Target environment	Affected releases
SDCOMP-68669	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-68070	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-66090	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-65388	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-64611	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-64597	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-64555	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-64176	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-64025	Translation fault	Armv8-M with the Main Extension	6.16.1, 6.16.2
SDCOMP-63948	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-63111	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-62756	Translation fault	AArch64 state	6.16.1, 6.16.2
SDCOMP-62359	Documentation synchronization fault	Any	6.16.1, 6.16.2
SDCOMP-60938	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-60784	Translation fault	AArch32 state	6.16.1, 6.16.2
SDCOMP-60700	Translation fault	Any	6.16.1, 6.16.2
SDCOMP-60430	Translation fault	AArch64 state	6.16.1, 6.16.2

Identifier	Fault category	Target environment	Affected releases	
SDCOMP-60260	Translation fault	AArch64 state	6.16.1, 6.16.2	
SDCOMP-60162	Translation fault	AArch64 state	6.16.1, 6.16.2	
SDCOMP-60157	Translation fault	Any	6.16.1	
SDCOMP-59054	Translation fault	Any	6.16.1	
SDCOMP-58588	Translation fault	Any	6.16.1	
SDCOMP-58561	Translation fault	Any	6.16.1	
SDCOMP-58560	Translation fault	AArch64 state	6.16.1	
SDCOMP-58304	Translation fault	Any	6.16.1	
SDCOMP-58044	Translation fault	Any	6.16.1	
SDCOMP-57673	Translation fault	AArch64 state	6.16.1, 6.16.2	
SDCOMP-53422	Translation fault	Any	6.16.1, 6.16.2	
SDCOMP-53184	Translation fault	Any	6.16.1, 6.16.2	
SDCOMP-50751	Translation fault	Any	6.16.1, 6.16.2	
SDCOMP-50064	Translation fault	Any	6.16.1, 6.16.2	
SDCOMP-49748	Translation fault	Any	6.16.1, 6.16.2	
SDCOMP-45879	Translation fault	AArch64 state	6.16.1, 6.16.2	
SDCOMP-30903	Translation fault	Any	6.16.1, 6.16.2	
SDCOMP-30359	Translation fault	Any	6.16.1, 6.16.2	
SDCOMP-29077	Translation fault	Any	6.16.1, 6.16.2	
SDCOMP-18016	Translation fault	Any	6.16.1, 6.16.2	
SDCOMP-13831	Translation fault	Armv7-M	6.16.1, 6.16.2	

Proprietary Notice

This document is protected by copyright and other related rights and the use or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm Limited ("Arm"). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether the subject matter of this document infringes any third party patents.

The content of this document is informational only. Any solutions presented herein are subject to changing conditions, information, scope, and data. This document was produced using reasonable efforts based on information available as of the date of issue of this document. The scope of information in this document may exceed that which Arm is required to provide, and such additional information is merely intended to further assist the recipient and does not represent Arm's view of the scope of its obligations. You acknowledge and agree that you possess the necessary expertise in system security and functional safety and that you shall be solely responsible for compliance with all legal, regulatory, safety and security related requirements concerning your products, notwithstanding any information or support that may be provided by Arm herein. In addition, you are responsible for any applications which are used in conjunction with any Arm technology described in this document, and to minimize risks, adequate design and operating safeguards should be provided for by you.

This document may include technical inaccuracies or typographical errors. THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, any patents, copyrights, trade secrets, trademarks, or other rights.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Reference by Arm to any third party's products or services within this document is not an express or implied approval or endorsement of the use thereof.

This document consists solely of commercial items. You shall be responsible for ensuring that any permitted use, duplication, or disclosure of this document complies fully with any relevant

export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of this document shall prevail.

The validity, construction and performance of this notice shall be governed by English Law.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

PRE-1121-V1.0

Product and document information

Read the information in these sections to understand the release status of the product and documentation, and the conventions used in Arm documents.

Product status

All products and services provided by Arm require deliverables to be prepared and made available at different levels of completeness. The information in this document indicates the appropriate level of completeness for the associated deliverables.

Product completeness status

The information in this document is Final, that is for a developed product.

Revision history

These sections can help you understand how the document has changed over time.

Document release information

The Document history table gives the issue number and the released date for each released issue of this document.

Document history

Issue	Date	Confidentiality	Change
202507- 00	21 July 2025	Non- Confidential	July 2025 release
202506- 00	18 June 2025	Non- Confidential	June 2025 release
202505- 00	22 May 2025	Non- Confidential	May 2025 release
202504- 00	30 April 2025	Non- Confidential	April 2025 release
202503- 00	24 March 2025	Non- Confidential	March 2025 release
202502- 00	19 February 2025	Non- Confidential	February 2025 release

Issue	Date	Confidentiality	Change
202501-	24 January	Non-	January 2025 release
00	2025	Confidential	
202412-	12 December	Non-	December 2024 release
00	2024	Confidential	
202411-	20 November	Non-	November 2024 release
00	2024	Confidential	
202410-	24 October	Non-	October 2024 release
00	2024	Confidential	
202409-	25 September	Non-	September 2024 release
00	2024	Confidential	
202408- 00	21 August 2024	Non- Confidential	August 2024 release
202407- 01	21 August 2024	Non- Confidential	Corrected list of changed defects in the initial release for July 2024
0	26 July 2024	Non- Confidential	Initial release

Change history

For a list of technical changes since the last release listed in the release history of this document, see Changes since the Arm Compiler for Embedded FuSa 6.16LTS Defect Notification Report for June 2025.

Conventions

The following subsections describe conventions used in Arm documents.

Glossary

The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information: developer.arm.com/glossary.

Typographic conventions

Arm documentation uses typographical conventions to convey specific meaning.

Convention	Use
italic	Citations.

Convention	Use	
bold	Interface elements, such as menu names.	
	Terms in descriptive lists, where appropriate.	
monospace	Text that you can enter at the keyboard, such as commands, file and program names, and source code.	
monospace <u>underline</u>	A permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.	
<and></and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:	
	MRC p15, 0, <rd>, <crn>, <crm>, <opcode_2></opcode_2></crm></crn></rd>	
SMALL CAPITALS	Terms that have specific technical meanings as defined in the Arm® Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.	



We recommend the following. If you do not follow these recommendations your system might not work.



Your system requires the following. If you do not follow these requirements your system will not work.



You are at risk of causing permanent damage to your system or your equipment, or harming yourself.



This information is important and needs your attention.



A useful tip that might make it easier, better or faster to perform a task.



A reminder of something important that relates to the information you are reading.

Useful resources

This document contains information that is specific to this product. See the following resources for other useful information.

Arm documents are available on developer.arm.com/documentation.

Confidential documents are only available to licensees, when logged in. Each document link in the tables below provides direct access to the online version of the document.

Arm product resources	Document ID	Confidentiality
Arm Compiler for Embedded FuSa 6.16LTS Defect Notification Report	107987	Non-Confidential
Arm Compiler for Embedded FuSa 6.16LTS Qualification Kit Safety Manual	102288	Confidential
Arm Compiler for Embedded FuSa 6.16LTS documentation index	KA005062	Non-Confidential
Does Arm document all known issues that affect each Arm Compiler release?	KA005052	Non-Confidential