



# Arm® Neoverse CMN-700 Coherent Mesh Network

## Software Developer Errata Notice

Date of issue: April 25, 2025


Non-Confidential

Document version: 21.0

Copyright © 2020-2025 Arm® Limited (or its affiliates). All rights reserved.

Document ID: SDEN-2039384

This document contains all known errata since the r0p0 release of the product.



This document is Non-Confidential.

Copyright © 2020-2025 Arm® Limited (or its affiliates). All rights reserved.

This document is protected by copyright and other intellectual property rights.

Arm only permits use of this document if you have reviewed and accepted Arm's Proprietary notice found at the end of this document.

This document (SDEN\_2039384\_21.0\_en) was issued on April 25, 2025.

There might be a later issue at <http://developer.arm.com/documentation/SDEN-2039384>

## Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

If you find offensive language in this document, please email [terms@arm.com](mailto:terms@arm.com).

## Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on Arm® Neoverse CMN-700 Coherent Mesh Network, create a ticket on <https://support.developer.arm.com>.

To provide feedback on the document, fill the following survey:  
<https://developer.arm.com/documentation-feedback-survey>.

# Contents

<b>Introduction</b>	5
Scope	5
Categorization of errata	5
<b>Change Control</b>	6
<b>Errata summary table</b>	9
<b>Errata descriptions</b>	12
Category A	12
3037722 Multi-chip SMP deadlock in the presence of CPU traffic when CCG HA_REQ_PASS_BUFF_DEPTH < RA_NUM_REQS	12
Category A (rare)	12
Category B	13
2128441 Multi-chip SMP data corruption or hang in the presence of CPU and PCIe traffic	13
2473100 Multi-chip SMP DVM operations can cause hang	14
2822447 Remote chip DVM Sync operations may be incorrectly suppressed	15
2900369 CHI or AXI CMN configuration accesses can deadlock when the APB-only configuration access feature is enabled	16
2909130 Data Cache Clean operations by VA to the point of Persistence to remote chip memory can cause a deadlock	17
2951654 HN-I Physical Memory ordering can be violated with larger tracker depths	18
3013638 Write Stash can cause multi-copy atomicity issue	19
3018109 QoS QPC can be corrupted in 2xREQ configurations	21
3033917 StashOnce*Sep operations generated by CPU's PRFM PLD/PST L3 instructions targeting remote chip memory can cause a deadlock	22
3042250 A continuous stream of DVM Operations requests by Peer DN and Remote chip requestors can starve Local DVM Operations	23
3244518 Incorrect SDC multi-cycle path constraints for 2xREQ configurations	25
3279830 More than two XY route override can result in deadlocks	26
3289279 RN-I or RN-D can return same ARID reads out of order when AXI data interleaving is disabled	27
3645871	28
3898311 Data Cache Clean operations by VA can cause deadlocks or data corruption in multi-chip configurations	29
Category B (rare)	31
3013641 Incorrect TagMatch response on partial writes with MTE Match	31
3070437 Dirty Memory Tag Extension tags can be dropped in On-Chip Memory mode	32
Category C	33

2125871	HN-I RAS syndrome registers do not capture correct opcode	33
2418894	CCG CCLA PMU events cannot be counted correctly	35
2732981	RAS HN-S, HN-I and SBSX ERRGSR registers do not capture correct device instance information	36
2757645	Transactions targeting the HN-D AXI interface might be stalled by a continuous stream of CMN configuration transactions	37
2923516	DTC timestamp packet not sending the full value can result in loss of timestamp correlation	38
3015226	Debug reads with simultaneous coherent traffic or dynamic power transitions can cause deadlock	39
3197920	HN-I ERRADDR_NS.NS field is incorrect	40
3244753	On-Chip Memory Mode entrance and exit can result in data inconsistency	41
3279818	HN-F Non-Secure RAS events may be reported in Secure error records	42
3423231	Incorrect MXP RAS ERRSRC logging information	43
3688582	Cache misses in the presence of high read-only data, code or instruction sharing	45
<b>Proprietary notice</b>		46
<b>Product and document information</b>		48
Product status		48
Product completeness status		48
Product revision status		48

# Introduction

## Scope

This document describes errata categorized by level of severity. Each description includes:

- The current status of the erratum.
- Where the implementation deviates from the specification and the conditions required for erroneous behavior to occur.
- The implications of the erratum with respect to typical applications.
- The application and limitations of a workaround where possible.

## Categorization of errata

Errata are split into three levels of severity and further qualified as common or rare:

<b>Category A</b>	A critical error. No workaround is available or workarounds are impactful. The error is likely to be common for many systems and applications.
<b>Category A (Rare)</b>	A critical error. No workaround is available or workarounds are impactful. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
<b>Category B</b>	A significant error or a critical error with an acceptable workaround. The error is likely to be common for many systems and applications.
<b>Category B (Rare)</b>	A significant error or a critical error with an acceptable workaround. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
<b>Category C</b>	A minor error.

# Change Control

Errata are listed in this section if they are new to the document, or marked as "updated" if there has been any change to the erratum text. Fixed errata are not shown as updated unless the erratum text has changed. The [errata summary table](#) identifies errata that have been fixed in each product revision.

## April 25, 2025: Changes in document version v21.0

ID	Status	Area	Category	Summary
<a href="#">3013638</a>	Updated	Programmer	Category B	Write Stash can cause multi-copy atomicity issue
<a href="#">3042250</a>	Updated	Programmer	Category B	A continuous stream of DVM Operations requests by Peer DN and Remote chip requestors can starve Local DVM Operations

## March 28, 2025: Changes in document version v20.0

ID	Status	Area	Category	Summary
<a href="#">3898311</a>	New	Programmer	Category B	Data Cache Clean operations by VA can cause deadlocks or data corruption in multi-chip configurations
<a href="#">2923516</a>	New	Programmer	Category C	DTC timestamp packet not sending the full value can result in loss of timestamp correlation

## October 14, 2024: Changes in document version v19.0

ID	Status	Area	Category	Summary
<a href="#">3688582</a>	New	Programmer	Category C	Cache misses in the presence of high read-only data, code or instruction sharing

## July 23, 2024: Changes in document version v18.0

ID	Status	Area	Category	Summary
<a href="#">3645871</a>	New	Programmer	Category B	MPAM MSMON_CSU.NRDY not cleared in a finite time

## May 30, 2024: Changes in document version v17.0

ID	Status	Area	Category	Summary
<a href="#">3289279</a>	New	Programmer	Category B	RN-I or RN-D can return same ARID reads out of order when AXI data interleaving is disabled
<a href="#">3423231</a>	New	Programmer	Category C	Incorrect MXP RAS ERRSRC logging information

## April 02, 2024: Changes in document version v16.0

ID	Status	Area	Category	Summary
<a href="#">3244518</a>	New	Programmer	Category B	Incorrect SDC multi-cycle path constraints for 2xREQ configurations
<a href="#">3279830</a>	New	Programmer	Category B	More than two XY route override can result in deadlocks
<a href="#">3197920</a>	New	Programmer	Category C	HN-I ERRADDR_NS.NS field is incorrect
<a href="#">3244753</a>	New	Programmer	Category C	On-Chip Memory Mode entrance and exit can result in data inconsistency
<a href="#">3279818</a>	New	Programmer	Category C	HN-F Non-Secure RAS events may be reported in Secure error records

## December 01, 2023: Changes in document version v15.0

ID	Status	Area	Category	Summary
<a href="#">3042250</a>	New	Programmer	Category B	A continuous stream of DVM Operations requests by Peer DN and Remote chip requestors can starve Local DVM Operations
<a href="#">2757645</a>	New	Programmer	Category C	Transactions targeting the HN-D AXI interface might be stalled by a continuous stream of CMN configuration transactions

## October 16, 2023: Changes in document version v14.0

ID	Status	Area	Category	Summary
<a href="#">3070437</a>	New	Programmer	Category B (rare)	Dirty Memory Tag Extension tags can be dropped in On-Chip Memory mode

## September 13, 2023: Changes in document version v13.0

ID	Status	Area	Category	Summary
<a href="#">3037722</a>	New	Programmer	Category A	Multi-chip SMP deadlock in the presence of CPU traffic when CCG HA_REQ_PASS_BUFF_DEPTH < RA_NUM_REQS
<a href="#">3033917</a>	New	Programmer	Category B	StashOnce*Sep operations generated by CPU's PRFM PLD/PST L3 instructions targeting remote chip memory can cause a deadlock

## August 23, 2023: Changes in document version v12.0

ID	Status	Area	Category	Summary
<a href="#">3013638</a>	New	Programmer	Category B	Write Stash can cause multi-copy atomicity issue
<a href="#">3013641</a>	New	Programmer	Category B (rare)	Incorrect TagMatch response on partial writes with MTE Match
<a href="#">3015226</a>	New	Programmer	Category C	Debug reads with simultaneous coherent traffic or dynamic power transitions can cause deadlock

## August 09, 2023: Changes in document version v11.0

ID	Status	Area	Category	Summary
<a href="#">3018109</a>	New	Programmer	Category B	QoS QPC can be corrupted in 2xREQ configs

## June 30, 2023: Changes in document version v10.0

ID	Status	Area	Category	Summary
<a href="#">2900369</a>	Updated	Programmer	Category B	CHI or AXI CMN configuration accesses can deadlock when the APB-only configuration access feature is enabled
<a href="#">2909130</a>	Updated	Programmer	Category B	Data Cache Clean operations by VA to the point of Persistence to remote chip memory can cause a deadlock
<a href="#">2951654</a>	New	Programmer	Category B	HN-I Physical Memory ordering can be violated with larger tracker depths

## April 29, 2023: Changes in document version v9.0

ID	Status	Area	Category	Summary
<a href="#">2900369</a>	New	Programmer	Category B	CHI or AXI CMN configuration accesses can deadlock when the APB-only configuration access feature is enabled
<a href="#">2909130</a>	New	Programmer	Category B	Data Cache Clean operations by VA to the point of Persistence to remote chip memory can cause a deadlock

**January 20, 2023: Changes in document version v8.0**

ID	Status	Area	Category	Summary
<a href="#">2822447</a>	New	Programmer	Category B	Remote chip DVM Sync operations may be incorrectly suppressed

**September 07, 2022: Changes in document version v7.0**

ID	Status	Area	Category	Summary
<a href="#">2473100</a>	Updated	Programmer	Category B	Multi-chip SMP DVM operations can cause hang
<a href="#">2418894</a>	Updated	Programmer	Category C	CCG CCLA PMU events cannot be counted correctly
<a href="#">2732981</a>	New	Programmer	Category C	RAS HN-S, HN-I and SBSX ERRGSR registers do not capture correct device instance information

**July 13, 2022: Changes in document version v6.0**

ID	Status	Area	Category	Summary
<a href="#">2473100</a>	New	Programmer	Category B	Multi-chip SMP DVM operations can cause hang

**February 18, 2022: Changes in document version v5.0**

ID	Status	Area	Category	Summary
<a href="#">2418894</a>	New	Programmer	Category C	CCG CCLA PMU events cannot be counted correctly

**January 07, 2022: Changes in document version v4.0**

No new or updated errata in this document version.

**October 01, 2021: Changes in document version v3.0**

No new or updated errata in this document version.

**May 03, 2021: Changes in document version v2.0**

ID	Status	Area	Category	Summary
<a href="#">2128441</a>	New	Programmer	Category B	Multi-chip SMP data corruption or hang in the presence of CPU and PCIe traffic
<a href="#">2125871</a>	New	Programmer	Category C	HN-I RAS syndrome registers do not capture correct opcode

**December 15, 2020: Changes in document version v1.0**

No errata in this document version.



# Errata summary table

The errata associated with this product affect the product versions described in the following table.

ID	Area	Category	Summary	Found in versions	Fixed in version
<a href="#">3037722</a>	Programmer	Category A	Multi-chip SMP deadlock in the presence of CPU traffic when CCG HA_REQ_PASS_BUFF_DEPTH < RA_NUM_REQS	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7	Open
<a href="#">2128441</a>	Programmer	Category B	Multi-chip SMP data corruption or hang in the presence of CPU and PCIe traffic	r0p0	r1p0
<a href="#">2473100</a>	Programmer	Category B	Multi-chip SMP DVM operations can cause hang	r0p0, r1p0, r2p0	r3p0
<a href="#">2822447</a>	Programmer	Category B	Remote chip DVM Sync operations may be incorrectly suppressed	r3p0, r3p1, r3p2, r3p3, r3p7	Open
<a href="#">2900369</a>	Programmer	Category B	CHI or AXI CMN configuration accesses can deadlock when the APB-only configuration access feature is enabled	r1p0, r2p0, r3p0, r3p1	r3p2
<a href="#">2909130</a>	Programmer	Category B	Data Cache Clean operations by VA to the point of Persistence to remote chip memory can cause a deadlock	r0p0, r1p0, r2p0, r3p0, r3p1	r3p2
<a href="#">2951654</a>	Programmer	Category B	HN-I Physical Memory ordering can be violated with larger tracker depths	r3p0, r3p1	r3p2
<a href="#">3013638</a>	Programmer	Category B	Write Stash can cause multi-copy atomicity issue	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3	r3p7
<a href="#">3018109</a>	Programmer	Category B	QoS QPC can be corrupted in 2xREQ configs	r3p0, r3p1, r3p2	r3p3
<a href="#">3033917</a>	Programmer	Category B	StashOnce*Sep operations generated by CPU's PRFM PLD/PST L3 instructions targeting remote chip memory can cause a deadlock	r0p0, r1p0, r2p0, r3p0, r3p1	r3p2
<a href="#">3042250</a>	Programmer	Category B	A continuous stream of DVM Operations requests by Peer DN and Remote chip requestors can starve Local DVM Operations	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7	Open
<a href="#">3244518</a>	Programmer	Category B	Incorrect SDC multi-cycle path constraints for 2xREQ configurations	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7	Open

ID	Area	Category	Summary	Found in versions	Fixed in version
<a href="#">3279830</a>	Programmer	Category B	More than two XY route override can result in deadlocks	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7	Open
<a href="#">3289279</a>	Programmer	Category B	RN-I or RN-D can return same ARID reads out of order when AXI data interleaving is disabled	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7	Open
<a href="#">3645871</a>	Programmer	Category B	MPAM MSMON_CSU.NRDY not cleared in a finite time	r0p0	r1p0
<a href="#">3898311</a>	Programmer	Category B	Data Cache Clean operations by VA can cause deadlocks or data corruption in multi-chip configurations	r3p0, r3p1, r3p2, r3p3, r3p7	Open
<a href="#">3013641</a>	Programmer	Category B (rare)	Incorrect TagMatch response on partial writes with MTE Match	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7	Open
<a href="#">3070437</a>	Programmer	Category B (rare)	Dirty Memory Tag Extension tags can be dropped in On-Chip Memory mode	r3p0, r3p1, r3p2, r3p3, r3p7	Open
<a href="#">2125871</a>	Programmer	Category C	HN-I RAS syndrome registers do not capture correct opcode	r0p0	r1p0
<a href="#">2418894</a>	Programmer	Category C	CCG CCLA PMU events cannot be counted correctly	r2p0	r3p0
<a href="#">2732981</a>	Programmer	Category C	RAS HN-S, HN-I and SBSX ERRGSR registers do not capture correct device instance information	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7	Open
<a href="#">2757645</a>	Programmer	Category C	Transactions targeting the HN-D AXI interface might be stalled by a continuous stream of CMN configuration transactions	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7	Open
<a href="#">2923516</a>	Programmer	Category C	DTC timestamp packet not sending the full value can result in loss of timestamp correlation	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7	Open
<a href="#">3015226</a>	Programmer	Category C	Debug reads with simultaneous coherent traffic or dynamic power transitions can cause deadlock	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7	Open
<a href="#">3197920</a>	Programmer	Category C	HN-I ERRADDR_NS.NS field is incorrect	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7	Open
<a href="#">3244753</a>	Programmer	Category C	On-Chip Memory Mode entrance and exit can result in data inconsistency	r2p0, r3p0, r3p1, r3p2, r3p3, r3p7	Open
<a href="#">3279818</a>	Programmer	Category C	HN-F Non-Secure RAS events may be reported in Secure error records	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7	Open

ID	Area	Category	Summary	Found in versions	Fixed in version
<a href="#">3423231</a>	Programmer	Category C	Incorrect MXP RAS ERRSRC logging information	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7	Open
<a href="#">3688582</a>	Programmer	Category C	Cache misses in the presence of high read-only data, code or instruction sharing	r0p0, r1p0, r2p0	r3p0

# Errata descriptions

## Category A

3037722

Multi-chip SMP deadlock in the presence of CPU traffic when CCG  
HA\_REQ\_PASS\_BUFF\_DEPTH < RA\_NUM\_REQS

### Status

Affects: CMN-700

Fault Type: Programmer Cat-A

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7. Open.

### Description

High-bandwidth CPU traffic targeting a remote chip can result in deadlocks.

### Configurations Affected

All configurations where a CCG node on one side of the CML\_SMP link has a HA\_REQ\_PASS\_BUFF\_DEPTH value less than the RA\_NUM\_REQS value of the CCG node on the other side of the CML\_SMP link.

### Conditions

High bandwidth CPU traffic targeting the remote chip.

### Implications

Deadlocks in the presence of CPU traffic.

### Workaround

No workarounds.

## Category A (rare)

There are no errata in this category.

## Category B

2128441

### Multi-chip SMP data corruption or hang in the presence of CPU and PCIe traffic

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r0p0. Fixed in r1p0

#### Description

High-bandwidth CPU and PCIe traffic targeting a remote chip can result in data corruption or hangs.

#### Configurations Affected

All configurations that have PCIe RNI instantiated in CCG.

#### Conditions

High bandwidth CPU and PCIe traffic targeting the remote chip.

#### Implications

Data corruption and/or an eventual hang in the presence of CPU and PCIe traffic.

#### Workaround

Program `por_ccg_ha_cxprtcl_link0_ctl.lnk0_num_reqcrds` to a value of 4'h3 which allocates only 75% of the available credits to link 0.

## 2473100

### Multi-chip SMP DVM operations can cause hang

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r0p0, r1p0, r2p0. Fixed in r3p0.

#### Description

DVM operations may hang in the presence of other traffic targeting remote chips in CMN SMP configurations.

#### Configurations Affected

Any multi-chip SMP CMN configuration.

#### Conditions

DVM operations and non-DVM op transactions targeting a remote chip in SMP configurations.

#### Implications

If the conditions are met, DVM operations might not complete, which might cause deadlocks.

#### Workaround

Disable CML Early DVM completions by writing 1'b0 to `por_ccg_ra_aux_ctl.dvm_earlycomp_en`

Also, do not change the following register values from the default settings:

- `por_ccg_ra_ccprctl_link0_ctl.lnk0_send_compack`: Default is 1'b0
- `por_ccg_ha_ccprctl_link0_ctl.lnk0_send_compack`: Default is 1'b0

#### Note

This might impact cross-chip DVM performance.

**2822447**

## Remote chip DVM Sync operations may be incorrectly suppressed

### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r3p0, r3p1, r3p2,r3p3 r3p7. Open.

### Description

The CMN-700 DVM Op and Sync optimizations enable filtering Outer-Shareable DVM Ops and suppressing DVM Syncs targeting remote chips in SMP configurations. DVM Syncs can be suppressed if no older DVM Ops were sent to remote chips since the last DVM Sync. DVM Syncs might be incorrectly suppressed even when DVM Ops were sent to the remote chip.

### Configurations affected

CMN-700 SMP configurations with the DVM Op and Sync optimization features enabled.

### Conditions

The incorrect suppression of DVM Syncs targeting remote chips can occur if all of the following conditions are met:

- Configuration bits `por_dn_cfg_ctl.broadcast_dvmop_{outer,inner} != 2'b11` (enables DVM Op Outer-Shareable filtering feature) AND
- Local DVM Syncs issued from a CPU on chip0 AND,
- Incoming remote DVM Syncs issued from remote chip1 AND
- DVM Op(s) issued to remote chip1

### Implications

The DVM Sync to remote chip1 may not be issued resulting in DVM coherence issues.

### Workaround

Do not enable the DVM Op and Sync optimization features, disabled by default. Do not modify `por_dn_cfg_ctl.broadcast_dvmop_{outer,inner}`.

## 2900369

### CHI or AXI CMN configuration accesses can deadlock when the APB-only configuration access feature is enabled

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r1p0, r2p0, r3p0, r3p1. Fixed in r3p2.

#### Description

CMN can be configured to only allow APB configuration access. Transactions that target the CMN configuration space via CHI or AXI, return zero data for reads and writes are dropped.

#### Configurations affected

Any CMN-700 configuration that enables the APB-only configuration mode via the `por_abp_only_access` configuration register.

#### Conditions

- APB-only mode enabled via the `por_abp_only_access` configuration register AND
- CHI transactions targeting the CMN configuration register space within the CMN PERIPHBASE offset range OR
- AXI transactions targeting the CMN configuration register space within the CMN PERIPHBASE offset range

#### Implications

Deadlocks may occur if the conditions are met, read or write transactions may not complete.

#### Workaround

Configure the CMN System Address Map to not target HN-D for the CMN configuration address space within the CMN PERIPHBASE offset range.



## 2909130

### Data Cache Clean operations by VA to the point of Persistence to remote chip memory can cause a deadlock

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1. Fixed in r3p2.

#### Description

Under specific timing conditions, the execution of a Data Cache Clean sequence by VA to the point of Persistence or Point of Deep Persistence instructions that are targeting memory on a remote chip can cause a deadlock.

#### Configurations affected

Any multi-chip SMP CMN configuration where the CPUs and SOC support the CHI BROADCASTPERSIST attribute.

#### Conditions

CPU sends a sequence of DC CVAP instructions targeting memory on the remote chip with the same GROUPID:

- DC CGDVADP
- DC CGDVAP
- DC CGVADP
- DC CGVAP
- DC CVADP
- DC CVAP

#### Implications

A deadlock can occur if the conditions are met, under specific micro-architectural and timing conditions.

#### Workarounds

1. Set the CPU BROADCASTPERSIST input pin to 1'b0 OR
2. The CMN Persist Response Tracker can be disabled by setting `por_ccg_ra_aux_ctl[13]` to 1'b0. Note that this may have performance implications.

## 2951654

### HN-I Physical Memory ordering can be violated with larger tracker depths

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r3p0, r3p1. Fixed in r3p2.

#### Description

HN-I devices support a Physical Memory mode, which implements Arm Normal Memory ordering requirements. Address hazard ordering may not be maintained when HN-I Physical Memory mode is enabled with larger tracker depth settings, which can result in same address transaction re-ordering on the HN-I AXI interface.

#### Configurations affected

CMN-700 configurations with HN-I, HN-D, HN-P, HN-T, or HN-V with configurations where  $\text{NUM\_RRT\_REQS} + \text{NUM\_AXI\_REQS} > 128$

#### Conditions

The following conditions must all be met:

- HN-I devices (includes HN-D, HN-P, HN-T, or HN-V) configured with  $\text{NUM\_RRT\_REQS} + \text{NUM\_AXI\_REQS} > 128$
- Physical Memory mode is enabled (`por_hni_sam_addrregion<n>_cfg.physical_mem_en=1`) for address region n
- 2 transactions in flight to AXI with overlapping addresses

#### Implications

Data corruption: a younger read might return stale data if following behind an older write to the same address

#### Workaround

Do not enable Physical Memory mode when using deeper tracker, which results in Device Memory ordering behavior and might have performance implications.

## 3013638

### Write Stash can cause multi-copy atomicity issue

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3. Fixed in r3p7.

#### Description

CHI and AXI Write Stash operations can incorrectly get early completion before snooping is complete causing multi-copy atomicity issues.

For example, an RN-I or RN-D PCI MSI write issued after a Write Stash can result in the CPU having an older or stale copy of the Write Stash data at the time of the MSI interrupt.

Another example is an RN-I or RN-D write flag issued after completion of the Write Stash, the CPU can observe the flag update before the Write Stash data is updated.

Note that Arm CPUs do not issue Write Stash transactions.

#### Configurations affected

Any CMN configuration.

#### Conditions

This erratum occurs when the following conditions are met:

- RN-I or RN-D issues AXI Write Stash transaction with a valid StashNID targeting a CPU cache
- RN-I or RN-D issues another AXI transaction after receiving the completion for the Write Stash, for example PCIE MSI write or write to flag address
- The Stash CPU can observe the results of the second transaction above before the Write Stash data is updated for the first

#### Implications

If the conditions are met, Write Stash might receive early completion while the Stash CPU still has an old copy causing multi-copy atomicity issues.

#### Workaround

The workaround is to send the result in Stash to the SLC instead of the CPU cache, by disabling stash snooping using `cmn_hns_cfg_ctl.hns_stash_snp_dis` for r2p0 and beyond configurations, `por_hnf_cfg_ctl.hnf_stash_snp_dis` for r1p0 configurations, or `por_hnf_aux_ctl.hnf_stash_disable` for r0p0 configurations.

## 3018109

### QoS QPC can be corrupted in 2xREQ configurations

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r3p0, r3p1, r3p2. Fixed in: r3p3.

#### Description

The QoS QPC value can be corrupted in 2xREQ configurations. The QPC value can be overridden to zero depending on the location of the RN-F, RN-I, RN-D, or CCG device within the mesh.

#### Configurations affected

Configurations with 2xREQ.

#### Conditions

The following conditions must all be met:

- The RN-F (pass-through mode only), RN-I, RN-D, or CCG issues a transaction request with a non-zero QoS QPC value
- The crosspoint incorrectly overrides the QPC value to zero

#### Implications

QoS functionality will be impaired due to the zero QPC value, cannot use RN-F pass-through QPC or any RN-I, RN-D, or CCG QoS regulator functionality.

#### Workarounds

Use the following workarounds to prevent QoS QPC value corruption in 2xREQ configurations:

- Configure to use the RN-F QoS regulators in the MXP instead of the pass-through value from the RN-F. Note that Arm CMN-700 generation CPUs drive at a static 14 QPC value.
- Update the HN-F QoS threshold logic to comprehend the zero values from RN-I, RN-D and CCG.

## 3033917

### StashOnce\*Sep operations generated by CPU's PRFM PLD/PST L3 instructions targeting remote chip memory can cause a deadlock

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1. Fixed in r3p2.

#### Description

Under specific timing conditions, the execution of a PRFM PLD/PST L3 sequence by VA to the remote chip can cause a deadlock.

#### Configurations affected

Any multi-chip SMP CMN configuration where the CPUs and SOC support software prefetching, and the software prefetch instructions generate StashOnce\*Sep CHI requests to CMN.

#### Conditions

CPU executes a sequence of PRFM PLD/PST L3 instructions targeting memory on the remote chip, generating StashOnce\*Sep requests with the same REQ.StashGroupID.

#### Implications

A deadlock can occur if the conditions are met, under specific micro-architectural and timing conditions.

#### Workarounds

Disable the StashOnce\*Sep flow on the CML\_SMP link by setting `por_ccg_ra_aux_ctl.dis_stash_sep_prop = 1'b1`.

## 3042250

### A continuous stream of DVM Operations requests by Peer DN and Remote chip requestors can starve Local DVM Operations

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7. Open.

#### Description

In multi-chip SMP with multi-DVM domain configurations, a DVM Node (DN) that receives a constant stream of DVM Operation (DVMOp) requests from a remote chip and Peer DN (PDN) requestors can result in local DVMOp/DVMSync requests being starved.

In a single-chip, multi-DVM domain configuration, a DVM Node (DN) that receives a constant stream of DVM Operation (DVMOp) and DVMSync requests from Peer DN (PDN) requestors can result in local DVMSync requests being starved.

#### Configurations affected

Both Multi-chip SMP and single chip configurations with multiple DVM domains per chip

#### Conditions

This erratum occurs if all the following conditions are met:

- DVM domains are configured to receive DVM requests from both remote chips and PDNs.
- RN-Fs in the PDN's domain and remote chip send a continuous stream of DVMOps. For example, TLB Invalidate operations resulting a DN receiving a continuous stream of DVMOps from the PDN and remote chip(s).
- The same DN receives DVM request from its local RN-Fs.

In a Single chip configuration, this erratum occurs if the following conditions are met:

- DVM domains are configured to receive DVM requests from PDNs.
- RN-Fs in the PDN's domain send a continuous stream of DVMOps. For example, TLB Invalidate operations resulting a DN receiving a continuous stream of DVMOps from the PDN.
- RN-Fs in the PDN domain also send DVMSync requests.
- The same DN receives a mixture of DVMOp and DVMSync request from its local RN-Fs.

#### Implications

If the above conditions are met, the DVMOps sent from local RN-Fs might not complete, resulting in a deadlock.

In a single-chip system with PDN domains present, the DVMSync requests sent from local RN-Fs might not complete resulting in a deadlock.

## Workaround

Configure CMN to a single DN domain using the boot-time software configuration. For details on DN domain configuration, see the Arm® Neoverse™ CMN-700 Technical Reference Manual.



## 3244518

### Incorrect SDC multi-cycle path constraints for 2xREQ configurations

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7. Open.

#### Description

Incorrect Multi-cycle Path (MCP) constraints on device interfaces can result in deadlocks, the following SDC constraints are not valid:

```
set_static_post_boot_state [filter_collection [all_registers] \
    "full_name =~ u_mxp_misc/rxlcrdrdy_q_reg_*"]
set_multicycle_path 2 -setup -from $static_post_boot_state
set_multicycle_path 1 -hold -from $static_post_boot_state
```

#### Configurations affected

CMN configurations with 2xREQ enabled and the above MCPs applied in implementation.

#### Conditions

This erratum occurs when MCPs present in the SDC are used for implementation and timing closure.

#### Implications

If the condition is met, CMN device link interfaces may not activate, resulting in deadlocks.

#### Workaround

The workaround is to perform the reset/boot sequence at a slower frequency, half the target frequency. The rxlcrdrdy\_q only performs flop transitions on reset de-assertion.

## 3279830

### More than two XY route override can result in deadlocks

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7. Open.

#### Description

Default XY routing can be overridden by programming up to 16 sourceID or targetID pairs in the `por_mxp_xy_override_sel` registers. The sourceID or targetID pairs in indexes 0 and 1 are the only indexes that result in XY overrides, indexes >1 are ignored.

#### Configurations affected

All CMN-700 configurations with the `XY_OVERRIDE_CNT > 2`.

#### Conditions

This occurs when the `por_mxp_xy_override_sel` registers with indexes > 1 are programmed with XY overrides.

#### Implications

If the conditions are met, either of the following will occur depending on if:

- The source or target pair is in an index > 1, the XY override behavior will not occur.
- Multiple MXPs require XY override programming and any MXP is in an index > 1, a deadlock will occur.

#### Workaround

Do not program `por_mxp_xy_override_sel` registers with indexes > 1, only 2 overrides are valid in CMN.

**3289279****RN-I or RN-D can return same ARID reads out of order when AXI data interleaving is disabled****Status**

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7. Open

**Description**

A sequence of AXI reads with ARIDUNQS<port>, asserted and de-asserted can result in same ARID reads completing out of order, violating AXI protocol requirements, when the AXI port `por_rn(i/d)_s<port>_port_control.s<port>_dis_data_interleaving` is enabled.

This only affects the port\_control disable data interleaving and not the newer system disable data interleaving enabled via `por_rn(i/d)_aux_ctl.sys_data_interleaving`.

**Configurations affected**

All CMN configurations where AXI data interleaving is disabled for an RN-I or RN-D port.

**Conditions**

This erratum occurs when all of the following conditions are met:

- `port s<port>_dis_data_interleaving=1`
- mixed traffic with ARIDUNQS<port> asserted and de-asserted
- `por_rn(i/d)_aux_ctl.dis_rreq_bypass=0` (default setting)

**Implications**

If the conditions are met, same ARID reads complete out of order, violating the AXI protocol.

**Workaround**

Set `por_rn(i/d)_aux_ctl.dis_rreq_bypass=1`, disabling the read request bypass.

Using this workaround adds 1 cycle of latency to the read request path because of the bypass path being disabled.

## 3645871

### MPAM MSMON\_CSU.NRDY not cleared in a finite time

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r0p0. Fixed in r1p0

#### Description

Once MSMON\_CFG\_CSU\_FLT (Filter Register) and MSMON\_CFG\_CSU\_CTL (Control Register) are programmed, expectation is that NRdy bit will clear in finite time. The bug is MSMON\_CSU.NRdy bit does not get cleared.

#### Configurations affected

All configurations that use MPAM.

#### Conditions

This erratum occurs if all the following conditions are met:

- The configuration parameter CHI\_MPAM\_ENABLE is TRUE for the mesh
- MSMON\_CFG\_CSU\_CTL.EN is set to 1'b1
- MSMON\_CSU.NRDY is read to indicate hardware is done updating MSMON\_CSU register.

#### Implications

Software cannot rely on the NRDY bit to indicate when the MSMON\_CSU.VALUE is ready, and will fail all attempts to read the cache occupancy counters.

#### Workaround

After programming an MPAM monitor, wait for 1 micro-second to read MSMON\_CSU register. After this period the NRDY bit can be ignored.

## 3898311

### Data Cache Clean operations by VA can cause deadlocks or data corruption in multi-chip configurations

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r3p0, r3p1, r3p2, r3p3,r3p7. Open

#### Description

Deadlocks or data corruption can occur under rare micro-architectural conditions in the presence of Data Cache Clean by VA (DC CVAC) operations.

#### Configurations Affected

Any multi-chip CMN configuration that uses HN-S devices.

#### Conditions

This erratum occurs, if the Cache Maintenance Operation (CMO) instructions are in the presence of other coherent traffic:

DC\_CVAC  
DC\_CVAP  
DC\_CVADP  
DC\_CVAOC (Arm CPUs do not implement FEAT\_OCCMO)

DC\_CGDVAC  
DC\_CGDVAP  
DC\_CGDVAOC (Arm CPUs do not implement FEAT\_OCCMO)  
DC\_CGDVADP  
DC\_CGDSW  
DC\_CGVAC  
DC\_CGVAP

The CMOs described result in the following AMBA CHI opcodes:

CleanShared  
CleanSharedPersist

Physical Address (PA) based CMOs are not impacted as they are CleanInvalid types.

#### Implications

A deadlock or data corruption of the VA cacheline can occur if the conditions are met, under specific micro-architectural and timing conditions.

## Workaround

1) CPUs can trap the DC CVAC instructions and execute the CleanInvalid form, DC CIVAC:

Set the following fine-grain-trap (FGT) fields to cause a trap to EL2:

- HFGITR\_EL2.DCCVAC
- HFGITR\_EL2.DCCVAP
- HFGITR\_EL2.DCCVADP
- HFGITR\_EL2.DCCSW

The trap handler can then execute the CleanInvalid form of the CMO.

The Persist CMO types do not have an Invalidating type, so the handler should execute the non-Persist Invalidate CMO, followed by Persist CMO.

2) CPUs can use instruction patching to change DC CVAC to DC CIVAC. Contact Arm for more information.

## Category B (rare)

3013641

### Incorrect TagMatch response on partial writes with MTE Match

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B (Rare)

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7. Open.

#### Description

Partial Write requests with MTE TagOp Match can cause an incorrect TagMatch response

#### Configurations affected

Any configuration with HN-F devices that use MTE

#### Conditions

This erratum occurs when the following conditions are met:

- Non-Arm CPU issues non-allocating WriteUniquePtl with TagOp=Match and Tag=<partial>
- The System Level Cache has dirty data but without MTE Tag
- HN-F incorrectly responds with no TagMatch for the WriteUniquePtl

#### Implications

If the conditions are met, MTE Write Partial transactions that require TagMatch response can be incorrect. Partial write transactions might not respond with TagMatch.

#### Workarounds

Use the following workarounds to receive the correct TagMatch response for partial write transactions:

- CMN-700 r0p0, r1p0, r2p0: No workaround required, Arm CPUs do not issue Write Partial with TagMatch
- CMN-700 r3pX: Set cmn\_hns\_cfg\_ctl.hns\_mte\_no\_sn\_match to enable local match for non-Arm CPUs

## 3070437

### Dirty Memory Tag Extension tags can be dropped in On-Chip Memory mode

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B (Rare)

Fault Status: Present in r3p0, r3p1, r3p2, r3p3, r3p7. Open.

#### Description

LDREX or STREX for cachelines in SD (SharedDirty) cache state can cause modified Memory Tag Extension (MTE) tags to be dropped when the cacheline is in On-Chip Memory (OCM).

Note that Arm CPUs do not support SD cache state.

#### Configurations affected

Any CMN-700 configuration with CPUs that implement SD cache state.

#### Conditions

This erratum occurs when all the following conditions are met:

- OCM mode is enabled, either all\_way or address range based
- Non-Arm CPU issues LDREX/STREX for a cacheline address in SD state
- CMN is in NOSFSLC power state or the access hits an SF eviction

#### Implications

If the conditions are met, the modified MTE tag can be dropped resulting in MTE tag coherence issues.

#### Workarounds

Do not enable MTE in OCM mode.



## Category C

**2125871**

### HN-I RAS syndrome registers do not capture correct opcode

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-C

Fault Status: Present in r0p0. Fixed in r1p0.

#### Description

The OPCODE field in the HN-I por\_hni\_errmisc RAS Syndrome register does not correctly capture the new REQ opcodes introduced in CHI-E.

#### Configurations Affected

All CMN-700 configurations that use RAS error logging.

#### Conditions

A RAS error triggered by a new CHI-E transaction that causes the syndrome to be captured in the por\_hni\_errmisc register on a transaction processed by HN-I/P/D/V/T.

#### Implications

A read of the por\_hni\_errmisc.OPCODE field may return an incorrect opcode. The opcode does not properly reflect an error on a CHI-E opcode that has bit [6] set.

#### Workaround

RAS handler and software can use the following table indicating which por\_hni\_errmisc.OPCODE values are affected by aliasing due to this issue. If a RAS error involves opcodes listed as **Yes**, software can indicate that either opcode could have been the actual opcode involved in the error. Note that some cases with opcode[6]=0 are Reserved in the *CHI-E Specification*.

CHI-E REQ Opcodes			
Opcode[5:0]	Opcode[6]=0	Opcode[6]=1	Can Opcode[6]=1 RAS error happen at HN-X?
0x01	ReadShared	MakeReadUnique	Yes
0x02	ReadClean	WriteEvictOrEvict	No
0x03	ReadOnce	WriteUniqueZero	Yes
0x04	ReadNoSnp	WriteNoSnpZero	No
0x07	ReadUnique	StashOnceSepShared	No
0x08	CleanShared	StashOnceSepUnique	No
0x0C	MakeUnique	ReadPreferUnique	Yes
0x10	Reserved	WriteNoSnpFullCleanSh	No
0x11	ReadNoSnpSep	WriteNoSnpFullCleanInv	No
0x12	Reserved	WriteNoSnpFullCleanSh-PerSep	No
0x14	DVMOp	WriteUniqueFullCleanSh	Yes
0x16	Reserved (WriteCleanPtl)	WriteUniqueFullCleanSh-PerSep	Yes
0x18	WriteUniquePtl	WriteBackFullCleanSh	Yes
0x19	WriteUniqueFull	WriteBackFullCleanInv	Yes
0x1A	WriteBackPtl	WriteBackFullCleanSh-PerSep	Yes
0x1C	WriteNoSnpPtl	WriteCleanFullCleanSh	Yes
0x1E	Reserved	WriteCleanFullCleanSh-PerSep	Yes
0x20	WriteUniqueFullStash	WriteNoSnpPtlCleanSh	No
0x21	WriteUniquePtlStash	WriteNoSnpPtlCleanInv	No
0x22	StashOnceShared	WriteNoSnpPtlCleanSh-PerSep	No
0x24	ReadOnceCleanInvalid	WriteUniquePtlCleanSh	Yes
0x26	ReadNotSharedDirty	WriteUniquePtlCleanSh-PerSep	Yes

## 2418894

### CCG CCLA PMU events cannot be counted correctly

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-C

Fault status: Present in r2p0. Fixed in r3p0.

#### Description

The CCG PMU events cannot be counted correctly for CCG configurations with PCIE\_ENABLE parameter set

#### Configurations affected

CMN configurations that include CCG with PCIE\_ENABLE parameter set

#### Conditions

Programming CMN CCG CCLA PMU events to be counted.

#### Implications

CCG CCLA PMU events cannot be counted correctly. This may reduce the ability to analyze CXS link efficiency for multi-chip traffic.

The following events will not be counted correctly:

- 8'h21: LA\_RX\_CXS : number of RX CXS beats
- 8'h22: LA\_TX\_CXS : number of TX CXS beats
- 8'h23: LA\_RX\_CXS\_AVG\_SIZE : average size of RX CXS beats
- 8'h24: LA\_TX\_CXS\_AVG\_SIZE : average size of TX CXS beats
- 8'h25: LA\_TX\_CXS\_LCRD\_BACKPRESSURE : CXS backpressure due to lack of CXS credits
- 8'h26: LA\_LINK\_CRDBUF\_OCC : CCLA RX RAM buffer occupancy
- 8'h27: LA\_LINK\_CRDBUF\_ALLOC: CCLA RX RAM buffer allocation

#### Workaround

No workaround necessary.

## 2732981

### RAS HN-S, HN-I and SBSX ERRGSR registers do not capture correct device instance information

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-C

Fault Status: r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7. Open.

#### Description

The CMN Error Group Status Registers (ERRGSR) capture device instance error information for RAS events. The registers indicate the device instance within a device group. The registers are not updated correctly for the HN-S, HN-I and SBSX device groups, so cannot be used to determine the device instances for RAS events.

#### Configurations Affected

All CMN-700 configurations that use RAS error logging.

#### Conditions

A RAS event triggered by an HN-S, HN-I or SBSX device.

#### Implications

Software cannot use the HN-S, HN-I or SBSX ERRGSR registers.

#### Workaround

The RAS handler must read the individual HN-S, HN-I and SBSX instance RAS logging registers when RAS interrupts occur.

## 2757645

### Transactions targeting the HN-D AXI interface might be stalled by a continuous stream of CMN configuration transactions

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-C

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7. Open.

#### Description

Transactions to a HN-D targeting the AXI interface might be stalled by a continuous stream of transactions targeting the CMN configuration space. This includes CMN configuration registers and transactions targeting the CMN AXU interfaces.

#### Configurations affected

All configurations.

#### Conditions

This erratum occurs if both the following conditions are met:

- Read or Write transactions are targeting the HN-D AXI interface.
- A continuous stream of transactions is targeting CMN configuration space. Examples of a continuous stream of transactions are a single CPU issuing reads or writes in a continuous loop, or multiple CPUs issuing reads in a polling loop, resulting in multiple outstanding transactions active in the HN-D continuously.

#### Implications

If the conditions are met, software that accesses CMN configuration space, including AXU interfaces, can create a denial-of-service scenario. This prevents transactions targeting the HN-D AXI interface from making progress.

#### Workaround

To prevent a continuous stream of transactions at the HN-D from occurring, serialize accesses to the CMN configuration space. For example, use polling loops to limit the number of CPUs accessing the CMN configuration space.

## 2923516

### DTC timestamp packet not sending the full value can result in loss of timestamp correlation

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-C

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7. Open

#### Description

The CMN DTC sends compressed periodic timestamp information, which can result in the inability to correlate timestamps with other traces sources, when the downstream ATB trace is captured in a circular buffer. The CoreSight SoC-600 Embedded Trace Buffer (ETB) is a circular buffer.

#### Configurations Affected

Any CMN configurations that enable ATB trace, and a circular buffer captures the downstream ATB network trace.

#### Conditions

CMN ATB trace is enabled and the data that is written to the circular buffer wraps around, resulting in the loss of the baseline/reset timestamp packet.

#### Implications

The full CMN timestamp is not available, and cannot be reliably correlated to other trace sources in the system.

#### Workaround

No workarounds available.

## 3015226

### Debug reads with simultaneous coherent traffic or dynamic power transitions can cause deadlock

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-C

Fault Status: r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7. Open.

#### Description

HN-F System Level Caches (SLC) and Snoop Filter (SF) Debug Reads with simultaneous coherent traffic or dynamic power retention transitions can cause a deadlock.

#### Configurations affected

Any configuration.

#### Conditions

This erratum occurs when one of the following conditions are met:

- Coherent transactions that require HN-F Snoop Filter allocation while performing SLC or SF debug read
- Dynamic retention mode is enabled while performing a SLC or SF debug read

#### Implications

A deadlock can occur if the conditions are met. Note that expected usage is performing the Debug Reads in the absence of traffic since traffic can change the state of the RAMs.

#### Workaround

Use the following workarounds to prevent a deadlock:

- Stop CPU (RN-F) and IO (RN-I) coherent traffic before issuing Debug Reads
- Disable Dynamic retention power transitions via `cmn_hns_ppu_pwpr.dyn_en = 1'b0` (reset value) for r2p0 and beyond configurations, or `por_hnf_ppu_pwpr.dyn_en = 1'b0` (reset value) for r1p0 and r0p0 configurations.

## 3197920

### HN-I ERRADDR\_NS.NS field is incorrect

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-C

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7. Open.

#### Description

The Non-Secure (NS) field within the NS version of the ERRADDR RAS register, `por_hni_erraddr_ns`, is incorrectly tied to 0. The register is used to indicate NS transaction error information, this field must always be 1.

#### Configurations affected

All CMN-700 configurations.

#### Conditions

This erratum occurs when a HN-I NS RAS event occurs and the `por_hni_erraddr_ns` register is read.

#### Implications

If the conditions are met, the software cannot rely on the value of the `por_hni_erraddr_ns.ns` field and the NS register classification indicates a NS RAS event. Note that there are no other functional implications due to this issue, other than the incorrect value for the `por_hni_erraddr_ns.ns` bit.

#### Workaround

Ignore the `por_hni_erraddr_ns.ns` field value and rely on the NS classification of the register to determine NS RAS events.



## 3244753

### On-Chip Memory Mode entrance and exit can result in data inconsistency

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-C

Fault Status: Present in r2p0, r3p0, r3p1, r3p2, r3p3, r3p7. Open.

#### Description

The On-Chip Memory (OCM) entry and exit sequence documented in the Technical Reference Manual (TRM) might result in data inconsistency, a read after write might not return the correct data or prevent power state transitions after exit.

#### Configurations affected

All CMN-700 configurations.

#### Conditions

This erratum occurs when entering or exiting OCM mode following the TRM sequences.

#### Implications

If the condition is met, either of the following can occur:

- Data inconsistency in the OCM memory regions after entering OCM mode dynamically.
- Power state transitions do not complete after exiting OCM mode.

#### Workaround

You must enter OCM mode out of reset and exit via reset.

## 3279818

### HN-F Non-Secure RAS events may be reported in Secure error records

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-C

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7. Open.

#### Description

Under specific micro-architectural conditions, SLC Data RAM Single-Bit Error (SBE) or Double-Bit Error (DBE) for Non-Secure (NS) accesses can update the Secure RAS error records.

#### Configurations affected

CMN configurations with SLC\_TAG\_LATENCY = 1.

#### Conditions

This occurs when there is a SLC Data RAM SBE or DBE on a NS memory transaction.

#### Implications

If the conditions occur, Secure RAS error records may be updated for NS RAS events and a loss of RAS coverage for NS SBE and DBE errors.

#### Workaround

No workaround available, must assume Secure RAS error records were updated by NS RAS events, for example by checking the address to determine if it's in NS space.

## 3423231

### Incorrect MXP RAS ERRSRC logging information

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-C

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3, r3p7. Open.

#### Description

The MXP ERRSRC field in the por\_mxp\_errmisc registers indicate the CHI channel and device port for MXP RAS events, and incorrect error sources are being logged for configurations with more than one MXP.

#### Configurations affected

All CMN configurations.

#### Conditions

This erratum occurs when your configuration reports either of the following errors:

- FLIT Parity
- Data Parity

#### Implications

If the conditions are met, the incorrect error source is logged in the por\_mxp\_errmisc ERRSRC register field, as shown in the following table.

	Expected ERRSRC	RTL Reported
RSP Port 0	'b01000	'b01000
RSP Port 1	'b00101	'b01001
RSP Port 2	'b00110	'b01010
RSP Port 3	'b00111	'b01011
SNP Port 0	'b01000	'b10000
SNP Port 1	'b01001	'b10001
SNP Port 2	'b01010	'b10010
SNP Port 3	'b01011	'b10011
DAT Port 0	'b01100	'b11000
DAT Port 1	'b01101	'b11001
DAT Port 2	'b01110	'b11010
DAT Port 3	'b01111	'b11011

## Workaround

For FLIT Parity and Data Parity errors, use the table in the Implications section to determine the expected ERRSRC value.

## 3688582

### Cache misses in the presence of high read-only data, code or instruction sharing

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-C

Fault Status: Present in r0p0, r1p0, r2p0. Fixed in r3p0.

#### Description

Under rare micro-architectural conditions, workloads with high amounts of read-only data, code, or instruction sharing can result in high cache miss rates, resulting in memory or DDR accesses, reducing workload performance.

#### Configurations affected

Any configuration with CCGs present, either CML\_SMP or CXL CCGs.

#### Conditions

This occurs on workloads with the following conditions:

- Significant read-only data, code, or instruction sharing across multiple CPUs.
- High System Level Cache (SLC) utilization resulting in SLC capacity evictions for the shared cachelines.
- High temporal residency in the CPU L2 for the shared cachelines resulting in low L2 eviction rates.

#### Implications

If the conditions are met, a high rate of cache misses can occur, resulting in memory or DDR access, reducing workload performance.

#### Workaround

No workaround is required. Contact Arm if the specified workload behavior is observed under the conditions described.

# Proprietary notice

This document is protected by copyright and other related rights and the use or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm Limited ("Arm"). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether the subject matter of this document infringes any third party patents.

The content of this document is informational only. Any solutions presented herein are subject to changing conditions, information, scope, and data. This document was produced using reasonable efforts based on information available as of the date of issue of this document. The scope of information in this document may exceed that which Arm is required to provide, and such additional information is merely intended to further assist the recipient and does not represent Arm's view of the scope of its obligations. You acknowledge and agree that you possess the necessary expertise in system security and functional safety and that you shall be solely responsible for compliance with all legal, regulatory, safety and security related requirements concerning your products, notwithstanding any information or support that may be provided by Arm herein. In addition, you are responsible for any applications which are used in conjunction with any Arm technology described in this document, and to minimize risks, adequate design and operating safeguards should be provided for by you.

This document may include technical inaccuracies or typographical errors. THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, any patents, copyrights, trade secrets, trademarks, or other rights.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Reference by Arm to any third party's products or services within this document is not an express or implied approval or endorsement of the use thereof.

This document consists solely of commercial items. You shall be responsible for ensuring that any permitted use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of this document shall prevail.

The validity, construction and performance of this notice shall be governed by English Law.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. Please follow Arm's trademark usage guidelines at <https://www.arm.com/company/policies/trademarks>. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(PRE-1121-V1.0)

# Product and document information

Read the information in these sections to understand the release status of the product and documentation, and the conventions used in the Arm documents.

## Product status

All products and Services provided by Arm require deliverables to be prepared and made available at different levels of completeness. The information in this document indicates the appropriate level of completeness for the associated deliverables.

### Product completeness status

The information in this document is Final, that is for a developed product.

### Product revision status

The rxy identifier indicates the revision status of the product described in this manual, where:

**rx**

Identifies the major revision of the product.

**py**

Identifies the minor revision or modification status of the product.