


Arm® Neoverse V3AE Core

Revision: r0p2

Software Optimization Guide

Non-Confidential Issue 3.0

Copyright © 2023, 2024 Arm Limited (or its affiliates). 110075_0000_3.0_en All rights reserved.



Arm® Neoverse V3AE Core

Software Optimization Guide

Copyright © 2023, 2024 Arm Limited (or its affiliates). All rights reserved.

Release information

Document history

| Issue | Date | Confidentiality | Change |
|-------|-------------|------------------|--------------------------------------|
| 1.0 | 27-MAR-2023 | Confidential | First early access release for r0p0 |
| 2.0 | 13-MAR-2024 | Non-Confidential | Second early access release for r0p0 |
| 3.0 | 30-OCT-2024 | Non-Confidential | First REL release for rOp2 |

Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this

document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2023, 2024 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)

Product Status

The information in this document is Final, that is for a developed product.

Web Address

developer.arm.com

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

We believe that this document contains no offensive language. To report offensive language in this document, email terms@arm.com.

Contents

| 1 | Introduction | 6 |
|------|--|----|
| 1.1 | Product revision status | 6 |
| 1.2 | Intended audience | 6 |
| 1.3 | Scope | 6 |
| 1.4 | Conventions | 6 |
| 1.5 | Additional reading | 9 |
| 1.6 | Feedback | 9 |
| 2 | About this document | 10 |
| 2.1 | Pipeline overview | 11 |
| 3 | Instruction characteristics | 14 |
| 3.1 | Instruction tables | 14 |
| 3.2 | Legend for reading the utilized pipelines | 14 |
| 3.3 | Branch instructions | 15 |
| 3.4 | Arithmetic and logical instructions | 15 |
| 3.5 | Divide and multiply instructions | 16 |
| 3.6 | Pointer Authentication Instructions | 17 |
| 3.7 | Miscellaneous data-processing instructions | 18 |
| 3.8 | Load instructions | 18 |
| 3.9 | Store instructions | 20 |
| 3.10 | Tag Load Instructions | 20 |
| 3.11 | Tag Store instructions | 21 |
| 3.12 | PP data processing instructions | 21 |
| 3.13 | FP miscellaneous instructions | 22 |
| 3.14 | FP load instructions | 23 |
| 3.15 | FP store instructions | 24 |
| 3.16 | ASIMD integer instructions | 25 |
| 3.17 | ASIMD floating-point instructions | 28 |
| 3.18 | ASIMD BFloat16 (BF16) instructions | 31 |
| 3.19 | ASIMD miscellaneous instructions | 31 |
| 3.20 | ASIMD load instructions | 33 |
| 3.21 | ASIMD store instructions | 35 |

| 3.22 | Cryptography extensions | 37 |
|------|--------------------------------------|----|
| 3.23 | CRC | 37 |
| 3.24 | SVE Predicate instructions | 38 |
| 3.25 | SVE integer instructions | 40 |
| 3.26 | SVE floating-point instructions | 46 |
| 3.27 | SVE BFloat16 (BF16) instructions | 49 |
| 3.28 | SVE Load instructions | 49 |
| 3.29 | SVE Store instructions | 52 |
| 3.30 | SVE Miscellaneous instructions | 53 |
| 3.31 | SVE Cryptographic instructions | 54 |
| 4 : | Special considerations | 55 |
| 4.1 | Dispatch constraints | 55 |
| 4.2 | Optimizing memory routines | 56 |
| 4.3 | Load/Store alignment | 58 |
| 4.4 | Store to Load Forwarding | 58 |
| 4.5 | AES encryption/decryption | 58 |
| 4.6 | Region based fast forwarding | 59 |
| 4.7 | Branch instruction alignment | 60 |
| 4.8 | FPCR self-synchronization | 60 |
| 4.9 | Special register access | 60 |
| 4.10 | Instruction fusion | 63 |
| 4.11 | Zero Latency MOVs | 63 |
| 4.12 | Cache maintenance operations | 64 |
| 4.13 | Memory Tagging - Tagging Performance | 64 |
| 4.14 | Memory Tagging - Synchronous Mode | 65 |
| 4.15 | MOVPRFX fusion | 65 |

1 Introduction

1.1 Product revision status

The rxpy identifier indicates the revision status of the product described in this book, for example, r1p2, where:

rx

Identifies the major revision of the product, for example, r1.

ру

Identifies the minor revision or modification status of the product, for example, p2.

1.2 Intended audience

This document is for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses an Arm core.

1.3 Scope

This document describes aspects of the Neoverse V3AE core micro-architecture that influence software performance. Micro-architectural detail is limited to that which is useful for software optimization.

Documentation extends only to software visible behavior of the Neoverse V3AE core and not to the hardware rationale behind the behavior.

1.4 Conventions

The following subsections describe conventions used in Arm documents.

1.4.1 Glossary

The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information: https://developer.arm.com/glossary.

1.4.2 Term and abbreviations

This document uses the following terms and abbreviations.

| Term | Meaning |
|-------|-----------------------------|
| ALU | Arithmetic and Logical Unit |
| ASIMD | Advanced SIMD |
| MOP | Macro-OPeration |
| μOP | Micro-OPeration |
| SQRT | Square Root |
| FP | Floating-point |

1.4.3 Typographical conventions

| Convention | Use |
|------------------------|---|
| italic | Introduces citations. |
| bold | Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate. |
| monospace | Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code. |
| monospace bold | Denotes language keywords when used outside example code. |
| monospace underline | Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name. |
| <and></and> | Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example: MRC p15, 0, <rd>, <crn>, <crm>, <opcode_2></opcode_2></crm></crn></rd> |
| SMALL CAPITALS | Used in body text for a few terms that have specific technical meanings, that are defined in the Arm [®] Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE. |
| Caution | This represents a recommendation which, if not followed, might lead to system failure or damage. |
| Warning | This represents a requirement for the system that, if not followed, might result in system failure or damage. |
| Danger | This represents a requirement for the system that, if not followed, will result in system failure or damage. |
| Note | This represents an important piece of information that needs your attention. |
| - Tip | This represents a useful tip that might make it easier, better or faster to perform a task. |
| Remember | This is a reminder of something important that relates to the information you are reading. |

1.5 Additional reading

This document contains information that is specific to this product. See the following documents for other relevant information:

Table 1-1: Arm publications

| Document name | Document ID | Licensee only |
|---|-------------|---------------|
| Arm® Architecture Reference Manual, Armv8, for Armv8- A architecture profile | DDI 0487 | No |
| Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile | DDI 0608 | No |
| Arm® Neoverse V3AE Core Technical Reference Manual | 101595 | Yes |

1.6 Feedback

Arm welcomes feedback on this product and its documentation.

1.6.1 Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

1.6.2 Feedback on content

If you have comments on content, send an email to errata@arm.com and give:

- The title Arm® Neoverse V3AE Core Software Optimization Guide.
- The number 110075 0000 3.0 en.
- If viewing a PDF version of a document, the page number(s) to which your comments refer.
- If viewing online, the topic names to which your comments apply.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.



Arm tests the PDF only in Adobe Acrobat and Acrobat Reader and cannot guarantee the quality of the represented document when used with any other PDF reader.

2 About this document

The Neoverse V3AE core is a high-performance and low-power product that implements the Arm®v9.2-A architecture. The Arm®v9.2-A architecture extends the architecture defined in the Arm®v8-A architectures up to Arm®v8.7-A. The Neoverse V3AE core targets large-screen compute applications.

The key features of Neoverse V3AE Core are:

- Implementation of the Arm ® v9.2-A A64 instruction set
- AArch64 Execution state at all Exception levels, ELO to EL3
- Memory Management Unit (MMU)
- 48-bit Physical Address (PA) and 48-bit Virtual Address (VA)
- Generic Interrupt Controller (GIC) CPU interface to connect to an external interrupt distributor
- Generic Timers interface that supports 64-bit count input from an external system counter
- Implementation of the Reliability, Availability, and Serviceability (RAS) Extension
- Implementation of the Scalable Vector Extension (SVE) with a 128-bit vector length and Scalable Vector Extension 2 (SVE2)
- Integrated execution unit with Advanced Single Instruction Multiple Data (SIMD) and floatingpoint support
- Support for the optional Cryptographic Extension, which is licensed separately
- Activity Monitoring Unit (AMU)
- Separate L1 data and instruction caches
- Private, unified data and instruction I 2 cache
- Error protection on L1 instruction and data caches, L2 cache, and MMU Translation Cache (MMU TC) with parity or Error Correcting Code (ECC) allowing Single Error Correction and Double Error Detection (SECDED).
- Support for Memory System Resource Partitioning And Monitoring (MPAM)
- Armv8.2-A debug logic
- Performance Monitoring Unit (PMU)
- Embedded Trace Extension (ETE)
- Trace Buffer Extension (TRBE)
- Optional implementation of the Statistical Profiling Extension (SPE)
- Optional Embedded Logic Analyzer (ELA-600)
- Support for coherent instruction cache
- Support for nested virtualization (NV and NV2) introduced in the Armv8.3-A and Armv8.4-A extensions.
- Random Number Generator (RNG) introduced in the Armv8.3-A extension.


- The Data Gathering Hint (DGH) instruction introduced in the Armv8.6-A extension.
- ARMv8.7-A support for 64B loads/stores with and without return (LS64).
- ARMv9.2-A Realm Management Extension (RME).
- ARMv9.2-A Branch Record Buffer Extensions (BRBE).
- Support for Transient Fault Protection (TFP).

This document describes elements of the Neoverse V3AE core micro-architecture that influence software performance so that software and compilers can be optimized accordingly.

2.1 Pipeline overview

The following figure describes the high-level Neoverse V3AE instruction processing pipeline. Instructions are first fetched and then decoded into internal Macro-OPerations (MOPs). From there, the MOPs proceed through register renaming and dispatch stages. A MOP can be split into two Micro-OPerations (μ OPs) further down the pipeline after the decode stage. Once dispatched, μ OPs wait for their operands and issue out-of-order to one of 21 issue pipelines. Each issue pipeline can accept one μ OP per cycle.

Figure 2-1 Neoverse V3AE core pipeline



The execution pipelines support different types of operations, as shown in the following table.

Table 2-1 Neoverse V3AE core operations

| Instruction groups | Instructions |
|------------------------------------|---|
| Branch 0/1/2 | Branch µOps |
| Integer Single-Cycle 0/1/2/3/4/5 | Integer ALU µOps |
| Integer Single/Multi- cycle 0/1 | Integer ALU, integer shift-ALU, multiply, divide, CRC µOPs |
| Load/Store 0 | Load, Store address generation and special memory µOPs |
| Load 1/2 | Load µOps |
| Store 1 | Store address generation µOps |
| Store data 0/1 | Store data µOps |
| FP/ASIMD-0 | ASIMD ALU, ASIMD misc, ASIMD integer multiply, FP convert, FP misc, FP add, FP multiply, FP divide, FP sqrt, crypto μOPs, store data μOPs |
| FP/ASIMD-1 | ASIMD ALU, ASIMD misc, FP misc, FP add, FP multiply, ASIMD shift μ OPs, store data μ OPs, crypto μ OPs. |

3 Instruction characteristics

3.1 Instruction tables

This chapter describes high-level performance characteristics for most Armv9-A instructions. A series of tables summarize the effective execution latency and throughput (instruction bandwidth per cycle), pipelines utilized, and special behaviors associated with each group of instructions. Utilized pipelines correspond to the execution pipelines described in chapter 2.

In the tables below, Exec Latency is defined as the minimum latency seen by an operation dependent on an instruction in the described group.

In the tables below, Execution Throughput is defined as the maximum throughput (in instructions per cycle) of the specified instruction group that can be achieved in the entirety of the Neoverse V3AE microarchitecture.

3.2 Legend for reading the utilized pipelines

Table 3-1 Neoverse V3AE core pipeline names and symbols

| Pipeline name | Symbol used in tables |
|--|-----------------------|
| Branch 0/1/2/3 | В |
| Integer single cycle 0/1/2/3/4/5 | S |
| Integer single cycle 0/1/2/3/4/5 and single/multicycle 0/1 | I |
| Integer single/multicycle 0/1 | М |
| Integer multicycle 0 | MO |
| Load/Store 0, Load 1/2 | L |
| Load/Store 0, Store 1 | SA |
| Store data 0/1 | D |
| FP/ASIMD 0/1 | V |
| FP/ASIMD 0 | VO |
| FP/ASIMD 1 | V1 |

3.3 Branch instructions

Table 3-2 AArch64 Branch instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|---------------------------|-------------------------|-----------------|-------------------------|-----------------------|-------|
| Branch, immed | В | 1 | 3 | В | - |
| Branch, register | BR, RET | 1 | 3 | В | - |
| Branch and link, immed | BL | 1 | 3 | B, S | - |
| Branch and link, register | BLR | 1 | 3 | B, S | - |
| Compare and branch | CBZ, CBNZ, TBZ, TBNZ | 1 | 3 | В | - |

3.4 Arithmetic and logical instructions

Table 3-3 AArch64 Arithmetic and logical instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|---|-----------------|-------------------------|-----------------------|-------|
| ALU, basic | ADD, ADC, AND, BIC, EON, EOR, ORN, ORR, SUB, SBC | 1 | 8 | I | - |
| ALU, basic, flagset | ADDS, ADCS, ANDS, BICS, SUBS, SBCS | 1 | 4 | I | - |
| ALU, extend and shift | ADD{S}, SUB{S} | 2 | 2 | М | - |
| Arithmetic, LSL shift, shift <= 4 | ADD, SUB | 1 | 8 | I | - |
| Arithmetic, flagset, LSL shift, shift <= 4 | ADDS, SUBS | 1 | 4 | I | - |
| Arithmetic, LSR/ASR/ROR shift or LSL shift > 4 | ADD{S}, SUB{S} | 2 | 2 | М | - |
| Arithmetic, immediate to logical address tag | ADDG, SUBG | 2 | 2 | М | - |
| Conditional compare | CCMN, CCMP | 1 | 4 | I | - |
| Conditional select | CSEL, CSINC, CSINV, CSNEG | 1 | 8 | I | - |
| Convert floating-point condition flags | AXFLAG, XAFLAG | 1 | 1 | I | - |
| Flag manipulation instructions | SETF8, SETF16, RMIF, CFINV | 1 | 1 | I | - |
| Insert Random Tag | IRG | 2,3 | 2, 1 | M, M0 | 1 |
| Insert Tag Mask | GMI | 1 | 8 | 1 | - |

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|----------------------------|---------------------------------|-----------------|-------------------------|-----------------------|-------|
| Logical, shift, no flagset | AND, BIC, EON, EOR, ORN, ORR | 1 | 8 | | - |
| Logical, shift, flagset | ANDS, BICS | 2 | 2 | М | - |
| Subtract Pointer | SUBP | 1 | 8 | | - |
| Subtract Pointer, flagset | SUBPS | 1 | 4 | I | - |

1. The latency is 2, throughput is 2 and utilized pipeline is M when GCR_EL1.RRND = 1. When GCR_EL1.RRND = 0, latency is 3, throughput is 1 and pipeline utilized is M0.

3.5 Divide and multiply instructions

Table 3-4 AArch64 Divide and multiply instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|-----------------------------|---|-----------------|-------------------------|--------------------|-------|
| Divide, W-form | SDIV, UDIV | 5 to 12 | 1/12 to 1/5 | MO | 1 |
| Divide, X-form | SDIV, UDIV | 5 to 20 | 1/20 to 1/5 | MO | 1 |
| Multiply | MUL, MNEG | 2 | 2 | М | - |
| Multiply accumulate, W-form | MADD, MSUB | 2(1) | 1 | MO | 2 |
| Multiply accumulate, X-form | MADD, MSUB | 2(1) | 1 | MO | 2 |
| Multiply accumulate long | SMADDL, SMSUBL, UMADDL, UMSUBL | 2(1) | 1 | MO | 2 |
| Multiply high | SMULH, UMULH | 3 | 2 | М | 2 |
| Multiply long | SMNEGL, SMULL, UMNEGL, UMULL | 2 | 2 | М | - |

Notes:

- 1. Integer divides are performed using an iterative algorithm and block any subsequent divide operations until complete. Early termination is possible, depending upon the data values.
- 2. Multiply-accumulate pipelines support late-forwarding of accumulate operands from similar µOPs, allowing a typical sequence of multiply-accumulate µOPs to issue one every N cycles (accumulate latency N shown in parentheses). Accumulator forwarding is not supported for consumers of 64 bit multiply high operations.

3.6 Pointer Authentication Instructions

Table 3-5 AArch64 pointer authentication instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|---|--|-----------------|-------------------------|-----------------------|-------|
| Authenticate data address | AUTDA, AUTDB, AUTDZA, AUTDZB | 4 | 1 | MO | - |
| Authenticate instruction address | AUTIA, AUTIB, AUTIA1716, AUTIB1716, AUTIASP, AUTIBSP, AUTIAZ, AUTIBZ, AUTIZA, AUTIZB | 4 | 1 | MO | - |
| Branch and link, register, with pointer authentication | BLRAA, BLRAAZ, BLRAB, BLRABZ | 6 | 1 | M0, B | - |
| Branch, register, with pointer authentication | BRAA, BRAAZ, BRAB, BRABZ | 6 | 1 | M0, B | - |
| Branch, return, with pointer authentication | RETA, RETB | 6 | 1 | M0, B | - |
| Compute pointer authentication code for data address | PACDA, PACDB, PACDZA, PACDZB | 4 | 1 | MO | - |
| Compute pointer authentication code, using generic key | PACGA | 4 | 1 | MO | - |
| Compute pointer authentication code for instruction address | PACIA, PACIB, PACIA1716, PACIB1716, PACIASP, PACIBSP, PACIAZ, PACIBZ, PACIZA, PACIZB | 4 | 1 | MO | - |
| Load register, with pointer authentication | LDRAA, LDRAB | 9 | 1 | M0, L | - |
| Strip pointer authentication code | XPACD, XPACI, XPACLRI | 2 | 1 | MO | - |

3.7 Miscellaneous data-processing instructions

Table 3-6 AArch64 Miscellaneous data-processing instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|----------------------------|----------------------------|-----------------|-------------------------|--------------------|-------|
| Address generation | ADR, ADRP | 1 | 8 | I | - |
| Bitfield extract, one reg | EXTR | 1 | 8 | I | - |
| Bitfield extract, two regs | EXTR | 3 | 2 | I, M | - |
| Bitfield move, basic | SBFM, UBFM | 1 | 8 | I | - |
| Bitfield move, insert | BFM | 2 | 2 | М | - |
| Count leading | CLS, CLZ | 1 | 8 | I | - |
| Move immed | MOVN, MOVK, MOVZ | 1 | 8 | I | - |
| Reverse bits/bytes | RBIT, REV, REV16, REV32 | 1 | 8 | I | - |
| Variable shift | ASRV, LSLV, LSRV, RORV | 1 | 8 | I | - |

3.8 Load instructions

The latencies shown assume the memory access hits in the Level 1 Data Cache and represent the maximum latency to load all the registers written by the instruction.

Table 3-7 AArch64 Load instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|-----------------------------------|---|-----------------|-------------------------|-----------------------|-------|
| Load register, literal | LDR, LDRSW, PRFM | 5 | 3 | L, I | - |
| Load register, unscaled immed | LDUR, LDURB, LDURH, LDURSB, LDURSH, LDURSW, PRFUM | 4 | 3 | L | - |
| Load register, immed post-index | LDR, LDRB, LDRH, LDRSB, LDRSH, LDRSW | 4 | 3 | L, I | - |
| Load register, immed pre-index | LDR, LDRB, LDRH, LDRSB, LDRSH, LDRSW | 4 | 3 | L, I | - |
| Load register, immed unprivileged | LDTR, LDTRB, LDTRH, LDTRSB, LDTRSH, LDTRSW | 4 | 3 | L | - |

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|---|-----------------|-------------------------|--------------------|-------|
| Load register, unsigned immed | LDR, LDRB, LDRH, LDRSB, LDRSH, LDRSW, PRFM | 4 | 3 | L | - |
| Load register, register offset, basic | LDR, LDRB, LDRH, LDRSB, LDRSH, LDRSW, PRFM | 4 | 3 | L | - |
| Load register, register offset, scale by 4/8 | LDR, LDRSW, PRFM | 4 | 3 | L | - |
| Load register, register offset, scale by 2 | LDRH, LDRSH | 4 | 3 | L | - |
| Load register, register offset, extend | LDR, LDRB, LDRH, LDRSB, LDRSH, LDRSW, PRFM | 4 | 3 | L | - |
| Load register, register offset, extend, scale by 4/8 | LDR, LDRSW, PRFM | 4 | 3 | L | - |
| Load register, register offset, extend, scale by 2 | LDRH, LDRSH | 4 | 3 | L | - |
| Load pair, signed immed offset, normal, W-form | LDP, LDNP | 4 | 3 | L | - |
| Load pair, signed immed offset, normal, X-form | LDP, LDNP | 4 | 2 | L | - |
| Load pair, signed immed offset, signed words | LDPSW | 5 | 1 | I, L | - |
| Load pair, immed post-index or immed pre-index, normal, W-form | LDP | 4 | 3 | L, I | - |
| Load pair, immed post-index or immed pre-index, normal, X-form | LDP | 4 | 2 | L, I | - |
| Load pair, immed post-index or immed pre-index, signed words | LDPSW | 5 | 1 | I, L | - |

3.9 Store instructions

The following table describes performance characteristics for standard store instructions. Stores μ OPs are split into address and data μ OPs. Once executed, stores are buffered and committed in the background.

Table 3-8 AArch64 Store instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|---|-------------------------|-----------------|-------------------------|-----------------------|-------|
| Store register, unscaled immed | STUR, STURB, STURH | 1 | 2 | SA, D | - |
| Store register, immed post-index | STR, STRB, STRH | 1 | 2 | SA, D, I | - |
| Store register, immed pre-index | STR, STRB, STRH | 1 | 2 | SA, D, I | - |
| Store register, immed unprivileged | STTR, STTRB, STTRH | 1 | 2 | SA, D | - |
| Store register, unsigned immed | STR, STRB, STRH | 1 | 2 | SA, D | - |
| Store register, register offset, basic | STR, STRB, STRH | 1 | 2 | SA, D | - |
| Store register, register offset, scaled by 4/8 | STR | 1 | 2 | SA, D | - |
| Store register, register offset, scaled by 2 | STRH | 1 | 2 | I, SA, D | - |
| Store register, register offset, extend | STR, STRB, STRH | 1 | 2 | SA, D | - |
| Store register, register offset, extend, scale by 4/8 | STR | 1 | 2 | SA, D | - |
| Store register, register offset, extend, scale by 2 | STRH | 1 | 2 | I, SA, D | - |
| Store pair, immed offset | STP, STNP | 1 | 2 | SA, D | - |
| Store pair, immed post-index | STP | 1 | 2 | SA, D, I | - |
| Store pair, immed pre-index | STP | 1 | 2 | SA, D, I | - |

3.10 Tag Load Instructions

Table 3-9 AArch64 Tag load instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|-------------------------------|-------------------------|-----------------|-------------------------|-----------------------|-------|
| Load allocation tag | LDG | 4 | 3 | L | - |
| Load multiple allocation tags | LDGM | 4 | 3 | L | - |

3.11 Tag Store instructions

Table 3-10 AArch64 Tag store instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|---|-------------------------|-----------------|-------------------------|-----------------------|-------|
| Store allocation tags to one or two granules, post-index | STG, ST2G | 1 | 2 | SA, D, I | - |
| Store allocation tags to one or two granules, pre-index | STG, ST2G | 1 | 2 | SA, D, I | - |
| Store allocation tags to one or two granules, signed offset | STG, ST2G | 1 | 2 | SA, D | - |
| Store allocation tag to one or two granules, zeroing, post- index | STZG, STZ2G | 1 | 2 | SA, D, I | - |
| Store Allocation Tag to one or two granules, zeroing, pre-index | STZG, STZ2G | 1 | 2 | SA, D, I | - |
| Store allocation tag to two granules, zeroing, signed offset | STZG, STZ2G | 1 | 2 | SA, D | - |
| Store allocation tag and reg pair to memory, post-Index | STGP | 1 | 2 | SA, D, I | - |
| Store allocation tag and reg pair to memory, pre-Index | STGP | 1 | 2 | SA, D, I | - |
| Store allocation tag and reg pair to memory, signed offset | STGP | 1 | 2 | SA, D | - |
| Store multiple allocation tags | STGM | 1 | 2 | SA, D | - |
| Store multiple allocation tags, zeroing | STZGM | 1 | 2 | SA, D | - |

3.12 FP data processing instructions

Table 3-11 AArch64 FP data processing instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|-------------------|-------------------------------|-----------------|-------------------------|-----------------------|-------|
| FP absolute value | FABS | 2 | 2 | V | - |
| FP arithmetic | FADD, FSUB | 2 | 2 | V | - |
| FP compare | FCCMP{E}, FCMP{E} | 2 | 1 | VO | - |
| FP divide, H-form | FDIV | 6 | 1 | V1 | - |
| FP divide, S-form | FDIV | 8 | 1 | V1 | - |
| FP divide, D-form | FDIV | 13 | 1 | V1 | - |
| FP min/max | FMIN, FMINNM, FMAX, FMAXNM | 2 | 2 | V | - |

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|------------------------|---|-----------------|-------------------------|-----------------------|-------|
| FP multiply | FMUL, FNMUL | 3 | 2 | V | - |
| FP multiply accumulate | FMADD, FMSUB, FNMADD, FNMSUB | 4 (2) | 2 | V | - |
| FP negate | FNEG | 2 | 2 | V | - |
| FP round to integral | FRINTA, FRINTI, FRINTM, FRINTN, FRINTP, FRINTX, FRINTZ, FRINT32X, FRINT64X, FRINT32Z, FRINT64Z | 3 | 1 | VO | - |
| FP select | FCSEL | 2 | 2 | V | - |
| FP square root, H-form | FSQRT | 6 | 1 | V1 | - |
| FP square root, S-form | FSQRT | 8 | 1 | V1 | - |
| FP square root, D-form | FSQRT | 13 | 1 | V1 | - |

- 1. FP multiply-accumulate pipelines support late forwarding of the result from FP multiply μ OPs to the accumulate operands of an FP multiply-accumulate μ OP. The latter can potentially be issued 1 cycle after the FP multiply μ OP has been issued.
- 2. FP multiply-accumulate pipelines support late-forwarding of accumulate operands from similar μOPs, allowing a typical sequence of multiply-accumulate μOPs to issue one every N cycles(accumulate latency N shown in parentheses).

3.13 FP miscellaneous instructions

Table 3-12 AArch64 FP miscellaneous instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|---|-----------------|-------------------------|-----------------------|-------|
| FP convert, from gen to vec reg | SCVTF, UCVTF | 3 | 1 | MO | - |
| FP convert, from vec to gen reg | FCVTAS, FCVTAU, FCVTMS, FCVTMU, FCVTNS, FCVTNU, FCVTPS, FCVTPU, FCVTZS, FCVTZU | 3 | 1 | VO | - |
| FP convert, Javascript from vec to gen reg | FJCVTZS | 3 | 1 | VO | - |
| FP convert, from vec to vec reg | FCVT, FCVTXN | 3 | 1 | VO | - |

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|---|-------------------------|-----------------|-------------------------|-----------------------|-------|
| FP move, immed | FMOV | 2 | 2 | V | - |
| FP move, register | FMOV | 2 | 2 | V | - |
| FP transfer, from gen to low half of vec reg | FMOV | 3 | 1 | MO | - |
| FP transfer, from gen to high half of vec reg | FMOV | 5 | 1 | M0, V | - |
| FP transfer, from vec to gen reg | FMOV | 2 | 1 | V | - |

3.14 FP load instructions

The latencies shown assume the memory access hits in the Level 1 Data Cache. Compared to standard loads, an extra cycle is required to forward results to FP/ASIMD pipelines.

Table 3-13 AArch64 FP load instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|---|-------------------------|-----------------|-------------------------|-----------------------|-------|
| Load vector reg, literal, S/D/Q forms | LDR | 7 | 3 | I, L | - |
| Load vector reg, unscaled immed | LDUR | 6 | 3 | L | - |
| Load vector reg, immed post-index | LDR | 6 | 3 | L, I | - |
| Load vector reg, immed pre- index | LDR | 6 | 3 | L, I | - |
| Load vector reg, unsigned immed | LDR | 6 | 3 | L | - |
| Load vector reg, register offset, basic | LDR | 6 | 3 | L | - |
| Load vector reg, register offset, scale, S/D-form | LDR | 6 | 3 | L | - |
| Load vector reg, register offset, scale, H/Q-form | LDR | 7 | 3 | I, L | - |
| Load vector reg, register offset, extend | LDR | 6 | 3 | L | - |
| Load vector reg, register offset, extend, scale, S/D-form | LDR | 6 | 3 | L | - |
| Load vector reg, register offset, extend, scale, H/Q-form | LDR | 7 | 3 | I, L | - |
| Load vector pair, immed offset, S/D-form | LDP, LDNP | 6 | 3 | L | - |
| Load vector pair, immed offset, Q-form | LDP, LDNP | 6 | 3/2 | L | - |

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|-------------------------|-----------------|-------------------------|-----------------------|-------|
| Load vector pair, immed post- index, S/D-form | LDP | 6 | 3 | I, L | - |
| Load vector pair, immed post- index, Q-form | LDP | 6 | 3/2 | L, I | - |
| Load vector pair, immed pre- index, S/D-form | LDP | 6 | 3 | I, L | - |
| Load vector pair, immed pre- index, Q-form | LDP | 6 | 3/2 | L, I | - |

3.15 FP store instructions

Stores MOPs are split into store address and store data μ OPs. Once executed, stores are buffered and committed in the background.

Table 3-14 AArch64 FP store instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|-------------------------|-----------------|-------------------------|-----------------------|-------|
| Store vector reg, unscaled immed, B/H/S/D-form | STUR | 2 | 2 | SA, V | - |
| Store vector reg, unscaled immed, Q-form | STUR | 2 | 2 | SA, V | - |
| Store vector reg, immed post- index, B/H/S/D-form | STR | 2 | 2 | SA, V, I | - |
| Store vector reg, immed post- index, Q-form | STR | 2 | 2 | SA, V, I | - |
| Store vector reg, immed pre- index, B/H/S/D-form | STR | 2 | 2 | SA, V, I | - |
| Store vector reg, immed pre- index, Q-form | STR | 2 | 2 | SA, V, I | - |
| Store vector reg, unsigned immed, B/H/S/D-form | STR | 2 | 2 | SA, V | - |
| Store vector reg, unsigned immed, Q-form | STR | 2 | 2 | SA, V | - |
| Store vector reg, register offset, basic, B/H/S/D-form | STR | 2 | 2 | SA, V | - |
| Store vector reg, register offset, basic, Q-form | STR | 2 | 2 | SA, V | - |
| Store vector reg, register offset, scale, H-form | STR | 2 | 2 | I, SA, V | - |
| Store vector reg, register offset, scale, S/D-form | STR | 2 | 2 | SA, V | - |
| Store vector reg, register offset, scale, Q-form | STR | 2 | 2 | I, SA, V | - |

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|-------------------------|-----------------|-------------------------|-----------------------|-------|
| Store vector reg, register offset, extend, B/H/S/D-form | STR | 2 | 2 | SA, V | - |
| Store vector reg, register offset, extend, Q-form | STR | 2 | 2 | SA, V | - |
| Store vector reg, register offset, extend, scale, H-form | STR | 2 | 2 | I, SA, V | - |
| Store vector reg, register offset, extend, scale, S/D-form | STR | 2 | 2 | SA, V | - |
| Store vector reg, register offset, extend, scale, Q-form | STR | 2 | 2 | I, SA, V | - |
| Store vector pair, immed offset, S-form | STP, STNP | 2 | 2 | SA, V | - |
| Store vector pair, immed offset, D-form | STP, STNP | 2 | 2 | SA, V | - |
| Store vector pair, immed offset, Q-form | STP, STNP | 2 | 1 | SA, V | - |
| Store vector pair, immed post-index, S-form | STP | 2 | 2 | I, SA, V | - |
| Store vector pair, immed post-index, D-form | STP | 2 | 2 | I, SA, V | - |
| Store vector pair, immed post- index, Q-form | STP | 2 | 1 | I, SA, V | - |
| Store vector pair, immed pre- index, S-form | STP | 2 | 2 | I, SA, V | - |
| Store vector pair, immed pre- index, D-form | STP | 2 | 2 | I, SA, V | - |
| Store vector pair, immed pre- index, Q-form | STP | 2 | 1 | I, SA, V | - |

3.16 ASIMD integer instructions

Table 3-15 AArch64 ASIMD integer instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--------------------------------|-------------------------|-----------------|-------------------------|-----------------------|-------|
| ASIMD absolute diff | SABD, UABD | 2 | 2 | V | - |
| ASIMD absolute diff accum | SABA, UABA | 4(1) | 2 | V | 2 |
| ASIMD absolute diff accum long | SABAL(2), UABAL(2) | 4(1) | 2 | V | 2 |
| ASIMD absolute diff long | SABDL(2), UABDL(2) | 2 | 2 | V | - |

| Instruction Group | AArch64 | Exec | Execution | Utilized | Notes |
|--|--|---------|------------|-----------|-------|
| | Instructions | Latency | Throughput | Pipelines | |
| ASIMD arith, basic | ABS, ADD, NEG, SADDL(2), SADDW(2), SHADD, SHSUB, SSUBL(2), SSUBW(2), SUB, UADDL(2), UADDW(2), UHADD, UHSUB, USUBL(2), USUBW(2) | 2 | 2 | V | - |
| ASIMD arith, complex | ADDHN(2), RADDHN(2), RSUBHN(2), SQABS, SQADD, SQNEG, SQSUB, SRHADD, SUBHN(2), SUQADD, UQADD, UQSUB, URHADD, USQADD | 2 | 2 | V | - |
| ASIMD arith, pair-wise | ADDP, SADDLP, UADDLP | 2 | 2 | V | - |
| ASIMD arith, reduce, 4H/4S | ADDV, SADDLV, UADDLV | 2 | 1 | V1 | - |
| ASIMD arith, reduce, 8B/8H | ADDV, SADDLV, UADDLV | 4 | 1 | V1, V | - |
| ASIMD arith, reduce, 16B | ADDV, SADDLV, UADDLV | 4 | 1/2 | V1 | - |
| ASIMD compare | CMEQ, CMGE, CMGT, CMHI, CMHS, CMLE, CMLT, CMTST | 2 | 2 | V | - |
| ASIMD dot product | SDOT, UDOT | 3 (1) | 2 | V | 2 |
| ASIMD dot product using signed and unsigned integers | SUDOT, USDOT | 3(1) | 2 | V | 2 |
| ASIMD logical | AND, BIC, EOR, MOV, MVN, NOT, ORN, ORR | 2 | 2 | V | - |
| ASIMD matrix multiply- accumulate | SMMLA, UMMLA, USMMLA | 3(1) | 2 | V | 2 |
| ASIMD max/min, basic and pairwise | SMAX, SMAXP, SMIN, SMINP, UMAX, UMAXP, UMIN, UMINP | 2 | 2 | V | - |
| ASIMD max/min, reduce, 4H/4S | SMAXV, SMINV, UMAXV, UMINV | 2 | 1 | V1 | - |

| Instruction Group | AArch64 Instructions | Exec | Execution | Utilized Pipelines | Notes |
|--|--|---------|------------|--------------------|-------|
| | | Latency | Throughput | | |
| ASIMD max/min, reduce, 8B/8H | SMAXV, SMINV, UMAXV, UMINV | 4 | 1 | V1, V | - |
| ASIMD max/min, reduce, 16B | SMAXV, SMINV, UMAXV, UMINV | 4 | 1/2 | V1 | - |
| ASIMD multiply | MUL, SQDMULH, SQRDMULH | 4 | 1 | VO | - |
| ASIMD multiply accumulate | MLA, MLS | 4(1) | 1 | VO | 1 |
| ASIMD multiply accumulate high | SQRDMLAH, SQRDMLSH | 4(2) | 1/2 | VO | - |
| ASIMD multiply accumulate long | SMLAL(2), SMLSL(2), UMLAL(2), UMLSL(2) | 4(1) | 1 | VO | 1 |
| ASIMD multiply accumulate saturating long | SQDMLAL(2), SQDMLSL(2) | 4 | 1 | VO | - |
| ASIMD multiply/multiply long (8x8) polynomial, D-form | PMUL, PMULL(2) | 3 | 2 | V | 3 |
| ASIMD multiply/multiply long (8x8) polynomial, Q-form | PMUL, PMULL(2) | 3 | 2 | V | 3 |
| ASIMD multiply long | SMULL(2), UMULL(2), SQDMULL(2) | 3 | 1 | VO | - |
| ASIMD pairwise add and accumulate long | SADALP, UADALP | 4(1) | 2 | V | 2 |
| ASIMD shift accumulate | SSRA, SRSRA, USRA, URSRA | 4(1) | 2 | V | 2 |
| ASIMD shift by immed, basic | SHL, SHLL(2), SHRN(2), SSHLL(2), SSHR, SXTL(2), USHLL(2), USHR, UXTL(2) | 2 | 2 | V | - |
| ASIMD shift by immed and insert, basic | SLI, SRI | 2 | 2 | V | - |
| ASIMD shift by immed, complex | RSHRN(2), SQRSHRN(2), SQRSHRUN(2), SQSHL{U}, SQSHRN(2), SQSHRUN(2), SRSHR, UQRSHRN(2), UQSHL, UQSHRN(2), URSHR | 4 | 2 | V | - |
| ASIMD shift by register, basic | SSHL, USHL | 2 | 2 | V | - |

| Instruction Group | AArch64 Instructions | Exec Latency | | Utilized Pipelines | Notes |
|----------------------------------|--|-----------------|---|-----------------------|-------|
| ASIMD shift by register, complex | SRSHL, SQRSHL, SQSHL, URSHL, UQRSHL, UQSHL | 4 | 2 | V | - |

- 1. Multiply-accumulate pipelines support late-forwarding of accumulate operands from similar µOPs, allowing a typical sequence of integer multiply-accumulate µOPs to issue one every cycle or one every other cycle (accumulate latency shown in parentheses).
- 2. Other accumulate pipelines also support late-forwarding of accumulate operands from similar µOPs, allowing a typical sequence of such µOPs to issue one every cycle (accumulate latency shown in parentheses).
- 3. This category includes instructions of the form "PMULL Vd.8H, Vn.8B, Vm.8B" and "PMULL2 Vd.8H, Vn.16B, Vm.16B".

3.17 ASIMD floating-point instructions

Table 3-16 AArch64 ASIMD floating-point instructions

| 5 . | | | | | | | |
|---------------------------------------|--|-----------------|-------------------------|-----------------------|-------|--|--|
| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes | | |
| ASIMD FP absolute value/difference | FABS, FABD | 2 | 2 | V | - | | |
| ASIMD FP arith, normal | FADD, FSUB, FADDP | 2 | 2 | V | - | | |
| ASIMD FP compare | FACGE, FACGT, FCMEQ, FCMGE, FCMGT, FCMLE, FCMLT | 2 | 2 | V | - | | |
| ASIMD FP complex add | FCADD | 2 | 2 | V | - | | |
| ASIMD FP complex multiply add | FCMLA | 4(2) | 2 | V | 1 | | |
| ASIMD FP convert, long (F16 to F32) | FCVTL(2) | 4 | 1/2 | VO | - | | |
| ASIMD FP convert, long (F32 to F64) | FCVTL(2) | 3 | 1 | VO | - | | |
| ASIMD FP convert, narrow (F32 to F16) | FCVTN(2) | 4 | 1/2 | VO | - | | |
| ASIMD FP convert, narrow (F64 to F32) | FCVTN(2), FCVTXN(2) | 3 | 1 | VO | - | | |

| Instruction Group | AArch64 | Exec | Execution | Utilized | Notes |
|--|--|---------|------------|-----------|-------|
| | Instructions | Latency | Throughput | Pipelines | |
| ASIMD FP convert, other, D- form F32 and Q-form F64 | FCVTAS, FCVTAU, FCVTMS, FCVTNU, FCVTNS, FCVTPU, FCVTZS, FCVTZU, SCVTF, UCVTF | 3 | 1 | VO | - |
| ASIMD FP convert, other, D- form F16 and Q-form F32 | FCVTAS, FCVTAU, FCVTMS, FCVTMU, FCVTNS, FCVTNU, FCVTPS, FCVTPU, FCVTZS, FCVTZU, SCVTF, UCVTF | 4 | 1/2 | VO | - |
| ASIMD FP convert, other, Q- form F16 | FCVTAS, FCVTAU, FCVTMS, FCVTNU, FCVTNS, FCVTPU, FCVTZS, FCVTZU, SCVTF, UCVTF | 6 | 1/2 | VO | - |
| ASIMD FP divide, D-form, F16 | FDIV | 9 | 1/4 | V1 | 3 |
| ASIMD FP divide, D-form, F32 | FDIV | 9 | 1/2 | V1 | 3 |
| ASIMD FP divide, Q-form, F16 | FDIV | 13 | 1/8 | V1 | 3 |
| ASIMD FP divide, Q-form, F32 | FDIV | 11 | 1/4 | V1 | 3 |
| ASIMD FP divide, Q-form, F64 | FDIV | 14 | 1/2 | V1 | 3 |
| ASIMD FP max/min, normal | FMAX, FMAXNM, FMIN, FMINNM | 2 | 2 | V | - |
| ASIMD FP max/min, pairwise | FMAXP, FMAXNMP, FMINP, FMINNMP | 2 | 2 | V | - |
| ASIMD FP max/min, reduce, F32 and D-form F16 | FMAXV, FMAXNMV, FMINV, FMINNMV | 4 | 1 | V | - |

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|---|-----------------|-------------------------|--------------------|-------|
| ASIMD FP max/min, reduce, Q-form F16 | FMAXV, FMAXNMV, FMINV, FMINNMV | 6 | 2/3 | V | - |
| ASIMD FP multiply | FMUL, FMULX | 3 | 2 | V | 2 |
| ASIMD FP multiply accumulate | FMLA, FMLS | 4(2) | 2 | V | 1 |
| ASIMD FP multiply accumulate long | FMLAL(2), FMLSL(2) | 4(2) | 2 | V | 1 |
| ASIMD FP negate | FNEG | 2 | 2 | V | - |
| ASIMD FP round, D-form F32 and Q-form F64 | FRINTA, FRINTI, FRINTM, FRINTN, FRINTP, FRINTX, FRINTZ, FRINT32X, FRINT64X, FRINT32Z, FRINT64Z | 3 | 1 | VO | - |
| ASIMD FP round, D-form F16 and Q-form F32 | FRINTA, FRINTI, FRINTM, FRINTN, FRINTP, FRINTX, FRINTZ, FRINT32X, FRINT64X, FRINT32Z, FRINT64Z | 4 | 1/2 | VO | - |
| ASIMD FP round, Q-form F16 | FRINTA, FRINTI, FRINTM, FRINTN, FRINTP, FRINTX, FRINTZ | 6 | 1/4 | VO | - |
| ASIMD FP square root, D-form, F16 | FSQRT | 9 | 1/4 | V1 | 3 |
| ASIMD FP square root, D-form, F32 | FSQRT | 9 | 1/2 | V1 | 3 |
| ASIMD FP square root, Q-form, F16 | FSQRT | 13 | 1/8 | V1 | 3 |
| ASIMD FP square root, Q-form, F32 | FSQRT | 11 | 1/4 | V1 | 3 |
| ASIMD FP square root, Q-form, F64 | FSQRT | 14 | 1/2 | V1 | 3 |

- 1. ASIMD multiply-accumulate pipelines support late-forwarding of accumulate operands from similar µOPs, allowing a typical sequence of floating-point multiply-accumulate µOPs to issue one every N cycles (accumulate latency N shown in parentheses).
- 2. ASIMD multiply-accumulate pipelines support late forwarding of the result from ASIMD FP multiply μ OPs to the accumulate operands of an ASIMD FP multiply-accumulate μ OP. The latter can potentially be issued 1 cycle after the ASIMD FP multiply μ OP has been issued.
- 3. ASIMD divide and square root operations block subsequent similar operations to the same pipeline for N cycles where N equals the number of SIMD lanes 1.

3.18 ASIMD BFloat16 (BF16) instructions

Table 3-17 AArch64 ASIMD BFloat (BF16) instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|----------------------------------|-------------------------|-----------------|-------------------------|-----------------------|-------|
| ASIMD convert, F32 to BF16 | BFCVTN, BFCVTN2 | 4 | 1/2 | VO | - |
| ASIMD dot product | BFDOT | 5(3) | 2 | V | 1 |
| ASIMD matrix multiply accumulate | BFMMLA | 6(4) | 2 | V | 1 |
| ASIMD multiply accumulate long | BFMLALB, BFMLALT | 5(2) | 2 | V | 1 |
| Scalar convert, F32 to BF16 | BFCVT | 3 | 1 | VO | - |

3.19 ASIMD miscellaneous instructions

Table 3-18 AArch64 ASIMD miscellaneous instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|-------------------------------------|-----------------|-------------------------|-----------------------|-------|
| ASIMD bit reverse | RBIT | 2 | 2 | V | - |
| ASIMD bitwise insert | BIF, BIT, BSL | 2 | 2 | V | - |
| ASIMD count | CLS, CLZ, CNT | 2 | 2 | V | - |
| ASIMD duplicate, gen reg | DUP | 3 | 1 | MO | - |
| ASIMD duplicate, element | DUP | 2 | 2 | V | - |
| ASIMD extract | EXT | 2 | 2 | V | - |
| ASIMD extract narrow | XTN(2) | 2 | 2 | V | - |
| ASIMD extract narrow, saturating | SQXTN(2), SQXTUN(2), UQXTN(2) | 4 | 2 | V | - |
| ASIMD insert, element to element | INS | 2 | 2 | V | - |
| ASIMD move, FP immed | FMOV | 2 | 2 | V | - |
| ASIMD move, integer immed | MOVI, MVNI | 2 | 2 | V | - |
| ASIMD reciprocal and square root estimate, D-form U32 | URECPE, URSQRTE | 3 | 1 | VO | - |
| ASIMD reciprocal and square root estimate, Q-form U32 | URECPE, URSQRTE | 4 | 1/2 | VO | - |
| ASIMD reciprocal and square root estimate, D-form F32 and scalar forms | FRECPE, FRSQRTE | 3 | 1 | VO | - |

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|---------------------------|-----------------|-------------------------|-----------------------|-------|
| ASIMD reciprocal and square root estimate, D-form F16 and Q-form F32 | FRECPE, FRSQRTE | 4 | 1/2 | VO | - |
| ASIMD reciprocal and square root estimate, Q-form F16 | FRECPE, FRSQRTE | 6 | 1/4 | VO | - |
| ASIMD reciprocal exponent | FRECPX | 3 | 1 | VO | - |
| ASIMD reciprocal step | FRECPS, FRSQRTS | 4 | 2 | V | - |
| ASIMD reverse | REV16, REV32, REV64 | 2 | 2 | V | - |
| ASIMD table lookup, 1 or 2 table regs | TBL | 2 | 2 | V | - |
| ASIMD table lookup, 3 table regs | TBL | 4 | 1 | V | - |
| ASIMD table lookup, 4 table regs | TBL | 4 | 2/3 | V | - |
| ASIMD table lookup extension, 1 table reg | TBX | 2 | 2 | V | - |
| ASIMD table lookup extension, 2 table reg | TBX | 4 | 1 | V | - |
| ASIMD table lookup extension, 3 table reg | TBX | 6 | 2/3 | V | - |
| ASIMD table lookup extension, 4 table reg | TBX | 6 | 2/5 | V | - |
| ASIMD transfer, element to gen reg | UMOV, SMOV | 2 | 1 | V | - |
| ASIMD transfer, gen reg to element | INS | 5 | 1 | MO, V | - |
| ASIMD transpose | TRN1, TRN2 | 2 | 2 | V | - |
| ASIMD unzip/zip | UZP1, UZP2, ZIP1, ZIP2 | 2 | 2 | V | - |

3.20 ASIMD load instructions

The latencies shown assume the memory access hits in the Level 1 Data Cache and represent the maximum latency to load all the vector registers written by the instruction. Compared to standard loads, an extra cycle is required to forward results to vector pipelines.

Table 3-19 AArch64 ASIMD load instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|-------------------------|-----------------|-------------------------|--------------------|-------|
| ASIMD load, 1 element, multiple, 1 reg, D-form | LD1 | 6 | 3 | L | - |
| ASIMD load, 1 element, multiple, 1 reg, Q-form | LD1 | 6 | 3 | L | - |
| ASIMD load, 1 element, multiple, 2 reg, D-form | LD1 | 6 | 3/2 | L | - |
| ASIMD load, 1 element, multiple, 2 reg, Q-form | LD1 | 6 | 3/2 | L | - |
| ASIMD load, 1 element, multiple, 3 reg, D-form | LD1 | 6 | 1 | L | - |
| ASIMD load, 1 element, multiple, 3 reg, Q-form | LD1 | 6 | 1 | L | - |
| ASIMD load, 1 element, multiple, 4 reg, D-form | LD1 | 7 | 3/4 | L | - |
| ASIMD load, 1 element, multiple, 4 reg, Q-form | LD1 | 7 | 3/4 | L | - |
| ASIMD load, 1 element, one lane, B/H/S | LD1 | 8 | 3/2 | L, V | - |
| ASIMD load, 1 element, one lane, D | LD1 | 8 | 3/2 | L, V | - |
| ASIMD load, 1 element, all lanes, D-form, B/H/S | LD1R | 8 | 3 | L, V | - |
| ASIMD load, 1 element, all lanes, D-form, D | LD1R | 8 | 3 | L, V | - |
| ASIMD load, 1 element, all lanes, Q-form | LD1R | 8 | 3 | L, V | - |
| ASIMD load, 2 element, multiple, D-form, B/H/S | LD2 | 8 | 1 | L, V | - |
| ASIMD load, 2 element, multiple, Q-form, B/H/S | LD2 | 8 | 1 | L, V | - |
| ASIMD load, 2 element, multiple, Q-form, D | LD2 | 8 | 1 | L, V | - |
| ASIMD load, 2 element, one lane, B/H | LD2 | 8 | 1 | L, V | - |
| ASIMD load, 2 element, one lane, S | LD2 | 8 | 1 | L, V | - |

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|-------------------------|-----------------|-------------------------|--------------------|-------|
| ASIMD load, 2 element, one lane, D | LD2 | 8 | 1 | L, V | - |
| ASIMD load, 2 element, all lanes, D-form, B/H/S | LD2R | 8 | 1 | L, V | - |
| ASIMD load, 2 element, all lanes, D-form, D | LD2R | 8 | 1 | L, V | - |
| ASIMD load, 2 element, all lanes, Q-form | LD2R | 8 | 1 | L, V | - |
| ASIMD load, 3 element, multiple, D-form, B/H/S | LD3 | 8 | 2/3 | L, V | - |
| ASIMD load, 3 element, multiple, Q-form, B/H/S | LD3 | 8 | 2/3 | L, V | - |
| ASIMD load, 3 element, multiple, Q-form, D | LD3 | 8 | 2/3 | L, V | - |
| ASIMD load, 3 element, one lane, B/H | LD3 | 8 | 2/3 | L, V | - |
| ASIMD load, 3 element, one lane, S | LD3 | 8 | 2/3 | L, V | - |
| ASIMD load, 3 element, one lane, D | LD3 | 8 | 2/3 | L, V | - |
| ASIMD load, 3 element, all lanes, D-form, B/H/S | LD3R | 8 | 2/3 | L, V | - |
| ASIMD load, 3 element, all lanes, D-form, D | LD3R | 8 | 2/3 | L, V | - |
| ASIMD load, 3 element, all lanes, Q-form, B/H/S | LD3R | 8 | 2/3 | L, V | - |
| ASIMD load, 3 element, all lanes, Q-form, D | LD3R | 8 | 2/3 | L, V | - |
| ASIMD load, 4 element, multiple, D-form, B/H/S | LD4 | 8 | 1/2 | L, V | - |
| ASIMD load, 4 element, multiple, Q-form, B/H/S | LD4 | 9 | 1/4 | L, V | - |
| ASIMD load, 4 element, multiple, Q-form, D | LD4 | 9 | 1/4 | L, V | - |
| ASIMD load, 4 element, one lane, B/H | LD4 | 8 | 1/2 | L, V | - |
| ASIMD load, 4 element, one lane, S | LD4 | 8 | 1/2 | L, V | - |
| ASIMD load, 4 element, one lane, D | LD4 | 8 | 1/2 | L, V | - |
| ASIMD load, 4 element, all lanes, D-form, B/H/S | LD4R | 8 | 1/2 | L, V | - |
| ASIMD load, 4 element, all lanes, D-form, D | LD4R | 8 | 1/2 | L, V | - |

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|-------------------------|-----------------|-------------------------|-----------------------|-------|
| ASIMD load, 4 element, all lanes, Q-form, B/H/S | LD4R | 8 | 1/2 | L, V | - |
| ASIMD load, 4 element, all lanes, Q-form, D | LD4R | 8 | 1/2 | L, V | - |
| (ASIMD load, writeback form) | - | - | - | 1 | 1 |

1. Writeback forms of load instructions require an extra μ OP to update the base address. This update is typically performed in parallel with the load μ OP (update latency shown in parentheses).

3.21 ASIMD store instructions

Stores MOPs are split into store address and store data μ OPs. Once executed, stores are buffered and committed in the background. The latency represents the maximum latency to store all the vector registers written to memory by the instruction.

Table 3-20 AArch64 ASIMD store instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|-------------------------|-----------------|-------------------------|--------------------|-------|
| ASIMD store, 1 element, multiple, 1 reg, D-form | ST1 | 2 | 2 | SA, V | - |
| ASIMD store, 1 element, multiple, 1 reg, Q-form | ST1 | 2 | 2 | SA, V | - |
| ASIMD store, 1 element, multiple, 2 reg, D-form | ST1 | 2 | 2 | SA, V | - |
| ASIMD store, 1 element, multiple, 2 reg, Q-form | ST1 | 2 | 1 | SA, V | - |
| ASIMD store, 1 element, multiple, 3 reg, D-form | ST1 | 2 | 1 | SA, V | - |
| ASIMD store, 1 element, multiple, 3 reg, Q-form | ST1 | 2 | 2/3 | SA, V | - |
| ASIMD store, 1 element, multiple, 4 reg, D-form | ST1 | 2 | 1 | SA, V | - |
| ASIMD store, 1 element, multiple, 4 reg, Q-form | ST1 | 2 | 1/2 | SA, V | - |
| ASIMD store, 1 element, one lane, B/H/S | ST1 | 4 | 1 | SA, V | - |
| ASIMD store, 1 element, one lane, D | ST1 | 4 | 1 | SA, V | - |
| ASIMD store, 2 element, multiple, D-form, B/H/S | ST2 | 4 | 1 | V, SA | - |
| ASIMD store, 2 element, multiple, Q-form, B/H/S | ST2 | 4 | 1/2 | V, SA | - |

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|-------------------------|-----------------|-------------------------|-----------------------|-------|
| ASIMD store, 2 element, multiple, Q-form, D | ST2 | 4 | 1/2 | V, SA | - |
| ASIMD store, 2 element, one lane, B/H/S | ST2 | 4 | 1 | V, SA | - |
| ASIMD store, 2 element, one lane, D | ST2 | 4 | 1 | V, SA | - |
| ASIMD store, 3 element, multiple, D-form, B/H/S | ST3 | 5 | 1/2 | V, SA | - |
| ASIMD store, 3 element, multiple, Q-form, B/H/S | ST3 | 6 | 1/3 | V, SA | - |
| ASIMD store, 3 element, multiple, Q-form, D | ST3 | 6 | 1/3 | V, SA | - |
| ASIMD store, 3 element, one lane, B/H | ST3 | 5 | 1/2 | V, SA | - |
| ASIMD store, 3 element, one lane, S | ST3 | 5 | 1/2 | V, SA | - |
| ASIMD store, 3 element, one lane, D | ST3 | 5 | 1/2 | V, SA | - |
| ASIMD store, 4 element, multiple, D-form, B/H/S | ST4 | 6 | 1/3 | V, SA | - |
| ASIMD store, 4 element, multiple, Q-form, B/H/S | ST4 | 7 | 1/6 | V, SA | - |
| ASIMD store, 4 element, multiple, Q-form, D | ST4 | 5 | 1/4 | V, SA | - |
| ASIMD store, 4 element, one lane, B/H/S | ST4 | 6 | 2/3 | V, SA | - |
| ASIMD store, 4 element, one lane, D | ST4 | 4 | 1/2 | V, SA | - |
| (ASIMD store, writeback form) | - | - | - | 1 | 1 |

1. Writeback forms of store instructions require an extra μ OP to update the base address. This update is typically performed in parallel with the store μ OP (update latency shown in parentheses).

3.22 Cryptography extensions

Table 3-21 AArch64 Cryptography extensions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|--|-----------------|-------------------------|-----------------------|-------|
| Crypto AES ops | AESD, AESE, AESIMC, AESMC | 2 | 2 | V | - |
| Crypto polynomial (64x64) multiply long | PMULL (2) | 2 | 2 | V | - |
| Crypto SHA1 hash acceleration op | SHA1H | 2 | 1 | VO | - |
| Crypto SHA1 hash acceleration ops | SHA1C, SHA1M, SHA1P | 4 | 1 | VO | - |
| Crypto SHA1 schedule acceleration ops | SHA1SU0, SHA1SU1 | 2 | 1 | VO | - |
| Crypto SHA256 hash acceleration ops | SHA256H, SHA256H2 | 4 | 1 | VO | - |
| Crypto SHA256 schedule acceleration ops | SHA256SU0, SHA256SU1 | 2 | 1 | VO | - |
| Crypto SHA512 hash acceleration ops | SHA512H, SHA512H2, SHA512SU0, SHA512SU1 | 2 | 1 | VO | - |
| Crypto SHA3 ops | BCAX, EOR3, RAX1, XAR | 2 | 2 | V | - |
| Crypto SM3 ops | SM3PARTW1, SM3PARTW2, SM3SS1, SM3TT1A, SM3TT1B, SM3TT2A, SM3TT2B | 2 | 1 | VO | - |
| Crypto SM4 ops | SM4E, SM4EKEY | 4 | 1 | VO | - |

3.23 CRC

Table 3-22 AArch64 CRC

| | | Exec Latency | | Utilized Pipelines | Notes |
|------------------|---------------|-----------------|---|-----------------------|-------|
| CRC checksum ops | CRC32, CRC32C | 2 | 1 | MO | 1 |

Notes:

1. CRC execution supports late forwarding of the result from a producer μ OP to a consumer μ OP. This results in a 1 cycle reduction in latency as seen by the consumer.

3.24 SVE Predicate instructions

Table 3-23 SVE Predicate Instructions

| Instruction Group | SVE Instruction | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|---|--|-----------------|-------------------------|-----------------------|-------|
| Loop control, based on predicate | BRKA, BRKB | 2 | 2 | М | 1 |
| Loop control, based on predicate and flag setting | BRKAS, BRKBS | 2 | 2 | М | 1 |
| Loop control, propagating | BRKN, BRKPA, BRKPB | 2 | 2 | М | 1 |
| Loop control propagating and flag setting | BRKNS, BRKPAS, BRKPBS | 2 | 2 | М | 1 |
| Loop control, based on GPR | WHILEGE, WHILEHI, WHILEHS, WHILELE, WHILELO, WHILELS, WHILELT, WHILERW, WHILEWR | 2 | 2 | M | |
| Loop terminate | CTERMEQ, CTERMNE | 1 | 1 | М | - |
| Predicate counting scalar | ADDPL, ADDVL, CNTB, CNTH, CNTW, CNTH, CNTH, CNTH, CNTW, CNTD, DECB, DECH, DECW, DECW, INCB, INCH, INCW, INCD, RDVL, SQDECB, SQDECH, SQDECH, SQINCB, SQINCH, SQINCW, SQINCD, UQDECB, UQDECH, UQDECH, UQDECD, UQINCB, UQINCH, UQINCH, UQINCD | 2 | 2 | M | |
| Predicate counting scalar, | INC, DEC | 1 | 8 | I | - |
| ALL, {1,2,4} | | | | | |

| Instruction Group | SVE Instruction | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|---|--|-----------------|-------------------------|-----------------------|-------|
| Predicate counting scalar, active predicate | CNTP, DECP, INCP, SQDECP, SQINCP, UQDECP, UQINCP | 2 | 2 | M | - |
| Predicate counting vector, active predicate | DECP, INCP, SQDECP, SQINCP, UQDECP, UQINCP | 7 | 1 | M, M0, V | - |
| Predicate logical | AND, BIC, EOR, MOV, NAND, NOR, NOT, ORN, ORR | 1 | 2 | М | 1 |
| Predicate logical, flag setting | ANDS, BICS, EORS, MOV, NANDS, NORS, NOTS, ORNS, ORRS | 1 | 2 | М | 1 |
| Predicate reverse | REV | 2 | 2 | М | - |
| Predicate select | SEL | 1 | 2 | М | - |
| Predicate set | PFALSE, PTRUE | 2 | 2 | М | - |
| Predicate set/initialize, set flags | PTRUES | 2 | 2 | М | - |
| Predicate find first, next | PFIRST, PNEXT | 2 | 2 | М | - |
| Predicate test | PTEST | 1 | 2 | М | - |
| Predicate transpose | TRN1, TRN2 | 2 | 2 | М | - |
| Predicate unpack and widen | PUNPKHI, PUNPKLO | 2 | 2 | М | - |
| Predicate zip/unzip | ZIP1, ZIP2, UZP1, UZP2 | 2 | 2 | М | - |

Notes:

1. When the governing predicate is the same as destination, the latency is increased by one cycle.

3.25 SVE integer instructions

Table 3-24 SVE integer instructions

| Instruction Group | SVE Instruction | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--------------------------------------|--|-----------------|-------------------------|--------------------|-------|
| Aithmetic, absolute diff | SABD, UABD | 2 | 2 | V | - |
| Arithmetic, absolute diff accum | SABA, UABA | 4(1) | 2 | V | 2 |
| Arithmetic, absolute diff accum long | SABALB, SABALT, UABALB, UABALT | 4(1) | 2 | V | 2 |
| Arithmetic, absolute diff long | SABDLB, SABDLT, UABDLB, UABDLT | 2 | 2 | V | - |
| Arithmetic, basic | ABS, ADD, ADR, CNOT, NEG, SADDLB, SADDLT, SADDWB, SADDWT, SHADD, SHSUB, SHSUBLT, SSUBLBT, SSUBLT, SSUBLT, SSUBWB, SUBHNT, SUBHNT, SUBHNT, SUBHNT, SUBHNT, UADDLB, UADDLT, UADDWB, UADDWT, UHADD, UHSUB, USUBLB, USUBWT, USUBWB, USUBWT | 2 | 2 | V | |

| Instruction Group | SVE Instruction | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|---|--|-----------------|-------------------------|-----------------------|-------|
| Arithmetic, complex | ADDHNB, ADDHNT, RADDHNB, RADDHNT, RSUBHNB, RSUBHNT, SQABS, SQADD, SQNEG, SQSUB, SQSUBR, SRHADD, SUQADD, UQADD, UQSUB, UQSUBR, URHADD, USQADD | 2 | 2 | V | |
| Arithmetic, large integer | ADCLB, ADCLT, SBCLB, SBCLT | 2 | 2 | V | - |
| Arithmetic, pairwise add | ADDP | 2 | 2 | V | - |
| Arithmetic, pairwise add and accum long | SADALP, UADALP | 4(1) | 2 | V | 2 |
| Arithmetic, shift | ASR, ASRR, LSL, LSLR, LSR, LSRR | 2 | 1 | V1 | - |
| Arithmetic, shift and accumulate | SRSRA, SSRA, URSRA, USRA | 4(1) | 1 | V1 | 2 |
| Arithmetic, shift by immediate | SHRNB, SHRNT, SSHLLB, SSHLLT, USHLLB, USHLLT | 2 | 2 | V | - |
| Arithmetic, shift by immediate and insert | SLI, SRI | 2 | 2 | V | - |
| Arithmetic, shift complex | RSHRNB, RSHRNT, SQRSHL, SQRSHLR, SQRSHRNB, SQRSHRNT, SQRSHRUNB, SQRSHRUNT, SQSHL, SQSHLR, SQSHRNB, SQSHRNT, SQSHRUNB, SQSHRUNT, UQRSHRUNT, UQRSHLR, UQRSHRNB, UQRSHRNB, UQRSHRNB, UQRSHRNB, UQRSHRNB, UQSHL, UQSHLR, UQSHRNB, UQSHRNB, | 4 | 2 | V | |
| Arithmetic, shift right for divide | ASRD | 4 | 2 | V | - |

| Instruction Group | SVE Instruction | Exec | Execution | Utilized | Notes |
|---|--|---------|-------------|-----------|-------|
| | | Latency | Throughput | Pipelines | |
| Arithmetic, shift rounding | SRSHL, SRSHLR, SRSHR, URSHL, URSHLR, URSHR | 4 | 2 | V | - |
| Bit manipulation | BDEP, BEXT, BGRP | 6 | 1/2 | V1 | - |
| Bitwise select | BSL, BSL1N, BSL2N, NBSL | 2 | 2 | V | - |
| Count/reverse bits | CLS, CLZ, CNT, RBIT | 2 | 2 | V | - |
| Broadcast logical bitmask immediate to vector | DUPM, MOV | 2 | 2 | V | - |
| Compare and set flags | CMPEQ, CMPGE, CMPGT, CMPHI, CMPHS, CMPLE, CMPLO, CMPLS, CMPLT, CMPNE | 2 | 1 | VO | 1 |
| Complex add | CADD, SQCADD | 2 | 2 | V | - |
| Complex dot product 8-bit element | CDOT | 3(1) | 2 | V | 2 |
| Complex dot product 16-bit element | CDOT | 3(1) | 1 | VO | 2 |
| Complex multiply-add B, H, S element size | CMLA | 4(1) | 1(1) | VO | 2 |
| Complex multiply-add D element size | CMLA | 5(3) | 1/2 | VO | 2 |
| Conditional extract operations, scalar form | CLASTA, CLASTB | 8 | 1 | MO, V | - |
| Conditional extract operations, SIMD&FP scalar and vector forms | CLASTA, CLASTB, COMPACT, SPLICE | 3 | 1 | V1 | - |
| Convert to floating point, 64b to float or convert to double | SCVTF, UCVTF | 3 | 1 | VO | - |
| Convert to floating point, 32b to single or half | SCVTF, UCVTF | 4 | 1/2 | VO | - |
| Convert to floating point, 16b to half | SCVTF, UCVTF | 6 | 1/4 | VO | - |
| Copy, scalar | CPY | 5 | 1 | MO, V | - |
| Copy, scalar SIMD&FP or imm | CPY | 2 | 2 | V | - |
| Divides, 32 bit | SDIV, SDIVR, UDIV, UDIVR | 7 to 12 | 1/11 to 1/7 | VO | 3 |
| Divides, 64 bit | SDIV, SDIVR, UDIV, UDIVR | 7 to 20 | 1/20 to 1/7 | VO | 3 |
| Dot product, 8 bit | SDOT, UDOT | 3(1) | 2 | V | 2 |

| Instruction Group | SVE Instruction | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|---|-----------------|-------------------------|--------------------|-------|
| Dot product, 8 bit, using signed and unsigned integers | SUDOT, USDOT | 3(1) | 2 | V | 2 |
| Dot product, 16 bit | SDOT, UDOT | 3(1) | 1 | VO | 2 |
| Duplicate, immediate and indexed form | DUP, MOV | 2 | 2 | V | - |
| Duplicate, scalar form | DUP, MOV | 3 | 1 | MO | - |
| Extend, sign or zero | SXTB, SXTH, SXTW, UXTB, UXTH, UXTW | 2 | 2 | V | - |
| Extract | EXT | 2 | 2 | V | - |
| Extract narrow saturating | SQXTNB, SQXTNT, SQXTUNB, SQXTUNT, UQXTNB, UQXTNT | 4 | 2 | V | - |
| Extract element after operation, SIMD and FP scalar form | LASTA, LASTB | 3 | 1 | V1 | - |
| Extract element after operation, scalar | LASTA, LASTB | 6 | 1 | V1, M0 | - |
| Histogram operations | HISTCNT, HISTSEG | 2 | 2 | V | - |
| Horizontal operations, B, H, S form, immediate operands only | INDEX | 4 | 1 | VO | - |
| Horizontal operations, B, H, S form, scalar, immediate operands/ scalar operands only / immediate, scalar operands | INDEX | 7 | 1 | M0, V0 | - |
| Horizontal operations, D form, immediate operands only | INDEX | 5 | 1/2 | VO | - |
| Horizontal operations, D form, scalar, immediate operands/ scalar operands only / immediate, scalar operands | INDEX | 8 | 1/4 | M0, V0 | - |
| Insert operation, SIMD and FP scalar form | INSR | 2 | 2 | V | - |
| Insert operation, scalar | INSR | 5 | 1 | V, MO | - |
| Logical | AND, BIC, EON, EOR, EORBT, EORTB, MOV, NOT, ORN, ORR | 2 | 2 | V | - |
| Max/min, basic and pairwise | SMAX, SMAXP, SMIN, SMINP, UMAX, UMAXP UMIN, UMINP | 2 | 2 | V | - |

| Instruction Group | SVE Instruction | Exec | Execution | Utilized | Notes |
|--|---|---------|------------|-----------|-------|
| | | Latency | Throughput | Pipelines | |
| Matching operations | MATCH, NMATCH | 2 | 1 | V0, M | 1 |
| Matrix multiply-accumulate | SMMLA, UMMLA, USMMLA | 3(1) | 2 | V | 2 |
| Move prefix | MOVPRFX | 2 | 2 | V | - |
| Multiply, B, H, S element size | MUL, SMULH, UMULH | 4 | 1 | VO | - |
| Multiply, D element size | MUL, SMULH, UMULH | 5 | 1/2 | VO | - |
| Multiply long | SMULLB, SMULLT, UMULLB, UMULLT | 4 | 1 | VO | - |
| Multiply accumulate, B, H, S element size | MLA, MLS | 4(1) | 1 | VO | 2 |
| Multiply accumulate, D element size | MLA, MLS, MAD, MSB, | 5(3) | 1/2 | VO | 2 |
| Multiply accumulate long | SMLALB, SMLSLB, SMLSLT, UMLALB, UMLALT, UMLSLB, UMLSLT | 4(1) | 1 | VO | 2 |
| Multiply accumulate saturating doubling long regular | SQDMLALB, SQDMLALT, SQDMLALBT, SQDMLSLB, SQDMLSLT, SQDMLSLBT | 4(2) | 1 | VO | 4 |
| Multiply saturating doubling high, B, H, S element size | SQDMULH | 4 | 1 | VO | - |
| Multiply saturating doubling high, D element size | SQDMULH | 5 | 1/2 | VO | - |
| Multiply saturating doubling long | SQDMULLB, SQDMULLT | 4 | 1 | VO | - |
| Multiply saturating rounding doubling regular/complex accumulate, B, H, S element size | SQRDMLAH, SQRDMLSH, SQRDCMLAH | 4(2) | 1 | VO | 4 |
| Multiply saturating rounding doubling regular/complex accumulate, D element size | SQRDMLAH, SQRDMLSH, SQRDCMLAH | 5(3) | 1/2 | VO | 4 |
| Multiply saturating rounding doubling regular/complex, B, H, S element size | SQRDMULH | 4 | 1 | VO | - |

| Instruction Group | SVE Instruction | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|---|---|-----------------|-------------------------|--------------------|-------|
| Multiply saturating rounding doubling regular/complex, D element size | SQRDMULH | 5 | 1/2 | VO | - |
| Multiply/multiply long, (8x8) polynomial | PMUL, PMULLB, PMULLT | 2 | 2 | V | - |
| Predicate counting vector | CNT, DECB, DECH, DECW, DECD, INCB, INCH, INCW, INCD, SQDECB, SQDECH, SQDECD, SQINCB, SQINCH, SQINCD, UQDECB, UQDECH, UQDECH, UQDECH, UQDECD, UQINCB, UQINCH, UQINCH, UQINCD | 2 | 2 | V | |
| Reciprocal estimate | URECPE, URSQRTE | 4 | 1/2 | VO | - |
| Reduction, arithmetic, B form | SADDV, UADDV, SMAXV, SMINV, UMAXV, UMINV | 9 | 1/2 | V, V1 | - |
| Reduction, arithmetic, H form | SADDV, UADDV, SMAXV, SMINV, UMAXV, UMINV | 8 | 1 | V, V1 | - |
| Reduction, arithmetic, S form | SADDV, UADDV, SMAXV, SMINV, UMAXV, UMINV | 6 | 2/3 | V, V1 | - |
| Reduction, arithmetic, D form | SMAXV, SMINV, UMAXV, UMINV | 4 | 1 | V | - |
| Reduction, logical | ANDV, EORV, ORV | 6 | 1 | V, V1 | - |
| Reverse, vector | REV, REVB, REVH, REVW | 2 | 2 | V | - |
| Select, vector form | MOV, SEL | 2 | 2 | V | - |
| Table lookup | TBL | 2 | 2 | V | - |
| Table lookup extension | TBX | 2 | 2 | V | - |
| Transpose, vector form | TRN1, TRN2 | 2 | 2 | V | - |

| Instruction Group | SVE Instruction | Exec Latency | | Utilized Pipelines | Notes |
|-------------------|---|-----------------|---|-----------------------|-------|
| Unpack and extend | SUNPKHI, SUNPKLO, UUNPKHI, UUNPKLO | 2 | 2 | ٧ | |
| Zip/unzip | UZP1, UZP2, ZIP1, ZIP2 | 2 | 2 | V | - |

Notes:

- 1. When the governing predicate is the same as destination, the latency is increased by one cycle.
- 2. SVE accumulate pipelines support late-forwarding of accumulate operands from similar µOPs, allowing a typical sequence of such µOPs to issue one every N cycles (accumulate latency N shown in parentheses).
- 3. SVE integer divide operations are performed using an iterative algorithm and block subsequent similar operations to the same pipeline until complete.
- 4. Same as 2 except that for saturating instructions require an extra cycle of latency for late-forwarding accumulate operands.

3.26 SVE floating-point instructions

Table 3-25 SVE floating-point instructions

| Instruction Group | SVE Instruction | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|---|--|-----------------|-------------------------|--------------------|-------|
| Floating point absolute value/difference | FABD, FABS | 2 | 2 | V | - |
| Floating point arithmetic | FADD, FADDP, FNEG, FSUB, FSUBR | 2 | 2 | V | - |
| Floating point associative add, F16 | FADDA | 10 | 1/9 | V1 | - |
| Floating point associative add, F32 | FADDA | 6 | 1/5 | V1 | - |
| Floating point associative add, F64 | FADDA | 4 | 2 | V | - |
| Floating point compare | FACGE, FACGT, FACLE, FACLT, FCMEQ, FCMGE, FCMGT, FCMLE, FCMLT, FCMNE, FCMUO | 2 | 1 | VO | - |
| Floating point complex add | FCADD | 3 | 2 | V | - |
| Floating point complex multiply add | FCMLA | 5(2) | 2 | V | 1 |
| Floating point convert, long or narrow (F16 to F32 or F32 to F16) | FCVT, FCVTLT, FCVTNT | 4 | 1/2 | VO | - |

| Instruction Group | uction Group SVE Instruction Exec Execution Latency Throughput | | | Utilized Pipelines | Notes |
|---|--|------|-------|-----------------------|-------|
| Floating point convert, long or narrow (F16 to F64, F32 to F64, F64 to F32 or F64 to F16) | FCVT, FCVTLT, FCVTNT | 3 | 1 | VO | - |
| Floating point convert, round to odd | FCVTX, FCVTXNT | 3 | 3 1 | | - |
| Floating point base2 log, F16 | FLOGB | 6 | 1/4 | VO | - |
| Floating point base2 log, F32 | FLOGB | 4 | 1/2 | VO | - |
| Floating point base2 log, F64 | FLOGB | 3 | 1 | VO | - |
| Floating point convert to integer, F16 | FCVTZS, FCVTZU | 6 | 1/4 | VO | - |
| Floating point convert to integer, F32 | FCVTZS, FCVTZU | 4 | 1/2 | VO | - |
| Floating point convert to integer, F64 | FCVTZS, FCVTZU | 3 | 1 | VO | - |
| Floating point copy | FCPY, FDUP, FMOV | 2 | 2 | V | - |
| Floating point divide, F16 | FDIV, FDIVR | 13 | 1/8 | V1 | 2 |
| Floating point divide, F32 | FDIV, FDIVR | 11 | 1/4 | V1 | 2 |
| Floating point divide, F64 | FDIV, FDIVR | 14 | 1/2 | V1 | 2 |
| Floating point min/max pairwise | FMAXP, FMAXNMP, FMINP, FMINNMP | 2 | 2 | V | - |
| Floating point min/max | FMAX, FMIN, FMAXNM, FMINNM | 2 | 2 | V | - |
| Floating point multiply | FSCALE, FMUL, FMULX | 3 | 2 | V | - |
| Floating point multiply accumulate | FMLA, FMLS, FMAD, FMSB, FNMAD, FNMLA, FNMLS, FNMSB | 4(2) | 2 | V | 1 |
| Floating point multiply add/sub accumulate long | FMLALB, FMLALT, FMLSLB, FMLSLT | 4(2) | 2 | V | - |
| Floating point reciprocal estimate, F16 | FRECPE, FRECPX, FRSQRTE | 6 | 6 1/4 | | - |
| Floating point reciprocal estimate, F32 | FRECPE, FRECPX, FRSQRTE | 4 | 4 ½ | | - |
| Floating point reciprocal estimate, F64 | FRECPE, FRECPX, FRSQRTE | 3 | 3 1 | | - |
| Floating point reciprocal step | FRECPS, FRSQRTS | 4 | 2 | V | - |

| Instruction Group | SVE Instruction | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|---|---|-----------------|-------------------------|--------------------|-------|
| Floating point reduction, F16 | FADDV, FMAXNMV, FMAXV, FMINNMV, FMINV | 8 | 1/2 | V | - |
| Floating point reduction, F32 | FADDV, FMAXNMV, FMAXV, FMINNMV, FMINV | 6 | 2/3 | V | - |
| Floating point reduction, F64 | FADDV, FMAXNMV, FMAXV, FMINNMV, FMINV | 4 | 1 | V | - |
| Floating point round to integral, F16 | FRINTA, FRINTI, FRINTM, FRINTN, FRINTP, FRINTX, FRINTZ | 6 | 1/4 | VO | - |
| Floating point round to integral, F32 | FRINTA, FRINTI, FRINTM, FRINTN, FRINTP, FRINTX, FRINTZ | 4 | 1/2 | VO | - |
| Floating point round to integral, F64 | FRINTA, FRINTI, FRINTM, FRINTN, FRINTP, FRINTX, FRINTZ | 3 | 1 | VO | - |
| Floating point square root, F16 | FSQRT | 13 | 1/8 | V1 | 2 |
| Floating point square root, F32 | FSQRT | 11 | 1/4 | V1 | 2 |
| Floating point square root F64 | FSQRT | 14 | 1/2 | V1 | 2 |
| Floating point trigonometric exponentiation | FEXPA | 3 | 1 | V1 | - |
| Floating point trigonometric multiply add | FTMAD | 4 | 2 | V | - |
| Floating point trigonometric, miscellaneous | FTSMUL, FTSSEL | 3 | 2 | V | - |

Notes:

- 1. SVE multiply-accumulate pipelines support late-forwarding of accumulate operands from similar μ OPs, allowing a typical sequence of floating-point multiply-accumulate μ OPs to issue one every N cycles (accumulate latency N shown in parentheses).
- 2. SVE divide and square root operations block subsequent similar operations to the same pipeline for N cycles where N equals the number of SIMD lanes 1.

3.27 SVE BFloat16 (BF16) instructions

Table 3-26 SVE Bfloat16 (BF16) instructions

| Instruction Group | SVE Instruction | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|----------------------------|---------------------|-----------------|-------------------------|-----------------------|-------|
| Convert, F32 to BF16 | BFCVT, BFCVTNT | 4 | 1 | V01 | - |
| Dot product | BFDOT | 5(3) | 2 | V | 1 |
| Matrix multiply accumulate | BFMMLA | 6(4) | 2 | V | 1 |
| Multiply accumulate long | BFMLALB, BFMLALT | 5(2) | 2 | V | 1 |

Notes:

1. SVE pipelines that execute these instructions support late-forwarding of accumulate operands from similar μ OPs, allowing a typical sequence of μ OPs to issue one every N cycles (accumulate latency N shown in parentheses).

3.28 SVE Load instructions

The latencies shown assume the memory access hits in the Level 1 Data Cache and represent the maximum latency to load all the vector registers written by the instruction. Compared to standard loads, an extra cycle is required to forward results to vector pipelines.

Table 3-27 SVE Load instructions

| Instruction Group | SVE Instruction | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|--|-----------------|-------------------------|-----------------------|-------|
| Load vector | LDR | 6 | 3 | L | - |
| Load predicate | LDR | 6 | 2 | L, M | - |
| Contiguous load, scalar + imm | LD1B, LD1D, LD1H, LD1W, LD1SB, LD1SH, LD1SW, | 6 | 3 | L | - |
| Contiguous load, scalar + scalar | LD1B, LD1D, LD1H, LD1W, LD1SB, LD1SH LD1SW | 6 | 3 | L | - |
| Contiguous load broadcast, scalar + imm | LD1RB, LD1RH, LD1RD, LD1RW, LD1RSB, LD1RSH, LD1RSW, LD1RQB, LD1RQD, LD1RQH, LD1RQW | 6 | 3 | L | - |

| Instruction Group | SVE Instruction | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|---|-----------------|-------------------------|--------------------|-------|
| Contiguous load broadcast, scalar + scalar | LD1RQB, LD1RQD, LD1RQH, LD1RQW | 6 | 3 | L | - |
| Non temporal load, scalar + imm | LDNT1B, LDNT1D, LDNT1H, LDNT1W | 6 | 3 | L | - |
| Non temporal load, scalar + scalar | LDNT1B, LDNT1D, LDNT1H, LDNT1W | 6 | 3 | L | - |
| Non temporal gather load, vector + scalar 32-bit element size | LDNT1B, LDNT1H, LDNT1W, LDNT1SB, LDNT1SH | 9 | 1 | L, V | - |
| Non temporal gather load, vector + scalar 64-bit element size | LDNT1B, LDNT1D, LDNT1H, LDNT1W, LDNT1SB, LDNT1SH, LDNT1SW | 9 | 1/2 | L, V | - |
| Contiguous first faulting load, scalar + scalar | LDFF1B, LDFF1D, LDFF1H, LDFF1SB, LDFF1SH, LDFF1SW | 6 | 3 | L, I | - |
| Contiguous non faulting load, scalar + imm | LDNF1B, LDNF1D, LDNF1H, LDNF1W, LDNF1SB, LDNF1SH, LDNF1SW | 6 | 3 | L | - |
| Contiguous Load two structures to two vectors, scalar + imm | LD2B, LD2D, LD2H, LD2W | 8 | 1 | V, L | - |
| Contiguous Load two structures to two vectors, scalar + scalar | LD2B, LD2D, LD2H, LD2W | 9 | 1 | V, L, I | - |
| Contiguous Load three structures to three vectors, scalar + imm | LD3B, LD3D, LD3H, LD3W | 9 | 2/3 | V, L | - |
| Contiguous Load three structures to three vectors, scalar + scalar | LD3B, LD3D, LD3H, LD3W | 10 | 2/3 | V, L, I | - |

| Instruction Group | SVE Instruction | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|--|-----------------|-------------------------|-----------------------|-------|
| Contiguous Load four structures to four vectors, scalar + imm | LD4B, LD4D, LD4H LD4W | 9 | 1/4 | V, L | - |
| Contiguous Load four structures to four vectors, scalar + scalar | LD4B, LD4D, LD4H, LD4W | 10 | 1/4 | L, V, I | - |
| Gather load, vector + imm, 32- bit element size | LD1B, LD1H, LD1W, LD1SB, LD1SH, LDFF1B, LDFF1H, LDFF1W, LDFF1SB, LDFF1SH | 9 | 1/2 | L, V | - |
| Gather load, vector + imm, 64- bit element size | LD1B, LD1D, LD1H, LD1W, LD1SB, LD1SH, LD1SW, LDFF1B, LDFF1D LDFF1H, LDFF1W, LDFF1SB, LDFF1SH, LDFF1SW | 9 | 1 | L, V | - |
| Gather load, 32-bit scaled offset | LD1H, LD1SH, LDFF1H, LDFF1SH, LD1W, LDFF1W, LDFF1SW | 10 | 1/2 | L, V | - |
| Gather load, 32-bit unpacked unscaled offset | LD1B, LD1SB, LDFF1B, LDFF1SB, LD1D, LDFF1D, LD1H, LD1SH, LDFF1H, LDFF1SH, LD1W, LD1SW, LDFF1W, LDFF1SW | 9 | 1 | L, V | - |

3.29 SVE Store instructions

Stores MOPs are split into store address and store data μ OPs. Once executed, stores are buffered and committed in the background. The latency represents the maximum latency to store all the vector registers written to memory by the instruction.

Table 3-28 SVE Store instructions

| Instruction Group | SVE Instruction | Exec Latency | Execution Throughput | Utilized Pipelines | Notes | |
|---|---|-----------------|-------------------------|-----------------------|-------|--|
| Store from predicate reg | STR | 1 | 2 | SA | - | |
| Store from vector reg | STR | 2 | 2 | SA, V | - | |
| Contiguous store, scalar + imm | ST1B, ST1H, ST1D, ST1W | 2 | 2 | SA, V | - | |
| Contiguous store, scalar + scalar | ST1H | 2 | 2 | SA, I, V | - | |
| Contiguous store, scalar + scalar | ST1B, ST1D, ST1W | 2 | 2 | SA, V | - | |
| Contiguous store two structures from two vectors, scalar + imm | ST2B, ST2H, ST2D, ST2W | 4 | 1 | SA, V | - | |
| Contiguous store two structures from two vectors, scalar + scalar | ST2H | 4 | 1 | SA, I, V | - | |
| Contiguous store two structures from two vectors, scalar + scalar | ST2B, ST2D, ST2W | 4 | 1 | SA, V | - | |
| Contiguous store three structures from three vectors, scalar + imm | ST3B, ST3D, ST3H, ST3W | 7 | 2/9 | SA, V | - | |
| Contiguous store three structures from three vectors, scalar + scalar | ST3H | 7 | 2/9 | SA, I, V | - | |
| Contiguous store three structures from three vectors, scalar + scalar | ST3B, ST3D, ST3W | 7 | 2/9 | SA, I, V | - | |
| Contiguous store four structures from four vectors, scalar + imm | ST4B, ST4D, ST4H, ST4W | 11 | 1/9 | SA, V | - | |
| Contiguous store four structures from four vectors, scalar + scalar | ST4H | 11 | 1/9 | SA, I, V | - | |
| Contiguous store four structures from four vectors, scalar + scalar | ST4B, ST4D, ST4W | 11 | 1/9 | SA, I, V | - | |
| Non temporal store, scalar + imm | STNT1B, STNT1D, STNT1H, STNT1W | 2 | 2 | SA, V | - | |
| Non temporal store, scalar + scalar | STNT1H | 2 | 2 | SA, I, V | - | |

| Instruction Group | SVE Instruction | Exec Latency | Execution Throughput | Utilized Pipelines | Notes | |
|---|---|-----------------|-------------------------|-----------------------|-------|--|
| Non temporal store, scalar + scalar | STNT1B, STNT1D, STNT1W | 2 | 2 | SA, V | - | |
| Scatter non temporal store, vector + scalar 32-bit element size | STNT1B, STNT1H, STNT1W | 4 | 1/2 | SA, V | - | |
| Scatter non temporal store, vector + scalar 64-bit element size | STNT1B, STNT1D, STNT1H, STNT1W | 2 | 1 | SA, V | - | |
| Scatter store vector + imm 32- bit element size | ST1B, ST1H, ST1W | 4 | 1/2 | SA, V | - | |
| Scatter store vector + imm 64- bit element size | ST1B, ST1D, ST1H, ST1W | 2 | 1 | SA, V | - | |
| Scatter store, 32-bit scaled offset | ST1H, ST1W | 4 | 1/2 | SA, V | - | |
| Scatter store, 32-bit unpacked unscaled offset | ST1B, ST1D, ST1H, ST1W | 2 | 1 | SA, V | - | |
| Scatter store, 32-bit unpacked scaled offset | ST1D, ST1H, ST1W | 2 | 1 | SA, V | - | |
| Scatter store, 32-bit unscaled offset | ST1B, ST1H, ST1W | 4 | 1/2 | SA, V | - | |
| Scatter store, 64-bit scaled offset | ST1D, ST1H, ST1W | 2 | 1 | SA, V | - | |
| Scatter store, 64-bit unscaled offset | ST1B, ST1D, ST1H, ST1W | 2 | 1 | SA, V | - | |

3.30 SVE Miscellaneous instructions

Table 3-29 SVE miscellaneous instructions

| Instruction Group | SVE Instruction | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|--|-----------------|-----------------|-------------------------|-----------------------|-------|
| Read first fault register, unpredicated | RDFFR | 2 | 1 | MO | - |
| Read first fault register, predicated | RDFFR | 3 | 1 | M0, M | 1 |
| Read first fault register and set flags | RDFFRS | 3 | 1 | M0, M | 1 |
| Set first fault register | SETFFR | 2 | 1 | MO | - |
| Write to first fault register | WRFFR | 2 | 1 | M0 | - |

Notes:

1. When destination is same as the governing predicate, the latency of the instruction increases by one cycle.

3.31 SVE Cryptographic instructions

Table 3-30 SVE cryptographic instructions

| Instruction Group | AArch64 Instructions | Exec Latency | Execution Throughput | Utilized Pipelines | Notes |
|-------------------|------------------------------|-----------------|-------------------------|-----------------------|-------|
| Crypto AES ops | AESD, AESE, AESIMC, AESMC | 2 | 2 | V | - |
| Crypto SHA3 ops | BCAX, EOR3, RAX1, XAR | 2 | 2 | V | - |
| Crypto SM4 ops | SM4E, SM4EKEY | 4 | 1 | VO | - |

4 Special considerations

4.1 Dispatch constraints

Dispatch of μ OPs from the in-order portion to the out-of-order portion of the microarchitecture includes several constraints. It is important to consider these constraints during code generation to maximize the effective dispatch bandwidth and subsequent execution bandwidth of Neoverse V3AE.

The dispatch stage can process up to 10 MOPs per cycle and dispatch up to 20 μ OPs per cycle, with the following limitations on the number of μ OPs of each type that may be simultaneously dispatched.

Up to 4 µOPs utilizing the S or B pipelines

Up to 4 µOPs utilizing the M pipelines

Up to 2 µOPs utilizing the M0 pipelines

Up to 2 µOPs utilizing the VO pipeline

Up to 2 µOPs utilizing the V1 pipeline

Up to 6 µOPs utilizing the L pipelines

In the event there are more μ OPs available to be dispatched in a given cycle than can be supported by the constraints above, μ OPs will be dispatched in oldest to youngest age-order to the extent allowed by the above.

4.2 Optimizing memory routines

To achieve maximum throughput for memory copy (or similar loops), one should do the following.

Unroll the loop to include multiple load and store operations per iteration, minimizing the overheads of looping.

Align loads on 16B boundary wherever possible.

Use non-writeback forms of LDP and STP/STR instructions interleaving them like shown in the examples below:

For forward copies:

```
Loop start:
   SUBS x2, x2, #96
   LDP q3, q4, [x1, #0]
   STP q3, q4, [x0, #0]
   LDP q3, q4, [x1, #32]
   STP
       q3,q4,[x0,#32]
   LDP
         q3,q4,[x1,#64]
   STP
         q3,q4,[x0,#64]
   ADD
         x1,x1,#96
   ADD
         x0, x0, #96
   BGT Loop_start
```

For backward copies

```
Loop start:
   SUBS x2, x2, #96
   LDP q4,q3,[x1,#-32]
   STR q3, [x0, #-16]
   STR q4, [x0, #-32]
   LDP
         q4,q3,[x1,#-64]
   STR q3, [x0, #-48]
   STR
LDP
         q4, [x0, #-64]
         q4,q3,[x1,#-96]
   STP
         q3, [x0, #-80]
  STR
         q4, [x0, #-96]
   SUB
         x1,x1,#96
   SUB x0, x0, #96
   BGT Loop start
```

If the memory locations being copied are non-cacheable, the non-temporal version of LDPQ (LDNPQ) should be used. STPQ/STRQ should still be used for the stores.

Similarly, it Is recommended to use LDPQ to achieve maximum throughput for memcmp (memory compare) loops that compare cacheable memory. LDNPQ should be used for non-cacheable memory.

To achieve maximum throughput on memset, it is recommended that one do the following.

Unroll the loop to include multiple store operations per iteration, minimizing the overheads of looping.

```
Loop_start:

STP q1,q3,[x0,#0]

STP q1,q3,[x0,#0x20]

STP q1,q3,[x0,#0x40]

STP q1,q3,[x0,#0x60]

ADD x0,x0,#0x80

SUBS x2,x2,#0x80

B.GT Loop_start
```

To achieve maximum performance on memset to zero, it is recommended that one use DC ZVA instead of STP. An optimal routine might look something like the following.

4.3 Load/Store alignment

The Armv8-A architecture allows many types of load and store accesses to be arbitrarily aligned. The Neoverse V3AE core handles most unaligned accesses without performance penalties. However, there are cases which could reduce bandwidth or incur additional latency, as described below.

- Load operations that cross a cache-line (64-byte) boundary.
- Quad-word load operations that are not 4B aligned.
- Store operations that cross a 32B boundary.

4.4 Store to Load Forwarding

The Neoverse V3AE core allows data to be forwarded from store instructions to a load instruction with the restrictions mentioned below:

Load start address should align with the start or middle address of the older store

Loads of size greater than 8 bytes can get the data forwarded from a maximum of 2 stores. If there are 2 stores, then each store should forward to either first or second half of the load

Loads of size less than or equal to 4 bytes can get their data forwarded from only 1 store

4.5 AES encryption/decryption

Neoverse V3AE can issue two AESE/AESMC/AESD/AESIMC instruction every cycle (fully pipelined) with an execution latency of two cycles. Note that pairs of dependent AESE/AESMC and AESD/AESIMC instructions are higher performance when they are adjacent in the program code and both instructions use the same destination register. The better performance is due to the abovementioned pairs being fused (see Section 4.10 on Instruction Fusion). This means encryption or decryption for at least four data chunks should be interleaved for maximum performance:

```
AESE data0, key_reg
AESMC data0, data0
AESE data1, key_reg
AESMC data1, data1
AESE data2, key_reg
AESMC data2, data2
AESE data3, key_reg
AESMC data3, data3
```

4.6 Region based fast forwarding

The forwarding logic in the V pipelines is optimized to provide optimal latency for instructions which are expected to commonly forward to one another. The effective latency of FP and ASIMD instructions as described in section 3 is increased by one cycle if the producer and consumer instructions are not part of the same forwarding region. These optimized forwarding regions are defined in the following table.

Table 4-1 Optimized forwarding regions

| Region | Instruction Types | Notes |
|--------|---|-------|
| 1 | ASIMD/SVE ALU, ASIMD/SVE shift, ASIMD/scalar insert and move, ASIMD/SVE abs/cmp/max/min and the ASIMD miscellaneous instructions in table 3-18. | 1 |
| 2 | FP/ASIMD/SVE multiply, FP/ASIMD/SVE multiply-accumulate, FP compare, FP add/sub and the ASIMD miscellaneous instructions in table 3-18. | 1,2,3 |
| 3 | ASIMD/SVE Crypto and SHA1/SHA256 | - |
| 4 | ASIMD/SVE AES, ASIMD/SVE polynomial multiply and all the instruction types in region 1. | 1 |
| 5 | ASIMD/SVE BFDOT and BFMMLA instructions | - |

Notes:

- 1. Reciprocal step and estimate instructions are excluded from this region.
- 2. ASIMD extract narrow, saturating instructions are excluded from this region.
- 3. ASIMD miscellaneous instructions can only be consumers of this region.

The following instructions are not a part of any region:

- FP div/sqrt
- FP convert and rounding instructions that do not write to general purpose registers
- ASIMD integer mul/mac
- ASIMD reduction

In addition to the regions mentioned in the table above, all instructions in regions 1 and 2 can fast forward to FP/ASIMD/SVE stores, FP/ASIMD vector to integer register transfers and ASIMD converts that write to general purpose registers.

More special notes about the forwarding region in table 4-1:

- Element sources used by FP multiply and multiply-accumulate operations cannot be consumers.
- Complex ASIMD shift by immediate/register and shift accumulate instructions cannot be producers (see section 3.16) in region 1.
- ASIMD extract narrow, saturating instructions cannot be producers (see section 3.19) in region 1.
- ASIMD absolute difference accumulate and pairwise add and accumulate instructions cannot be producers (see section 3.16) in region 1.
- For FP producer-consumer pairs, the precision of the instructions should match (single, double or half) in region 2.

• Pair-wise FP instructions cannot be producers or consumers in region 2.

It is not advisable to interleave instructions belonging to different regions. Also, certain instructions can only be producers or consumers in a particular region but not both (see footnote 3 for table 4-1). For example, the code below interleaves producers and consumers from regions 1 and 2. This will result in and additional latency of 1 cycle as seen by FMUL.

FSUB v27.2s, v28.2s, v20.2s - Region 2

FADD v20.2s, v28.2s, v20.2s - Region 2

MOV v27.s[1], v20.s[1] - Region 2 producer but not a region 2 consumer

FMUL v26.2s, v27.2s, v6.2s - Region 2

4.7 Branch instruction alignment

Branch instruction and branch target instruction alignment and density can affect performance.

When possible, a branch and its target should be located within the same 8MB aligned memory region. For frequently executed taken branches, it is recommended that the branch and its target be located within the same 4KB aligned memory region.

Aligning subroutine entry points and branch targets to 32-byte boundaries will ensure that the subsequent fetch can maximize bandwidth following the taken branch by bringing in all useful instructions.

For loops which comprise 32 or fewer instruction bytes, it is preferred that the loop be located entirely within a single aligned 32-byte instruction memory region.



For best case performance, avoid placing more than four branch instructions within an aligned 32-byte instruction memory region.

4.8 FPCR self-synchronization

Programmers and compiler writers should note that writes to the FPCR register are self-synchronizing, i.e. its effect on subsequent instructions can be relied upon without an intervening context synchronizing operation.

4.9 Special register access

The Neoverse V3AE core performs register renaming for general purpose registers to enable speculative and out-of-order instruction execution. But most special-purpose registers are not renamed. Instructions that read or write non-renamed registers are subjected to one or more of the following additional execution constraints.

• Non-Speculative Execution – Instructions may only execute non-speculatively.

- In-Order Execution Instructions must execute in-order with respect to other similar instructions or in some cases all instructions.
- Flush Side-Effects Instructions trigger a flush side-effect after executing for synchronization.

The table below summarizes various special-purpose register read accesses and the associated execution constraints or side-effects.

Table 4-2 Special-purpose register read accesses

| Register Read | Non-Speculative | In- Order | Flush Side-Effect | Notes |
|---------------|-----------------|--------------|-------------------|-------|
| APSR | Yes | Yes | No | 3 |
| CurrentEL | No | Yes | No | - |
| DAIF | No | Yes | No | - |
| DLR_EL0 | No | Yes | No | - |
| DSPSR_ELO | No | Yes | No | - |
| ELR_* | No | Yes | No | - |
| FPCR | No | Yes | No | - |
| FPSCR | Yes | Yes | No | 2 |
| FPSR | Yes | Yes | No | 2 |
| NZCV | No | No | No | 1 |
| SP_* | No | No | No | 1 |
| SPSel | No | Yes | No | - |
| SPSR_* | No | Yes | No | - |
| FFR | No | Yes | No | - |

Notes:

- 1. The NZCV and SP registers are fully renamed.
- 2. FPSR/FPSCR reads must wait for all prior instructions that may update the status flags to execute and retire.
- $3.\,\mathsf{APSR}\,\mathsf{reads}\,\mathsf{must}\,\mathsf{wait}\,\mathsf{for}\,\mathsf{all}\,\mathsf{prior}\,\mathsf{instructions}\,\mathsf{that}\,\mathsf{may}\,\mathsf{set}\,\mathsf{the}\,\mathsf{Q}\,\mathsf{bit}\,\mathsf{to}\,\mathsf{execute}\,\mathsf{and}\,\mathsf{retire}.$

The table below summarizes various special-purpose register write accesses and the associated execution constraints or side-effects.

Table 4-3 Special-purpose register write accesses

| Register Write | Non-Speculative | In- Order | Flush Side-Effect | Notes |
|----------------|-----------------|--------------|-------------------|-------|
| APSR | Yes | Yes | No | 4 |
| DAIF | Yes | Yes | No | - |
| DLR_EL0 | Yes | Yes | No | - |
| DSPSR_EL0 | Yes | Yes | No | - |

| Register Write | Non-Speculative | In- Order | Flush Side-Effect | Notes |
|----------------|-----------------|--------------|-------------------|-------|
| ELR_* | Yes | Yes | No | - |
| FPCR | Yes | Yes | Maybe | 2 |
| FPSCR | Yes | Yes | Maybe | 2, 3 |
| FPSR | Yes | Yes | No | 3 |
| NZCV | No | No | No | 1 |
| SP_* | No | No | No | 1 |
| SPSel | Yes | Yes | Yes | - |
| SPSR_* | Yes | Yes | No | - |
| FFR | Yes | Yes | No | - |

Notes:

- 1. The NZCV and SP registers are fully renamed.
- 2. If the FPCR/FPSCR write is predicted to change the control field values, it will introduce a barrier which prevents subsequent instructions from executing. If the FPCR/FPSCR write is predicted to not change the control field values, it will execute without a barrier but trigger a flush if the values change.
- 3. FPSR/FPSCR writes must stall at dispatch if another FPSR/FPSCR write is still pending.
- 4. APSR writes that set the Q bit will introduce a barrier which prevents subsequent instructions from executing until the write completes.

4.10 Instruction fusion

Neoverse V3AE can accelerate certain instruction pairs in an operation called fusion. Specific Aarch64 instruction pairs that can be fused are as follows:

AESE + AESMC (see Section 4.6 on AES Encryption/Decryption)

AESD + AESIMC (see Section 4.6 on AES Encryption/Decryption)

CMP/CMN (immediate) + B.cond

CMP/CMN (register) + B.cond

CMP + CSEL

CMP + CSET

TST (immediate) + B.cond

TST (register) + B.cond

BICS (register) + B.cond

NOP + Any instruction

MOVPRFX+SVE instruction fusion (see Section 4.17 on MOVPRFX fusion)

These instruction pairs must be adjacent to each other in program code. For CMP, CMN, TST and BICS, fusion is not allowed for shifted and/or extended register forms. For BICS, the destination register should be XZR or WZR if fusion is to take place.

4.11 Zero Latency MOVs

A subset of register-to-register move operations and move immediate operations are executed with zero latency. These instructions do not utilize the scheduling and execution resources of the machine. These are as follows:

MOV Xd, #0

MOV Xd, XZR

MOV Wd, #0

MOV Wd, WZR

MOV Hd, WZR

MOV Hd, XZR

MOV Sd, WZR

MOV Dd, XZR

MOVI Dd, #0

MOVI Vd.2D.#0

MOV Wd. Wn

MOV Xd. Xn

The last 2 instructions may not be executed with zero latency under certain conditions.

4.12 Cache maintenance operations

While using set way invalidation operations on L1 cache, it is recommended that software be written to traverse the sets in the inner loop and ways in the out loop.

4.13 Memory Tagging - Tagging Performance

To achieve maximum throughput for tag-only, it is recommended that one do the following.

Unroll the loop to include multiple store operations per iteration, minimizing the overheads of looping. Use STGM (or DCGVA) instruction as shown in the example below:

```
Loop_start:

SUBS x2,x2,#0x80

STGM x1,[x0]

ADD x0,x0,#0x40

STGM x1,[x0]

ADD x0,x0,#0x40

B.GT Loop_start
```

To achieve maximum throughput for tag and zeroing out data, it is recommended that one do the following.

Unroll the loop to include multiple store operations per iteration, minimizing the overheads of looping. Use STZGM (or DCZGVA) instruction as shown in the example below:

```
Loop_start:
SUBS x2,x2,#0x80
STZGM x1,[x0]
ADD x0,x0,#0x40
STZGM x1,[x0]
ADD x0,x0,#0x40
B.GT Loop_start
```

To achieve maximum throughput for tag-loading, it is recommended that one do the following.

Unroll the loop to include multiple load operations per iteration, minimizing the overheads of looping. Use LDGM instruction as shown in the example below:

```
Loop_start:

SUBS x2,x2,#0x80

LDGM x1,[x0]

ADD x0,x0,#0x40

LDGM x1,[x0]

ADD x0,x0,#0x40

B.GT Loop start
```

Also, it is recommended to use STZGM (or DCZGVA) to set tag if data is not a concern.

4.14 Memory Tagging - Synchronous Mode

In synchronous tag checking mode, stores cannot be performed speculatively. Each store must complete a tag check before the next store can be executed non-speculatively. Thus, performance of stores in synchronous tag checking mode will be diminished.

It is recommended to use asynchronous or asymmetric mode for better performance.

4.15 MOVPRFX fusion

Under certain conditions, a mechanism called MOVPRFX fusion can be used to accelerate the execution of an instruction pair that consists of an SVE MOVPRFX instruction immediately followed in program order by an SVE integer, floating point or BF16 instruction. The list of SVE instructions and the conditions under which tis fusion can be applied is mentioned in the tables below.

| Instruction Group | SVE Instruction | Notes |
|--|--|---|
| Integer Instructions | | |
| Arithmetic, absolute difference accumulate | SABA, SABALB, SABALT, UABA, UABALB, UABALT | - |
| Arithmetic, basic | ABS, ADD, CNOT, NEG, SHADD, SHSUB, SHSUBR, SUB, SUBR, UHADD, UHSUB, UHSUBR | For ADD and SUB, only the immediate and vector, predicated forms are fusible. |
| Arithmetic, complex | SQABS, SQADD, SQNEG, SQSUB, SQSUBR, SRHADD, SUQADD, UQADD, UQSUB, UQSUBR, URHADD, USQADD | For SQABS, SQSUB, UQADD and UQSUB, only the immediate and vector, predicated forms are fusible. |
| Arithmetic, large integer | ADCLB, ADCLT, SBCLB, SBCLT | - |
| Arithmetic, pairwise add | ADDP | - |
| Arithmetic, pairwise add and accum long | SADALP, UADALP | - |
| Arithmetic, shift | ASR, ASRR, LSL, LSLR, LSR, LSRR | For ASR, LSL and LSR, only the immediate, predicated and vector forms are fusible. |
| Arithmetic, shift and accumulate | SRSRA, SSRA, URSRA, USRA | - |
| Arithmetic, shift complex | SQRSHL, SQRSHLR, SQSHL, SQSHLR, SQSHLU, UQRSHL, UQRSHLR, UQSHL, UQSHLR | - |
| Arithmetic, shift right for divide | ASRD | - |
| Arithmetic, shift rounding | SRSHL, SRSHLR, SRSHR, URSHL, URSHLR, URSHR | - |
| Bitwise select | BSL, BSL1N, BSL2N, NBSL | - |
| Count/reverse bits | CLS, CLZ, CNT, RBIT | - |
| Complex add | CADD, SQCADD | - |
| Complex dot product | CDOT | - |
| Complex multiply-add | CMLA | - |

| Instruction Group | SVE Instruction | Notes |
|--|--|--|
| Conditional extract operations | CLASTA, CLASTB, SPLICE | For CLASTA and CLASTB, only the vector forms are fusible. |
| Convert to floating point | SCVTF, UCVTF | - |
| Сору | CPY | All forms except the immediate, zeroing form are fusible. |
| Divides | SDIV, SDIVR, UDIV, UDIVR | - |
| Dot product | SDOT, UDOT, SUDOT, USDOT | - |
| Extend, sign or zero | SXTB, SXTH, SXTW, UXTB, UXTH, UXTW | - |
| Extract/insert operation | EXT, INSR | - |
| Logical | AND, BIC, EON, EOR, EORBT, EORTB, NOT, ORN, ORR | For AND, BIC, EOR and ORR, only the immediate and vector, predicated forms are fusible |
| Max/min, basic and pairwise | SMAX, SMAXP, SMIN, SMINP, UMAX, UMAXP UMIN, UMINP | - |
| Matrix multiply-accumulate | SMMLA, UMMLA, USMMLA | - |
| Multiply | MUL, SMULH, UMULH | For MUL, only the immediate and vector, predicated forms are fusible. For the others, only the predicated form is fusible. |
| Multiply accumulate | MLA, MLS | For the vector forms, only unpredicated and zeroing predicate forms of MOVPRFX are fusible. |
| Multiply accumulate long | SMLALB, SMLALT, SMLSLB, SMLSLT, UMLALB, UMLALT, UMLSLB, UMLSLT | - |
| Multiply accumulate saturating doubling long regular | SQDMLALB, SQDMLALT, SQDMLALBT, SQDMLSLB, SQDMLSLT, SQDMLSLBT | - |
| Multiply saturating rounding doubling regular/complex accumulate | SQRDMLAH, SQRDMLSH, SQRDCMLAH | - |
| Predicate counting, vector form | DECH, DECW, DECD, INCH, INCW, INCD, SQDECH, SQDECW, SQDECD, SQINCH, SQINCW, SQINCD, UQDECH, UQDECW, UQDECD, UQINCH, UQINCW, UQINCD | - |
| Reciprocal estimate | URECPE, URSQRTE | - |
| Reverse, vector | REV, REVB, REVH, REVW | - |
| Select, vector form | SEL | - |
| Floating point Instructions | | |
| Floating point absolute value/difference | FABD, FABS | - |
| Floating point arithmetic | FADD, FADDP, FNEG, FSUB, FSUBR | For FADD and FSUB, only the immediate and vector, predicated forms are fusible. |
| Floating point complex add | FCADD | - |

| Instruction Group | SVE Instruction | Notes |
|---|--|--|
| Floating point complex multiply add | FCMLA | For the vector form, only unpredicated and zeroing predicate forms of MOVPRFX are fusible. |
| Floating point convert | FCVT, FCVTX | - |
| Floating point base2 log | FLOGB | - |
| Floating point convert to integer | FCVTZS, FCVTZU | - |
| Floating point copy | FCPY, FMOV | Only the predicated forms of FCPY are fusible |
| Floating point divide | FDIV, FDIVR | - |
| Floating point min/max pairwise | FMAXP, FMAXNMP, FMINP, FMINNMP | - |
| Floating point min/max | FMAX, FMIN, FMAXNM, FMINNM | - |
| Floating point multiply | FSCALE, FMUL, FMULX | For FMUL, only the immediate and vector, predicated forms are fusible |
| Floating point multiply accumulate | FMLA, FMLS, FMAD, FMSB, FNMAD, FNMLA, FNMLS, FNMSB | For FMLA and FMLS, only unpredicated and zeroing predicate forms of MOVPRFX are fusible. |
| Floating point multiply add/sub accumulate long | FMLALB, FMLALT, FMLSLB, FMLSLT | - |
| Floating point reciprocal estimate | FRECPX | - |
| Floating point round to integral | FRINTA, FRINTI, FRINTM, FRINTN, FRINTP, FRINTX, FRINTZ | - |
| Floating point square root | FSQRT | - |
| Floating point trigonometric multiply add | FTMAD | - |
| BF16 Instructions | | |
| Dot product | BFDOT | - |
| Matrix multiply accumulate | BFMMLA | - |
| Multiply accumulate long | BFMLALB, BFMLALT | - |
| Cryptographic Instructions | | |
| Crypto SHA3 ops | BCAX, EOR3, XAR | - |