


# Arm Cortex-A78C (MP154)

# **Software Developer Errata Notice**

Date of issue: October 01, 2024

Non-Confidential Document version: 11.0

This document contains all known errata since the rOp1 release of the product.



This document is Non-Confidential.

Copyright © 2024 Arm® Limited (or its affiliates). All rights reserved.

This document is protected by copyright and other intellectual property rights.

Arm only permits use of this document if you have reviewed and accepted Arm's Proprietary notice found at the end of this document.

This document (SDEN\_2004089\_11.0\_en) was issued on October 01, 2024.

There might be a later issue at http://developer.arm.com/documentation/SDEN-2004089

# Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

If you find offensive language in this document, please email terms@arm.com.

## Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on Arm Cortex-A78C (MP154), create a ticket on https://support.developer.arm.com.

To provide feedback on the document, fill the following survey: https://developer.arm.com/documentation-feedback-survey.

# **Contents**

Introduction		6
Scope		6
Categorization	of errata	6
Change Control		7
Errata summary ta	able	11
Errata description	s	15
Category A		15
Category A (ra	ire)	15
Category B		16
2132064	Disabling of data prefetcher with outstanding prefetch TLB miss may cause a hang	16
2242638	PDP deadlock due to CMP/CMN + B.AL/B.NV fusion	18
2376749	Continuous failing STREX because of another PE executing prefetch for store behind consistently mispredicted branch	19
2395411	Translation table walk folding into an L1 prefetch might cause data corruption	20
2683027	Pointer Authentication controls might become corrupt	21
2712575	The core might fetch stale instruction from memory when both Stage 1 Translation and Instruction Cache are Disabled with Stage 2 forced Write-Back	23
2743232	Page crossing access that generates an MMU fault on the second page could result in a livelock	25
2772122	The core might deadlock during powerdown sequence	26
2779484	The PE might generate memory accesses using invalidated mappings after completion of a DVM SYNC operation	27
3031177	SPE might write to pages which lack write permission at Stage-1 or Stage-2	28
3324347	MSR PSTATE.SSBS to 0 is not fully self-synchronizing	30
3696292	Changing block size without break-before-make or mis-programming contiguous hint bit can lead to a livelock	31
Category B (ra	ire)	33
2986645	PE might incorrectly detect a Watchpoint debug event instead of a Data Abort exception on a page crossing memory access, resulting in errant entry to Debug state or routing the Data Abort exception to an incorrect Exception level	33
Category C		35
2004081	Noncompliance with prioritization of Exception Catch debug events	35
2004085	IDATAn_EL3 might represent incorrect value after direct memory access to internal memory for Instruction TLB	37
2004088	The core might report incorrect fetch address to FAR_ELx when the core is fetching an instruction from a virtual address associated with a page table entry which has been modified	38

2005130	DRPS might not execute correctly in Debug state with SCTLR_ELx.IESB set in the current EL	39
2091747	CPU might fetch incorrect instruction from a page programmed as non-cacheable in stage-1 translation and as device memory in stage-2 translation	40
2102460	ETM trace information records a branch to the next instruction as an N atom	41
2102761	External APB write to a register located at offset 0x084 might incorrectly issue a write to External Debug Instruction Transfer Register	42
2106995	An execution of MSR instruction might not update the destination register correctly when an external debugger initiates an APB write operation to update debug registers	44
2131909	Collision bit in PMBSR is reported incorrectly when there are multiple errors on SPE writes	46
2132046	OSECCR_EL1/EDECCR is incorrectly included in the Warm Reset domain	47
2151899	A64 WFI or A64 WFE executed in Debug state suspends execution indefinitely	48
2242642	An SError might not be reported for an atomic store that encounters data poison	50
2280363	PMU L1D_CACHE_REFILL_OUTER is inaccurate	51
2296019	L1 Data poison is not cleared by a store	52
2341666	ESR_ELx.ISV can be set incorrectly for an external abort on translation table walk	53
2346736	Lower priority exception might be reported when abort condition is detected at both stages of translation	54
2423051	Software-step not done after exit from Debug state with an illegal value in DSPSR	55
2446532	PMU STALL_SLOT_BACKEND and STALL_SLOT_FRONTEND events count incorrectly	56
2699194	Incorrect value reported for SPE PMU event SAMPLE_FEED	57
2699200	Reads of DISR_EL1 incorrectly return 0s while in Debug State	58
2699764	Incorrect read value for Performance Monitors Control Register	59
2708636	DRPS instruction is not treated as UNDEFINED at ELO in Debug state	60
2712568	Incorrect read value for Performance Monitors Configuration Register EX field	61
2764620	Incorrect value reported for SPE PMU event 0x4000 SAMPLE_POP	62
2820249	PE might fail to detect multiple uncorrectable ECC errors in the L1 data cache tag RAM	63
3605048	Incorrect count for PMU event 0x004C (L1D_TLB_REFILL_RD) might be observed	64
3607347	PSTATE.{PAN,UAO} synchronization might not be honored while MSR PSTATE is speculative	66
3627246	PMU event STALL_SLOT_FRONTEND counts when instruction fetch is stalled for PCRF availability	67
3633466	EDSCR.STATUS not updated on Halting Step when a Load-Exclusive instruction generates a synchronous exception	68
3640943	SPE operation type is corrupted under certain conditions	69

3694444	LS misses RAR hazard on case with clean critical beat and poisoned final response with ECC disabled	70
3700179	PE might fail to log a RAS error for L2 data RAM ECC errors	71
3705915	PMU events are mis-categorized by not considering the effect of "Taken locally"	72
Proprietary notice		73
Product and docur	ment information	75
Product status		75
Product co	ompleteness status	75
Product re	vision status	75

# Introduction

# Scope

This document describes errata categorized by level of severity. Each description includes:

- The current status of the erratum.
- Where the implementation deviates from the specification and the conditions required for erroneous behavior to occur.
- The implications of the erratum with respect to typical applications.
- The application and limitations of a workaround where possible.

# Categorization of errata

Errata are split into three levels of severity and further qualified as common or rare:

Category A	A critical error. No workaround is available or workarounds are impactful. The error is likely to be common for many systems and applications.
Category A (Rare)	A critical error. No workaround is available or workarounds are impactful. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
Category B	A significant error or a critical error with an acceptable workaround. The error is likely to be common for many systems and applications.
Category B (Rare)	A significant error or a critical error with an acceptable workaround. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
Category C	A minor error.

# **Change Control**

Errata are listed in this section if they are new to the document, or marked as "updated" if there has been any change to the erratum text. Fixed errata are not shown as updated unless the erratum text has changed. The **errata summary table** identifies errata that have been fixed in each product revision.

October 01, 2024: Changes in document version v11.0

ID	Status	Area	Category	Summary	
3696292	New	Programmer	Category B	Changing block size without break-before-make or mis-programming contiguous hint bit can lead to a livelock	
3605048	New	Programmer	Category C	Incorrect count for PMU event 0x004C (L1D_TLB_REFILL_RD) might be observed	
3607347	New	Programmer	Category C	PSTATE.{PAN,UAO} synchronization might not be honored while MSR PSTATE is speculative	
3627246	New	Programmer	Category C	PMU event STALL_SLOT_FRONTEND counts when instruction fetch is stalled for PCRF availability	
3633466	New	Programmer	Category C	EDSCR.STATUS not updated on Halting Step when a Load-Exclusive instruction generates a synchronous exception	
3640943	New	Programmer	Category C	SPE operation type is corrupted under certain conditions	
3694444	New	Programmer	Category C	LS misses RAR hazard on case with clean critical beat and poisoned final response with ECC disabled	
3700179	New	Programmer	Category C	PE might fail to log a RAS error for L2 data RAM ECC errors	
3705915	New	Programmer	Category C	PMU events are mis-categorized by not considering the effect of "Taken locally"	

April 30, 2024: Changes in document version v10.0

ID	Status	Area	Category	Summary
3324347	New	Programmer	Category B	MSR PSTATE.SSBS to 0 is not fully self-synchronizing

August 23, 2023: Changes in document version v9.0

	2020: Changes in accument version vivo			
ID	Status	Area	Category	Summary
3031177	New	Programmer	Category B	SPE might write to pages which lack write permission at Stage-1 or Stage-2
2986645	New	Programmer	Category B (rare)	PE might incorrectly detect a Watchpoint debug event instead of a Data Abort exception on a page crossing memory access, resulting in errant entry to Debug state or routing the Data Abort exception to an incorrect Exception level

February 22, 2023: Changes in document version v8.0

ID	Status	Area	Category	Summary
2820249	New	Programmer	Category C	PE might fail to detect multiple uncorrectable ECC errors in the L1 data cache tag RAM

November 09, 2022: Changes in document version v7.0

ID	Status	Area	Category	Summary	
2743232	New	Programmer	Category B	Page crossing access that generates an MMU fault on the second page could result in a livelock	
2772122	New	Programmer	Category B	B The core might deadlock during powerdown sequence	
2779484	New	Programmer	Category B	The PE might generate memory accesses using invalidated mappings after completion of a DVM SYNC operation	
2764620	New	Programmer	Category C	Incorrect value reported for SPE PMU event 0x4000 SAMPLE_POP	

August 04, 2022: Changes in document version v6.0

ID	Status	Area	Category	Summary	
2683027	New	Programmer	Category B	Pointer Authentication controls might become corrupt	
2712575	New	Programmer	Category B	Core might fetch stale instruction from memory when both Stage 1 Translation and Instruction Cache are Disabled with Stage 2 forced Write-Back	
2242642	New	Programmer	Category C	An SError might not be reported for an atomic store that encounters data poison	
2280363	New	Programmer	Category C	PMU L1D_CACHE_REFILL_OUTER is inaccurate	
2446532	New	Programmer	Category C	PMU STALL_SLOT_BACKEND and STALL_SLOT_FRONTEND events count incorrectly	
2699194	New	Programmer	Category C	Incorrect value reported for SPE PMU event SAMPLE_FEED	
2699200	New	Programmer	Category C	Reads of DISR_EL1 incorrectly return 0s while in Debug State	
2699764	New	Programmer	Category C	Incorrect read value for Performance Monitors Control Register	
2708636	New	Programmer	Category C	DRPS instruction is not treated as UNDEFINED at ELO in Debug state	
2712568	New	Programmer	Category C	Incorrect read value for Performance Monitors Configuration Register EX field	

January 21, 2022: Changes in document version v5.0

ID	Status	Area	Category	Summary	
2376749	New	Programmer	Category B	Continuous failing STREX because of another PE executing prefetch for store behind consistently mispredicted branch	
2395411	New	Programmer	Category B	Translation table walk folding into an L1 prefetch might cause data corruption	
2341666	New	Programmer	Category C	ESR_ELx.ISV can be set incorrectly for an external abort on translation table walk	
2346736	New	Programmer	Category C	C Lower priority exception might be reported when abort condition is detected at both stages of translation	
2423051	New	Programmer	Category C	Software-step not done after exit from Debug state with an illegal value in DSPSR	

September 24, 2021: Changes in document version v4.0

ID	Status	Area	Category	Summary
2242638	New	Programmer	Category B	PDP deadlock due to CMP/CMN + B.AL/B.NV fusion
2296019	New	Programmer	Category C	L1 Data poison is not cleared by a store

May 13, 2021: Changes in document version v3.0

ID	Status	Area	Category	Summary	
2132064	New	Programmer	Category B	Disabling of data prefetcher with outstanding prefetch TLB miss might cause a deadlock	
2005130	Updated	Programmer	Category C	DRPS might not execute correctly in Debug state with SCTLR_ELx.IESB so in the current EL	
2091747	Updated	Programmer	Category C	CPU might fetch incorrect instruction from a page programmed as non-cacheable in stage-1 translation and as device memory in stage-2 translation	
2102460	Updated	Programmer	Category C	ETM trace information records a branch to the next instruction as an N atom	
2102761	Updated	Programmer	Category C	External APB write to a register located at offset 0x084 might incorrectly issue a write to External Debug Instruction Transfer Register	
2131909	New	Programmer	Category C	Collision bit in PMBSR is reported incorrectly when there are multiple errors on SPE writes	
2132046	New	Programmer	Category C	OSECCR_EL1/EDECCR is incorrectly included in the Warm Reset domain	
2151899	New	Programmer	Category C	A64 WFI or A64 WFE executed in Debug state suspends execution indefinitely	

March 03, 2021: Changes in document version v2.0

ID	Status	Area	Category	Summary	
2091747	New	Programmer	Category C	CPU might fetch incorrect instruction from a page programmed as non-cacheable in stage-1 translation and as device memory in stage-2 translation	
2102460	New	Programmer	Category C	ETM trace information records a branch to the next instruction as an N ato	
2102761	New	Programmer	Category C	External APB write to a register located at offset 0x084 might incorrectly issue a write to External Debug Instruction Transfer Register	
2106995	New	Programmer	Category C	An execution of MSR instruction might not update the destination register correctly when an external debugger initiates an APB write operation to update debug registers	

November 02, 2020: Changes in document version v1.0

ID	Status	Area	Category	Summary	
2004081	New	Programmer	Category C	Noncompliance with prioritization of Exception Catch debug events	
2004085	New	Programmer	Category C	IDATAn_EL3 might represent incorrect value after direct memory access to internal memory for Instruction TLB	
2004088	New	Programmer	Category C	The core might report incorrect fetch address to FAR_ELx when the core is fetching an instruction from a virtual address associated with a page table entry which has been modified	
2005130	New	Programmer	Category C	DRPS might not execute correctly in Debug state with SCTLR_ELx.IESB set in the current EL	

# Errata summary table

The errata associated with this product affect the product versions described in the following table.

ID	Area	Category	Summary	Found in versions	Fixed in version
2132064	Programmer	Category B	Disabling of data prefetcher with outstanding prefetch TLB miss might cause a deadlock	rOp1, rOp2	Open
2242638	Programmer	Category B	PDP deadlock due to CMP/CMN + B.AL/B.NV fusion	rOp1, rOp2	Open
2376749	Programmer	Category B	Continuous failing STREX because of another PE executing prefetch for store behind consistently mispredicted branch	rOp1, rOp2	Open
2395411	Programmer	Category B	Translation table walk folding into an L1 prefetch might cause data corruption	rOp1, rOp2	Open
2683027	Programmer	Category B	Pointer Authentication controls might become corrupt	rOp1, rOp2	Open
2712575	Programmer	Category B	Core might fetch stale instruction from memory when both Stage 1 Translation and Instruction Cache are Disabled with Stage 2 forced Write-Back	rOp1, rOp2	Open
2743232	Programmer	Category B	Page crossing access that generates an MMU fault on the second page could result in a livelock	rOp1, rOp2	Open
2772122	Programmer	Category B	The core might deadlock during powerdown sequence	rOp1, rOp2	Open
2779484	Programmer	Category B	The PE might generate memory accesses using invalidated mappings after completion of a DVM SYNC operation	rOp1, rOp2	Open
3031177	Programmer	Category B	SPE might write to pages which lack write permission at Stage-1 or Stage-2	rOp1, rOp2	Open
3324347	Programmer	Category B	MSR PSTATE.SSBS to 0 is not fully self-synchronizing	rOp1, rOp2	Open
3696292	Programmer	Category B	Changing block size without break- before-make or mis-programming contiguous hint bit can lead to a livelock	r0p1, r0p2	Open

ID	Area	Category	Summary	Found in versions	Fixed in version
2986645	Programmer	Category B (rare)	PE might incorrectly detect a Watchpoint debug event instead of a Data Abort exception on a page crossing memory access, resulting in errant entry to Debug state or routing the Data Abort exception to an incorrect Exception level	r0p1, r0p2	Open
2004081	Programmer	Category C	Noncompliance with prioritization of Exception Catch debug events	rOp1, rOp2	Open
2004085	Programmer	Category C	IDATAn_EL3 might represent incorrect value after direct memory access to internal memory for Instruction TLB	rOp1, rOp2	Open
2004088	Programmer	Category C	The core might report incorrect fetch address to FAR_ELx when the core is fetching an instruction from a virtual address associated with a page table entry which has been modified	rOp1, rOp2	Open
2005130	Programmer	Category C	DRPS might not execute correctly in Debug state with SCTLR_ELx.IESB set in the current EL	rOp1	rOp2
2091747	Programmer	Category C	CPU might fetch incorrect instruction from a page programmed as non-cacheable in stage-1 translation and as device memory in stage-2 translation	rOp1	rOp2
2102460	Programmer	Category C	ETM trace information records a branch to the next instruction as an N atom	rOp1	rOp2
2102761	Programmer	Category C	External APB write to a register located at offset 0x084 might incorrectly issue a write to External Debug Instruction Transfer Register	rOp1	rOp2
2106995	Programmer	Category C	An execution of MSR instruction might not update the destination register correctly when an external debugger initiates an APB write operation to update debug registers	rOp1, rOp2	Open
2131909	Programmer	Category C	Collision bit in PMBSR is reported incorrectly when there are multiple errors on SPE writes	rOp1	rOp2
2132046	Programmer	Category C	OSECCR_EL1/EDECCR is incorrectly included in the Warm Reset domain	rOp1	rOp2
2151899	Programmer	Category C	A64 WFI or A64 WFE executed in Debug state suspends execution indefinitely	rOp1, rOp2	Open

ID	Area	Category	Summary	Found in versions	Fixed in version
2242642	Programmer	Category C	An SError might not be reported for an atomic store that encounters data poison	rOp1, rOp2	Open
2280363	Programmer	Category C	PMU L1D_CACHE_REFILL_OUTER is inaccurate	rOp1, rOp2	Open
2296019	Programmer	Category C	L1 Data poison is not cleared by a store	rOp1, rOp2	Open
2341666	Programmer	Category C	ESR_ELx.ISV can be set incorrectly for an external abort on translation table walk	rOp1, rOp2	Open
2346736	Programmer	Category C	Lower priority exception might be reported when abort condition is detected at both stages of translation	rOp1, rOp2	Open
2423051	Programmer	Category C	Software-step not done after exit from Debug state with an illegal value in DSPSR	rOp1, rOp2	Open
2446532	Programmer	Category C	PMU STALL_SLOT_BACKEND and STALL_SLOT_FRONTEND events count incorrectly	rOp1, rOp2	Open
2699194	Programmer	Category C	Incorrect value reported for SPE PMU event SAMPLE_FEED	rOp1, rOp2	Open
2699200	Programmer	Category C	Reads of DISR_EL1 incorrectly return 0s while in Debug State	rOp1, rOp2	Open
2699764	Programmer	Category C	Incorrect read value for Performance Monitors Control Register	rOp1, rOp2	Open
2708636	Programmer	Category C	DRPS instruction is not treated as UNDEFINED at ELO in Debug state	rOp1, rOp2	Open
2712568	Programmer	Category C	Incorrect read value for Performance Monitors Configuration Register EX field	rOp1, rOp2	Open
2764620	Programmer	Category C	Incorrect value reported for SPE PMU event 0x4000 SAMPLE_POP	rOp1, rOp2	Open
2820249	Programmer	Category C	PE might fail to detect multiple uncorrectable ECC errors in the L1 data cache tag RAM	rOp1, rOp2	Open
3605048	Programmer	Category C	Incorrect count for PMU event 0x004C (L1D_TLB_REFILL_RD) might be observed	rOp1, rOp2	Open
3607347	Programmer	Category C	PSTATE.{PAN,UAO} synchronization might not be honored while MSR PSTATE is speculative	rOp1, rOp2	Open

ID	Area	Category	Summary	Found in versions	Fixed in version
3627246	Programmer	Category C	PMU event STALL_SLOT_FRONTEND counts when instruction fetch is stalled for PCRF availability	rOp1, rOp2	Open
3633466	Programmer	Category C	EDSCR.STATUS not updated on Halting Step when a Load-Exclusive instruction generates a synchronous exception	rOp1, rOp2	Open
3640943	Programmer	Category C	SPE operation type is corrupted under certain conditions	rOp1, rOp2	Open
3694444	Programmer	Category C	LS misses RAR hazard on case with clean critical beat and poisoned final response with ECC disabled	rOp1, rOp2	Open
3700179	Programmer	Category C	PE might fail to log a RAS error for L2 data RAM ECC errors	rOp1, rOp2	Open
3705915	Programmer	Category C	PMU events are mis-categorized by not considering the effect of "Taken locally"	rOp1, rOp2	Open

# **Errata descriptions**

# Category A

There are no errata in this category.

# Category A (rare)

There are no errata in this category.

# Category B

# 2132064

# Disabling of data prefetcher with outstanding prefetch TLB miss may cause a hang

### **Status**

Fault Type: Programmer Category B Fault Status: Present in r0p1, r0p2. Open.

# Description

If the data prefetcher is disabled (by an MSR to CPUECTLR register) while a prefetch TLB miss is outstanding, the processor may hang on the next context switch.

# **Configurations Affected**

All configurations are affected.

# **Conditions**

- MSR write to CPUECTLR register that disables the data prefetcher.
- A TLB miss from the prefetch TLB is outstanding.

# **Implications**

If the above conditions are met, a hang may occur on the next context switch.

## Workaround

• Workaround option 1:

If the following code surrounds the MSR, it will prevent the erratum from happening:

- tlbi (to blind address) local version (does not have to be broadcast)
- o dsb
- o isb
- MSR CPUECTLR disabling the prefetcher
- o isb
- Workaround option 2:

Place the data prefetcher in the most conservative mode instead of disabling it. This will greatly reduce prefetches but not eliminate them. This is accomplished by writing the following bits to the

Date of issue: October 01, 2024

value indicated:
• ecltr[7:6], PF\_MODE = 2'b11

Version: 11.0

# 2242638 PDP deadlock due to CMP/CMN + B.AL/B.NV fusion

# **Status**

Fault Type: Programmer Category B Fault Status: Present in r0p1, r0p2. Open.

# Description

When Performance Defined Power (PDP) is enabled, a Compare (CMP) or Compare negative (CMN) instruction followed by a conditional branch of form B.AL or B.NV might cause a deadlock.

# **Configurations Affected**

This erratum affects all configurations.

# **Conditions**

- 1. PDP configuration is enabled.
- 2. Execution of CMP/CMN, followed by B.AL/B.NV.

# **Implications**

If above conditions are met, then a deadlock might result, requiring a reset of the processor.

# Workaround

This erratum can be avoided by applying following patch. These instructions are not expected to be present in the code often, so any performance impact should be minimal. The code sequence should be applied early in the boot sequence prior to any of the possible errata conditions being met.

```
LDR x0,=0x5

MSR S3_6_c15_c8_0,x0 ; MSR CPUPSELR_EL3, X0

LDR x0,=0x10F600E000

MSR S3_6_c15_c8_2,x0 ; MSR CPUPOR_EL3, X0

LDR x0,=0x10FF80E000

MSR S3_6_c15_c8_3,x0 ; MSR CPUPMR_EL3, X0

LDR x0,=0x8000000003FF

MSR S3_6_c15_c8_1,x0 ; MSR CPUPCR_EL3, X0

LDR x0,=0x8000000003FF

MSR S3_6_c15_c8_1,x0 ; MSR CPUPCR_EL3, X0
```

# Continuous failing STREX because of another PE executing prefetch for store behind consistently mispredicted branch

## **Status**

Fault Type: Programmer Category B Fault Status: Present in r0p1, r0p2. Open.

# Description

A PE executing a PLDW or PRFM PST instruction that lies on a mispredicted branch path might cause a second PE executing a store exclusive to the same cache line address to fail continuously.

# **Configurations Affected**

This erratum affects all configurations.

## **Conditions**

- 1. One PE is executing store exclusive.
- 2. A second PE has branches that are consistently mispredicted.
- 3. The second PE instruction stream contains a PLDW or PRFM PST instruction on the mispredicted path that accesses the same cache line address as the store exclusive executed by the first PE.
- 4. PLDW/PRFM PST causes an invalidation of the first PE's caches and a loss of the exclusive monitor.

# **Implications**

If the above conditions are met, the store exclusive instruction might continuously fail.

## Workaround

Set CPUACTLR2\_EL1[0] to 1 to force PLDW/PFRM ST to behave like PLD/PRFM LD and not cause invalidations to other PE caches. There might be a small performance degradation to this workaround for certain workloads that share data.

# Translation table walk folding into an L1 prefetch might cause data corruption

# **Status**

Fault Type: Programmer Category B

Fault Status: Present in rOp1, and rOp2. Open

# Description

A translation table walk that matches an existing L1 prefetch with a read request outstanding on CHI might fold into the prefetch, which might lead to data corruption for a future instruction fetch.

# **Configurations Affected**

This erratum affects all configurations

# **Conditions**

1. In specific microarchitectural situations, the PE merges a translation table walk request with an older hardware or software prefetch L2 cache miss request.

# **Implications**

If the previous conditions are met, an unrelated instruction fetch might observe incorrect data.

# Workaround

Disable folding of demand requests into older prefetches with L2 miss requests outstanding by setting CPUACTLR2\_EL1[40] to 1.

#### Version: 11.0

# 2683027

# Pointer Authentication controls might become corrupt

# **Status**

Fault Type: Programmer Category B Fault Status: Present in r0p1, r0p2. Open.

# Description

When the Processing Element (PE) writes to any of the following Pointer Authentication control bits, the state of the bit might become corrupt:

- SCR EL3.API
- HCR EL2.API
- SCTLR EL3.(ENDB,ENDA,ENIB,ENIA)
- SCTLR EL2.(ENDB,ENDA,ENIB,ENIA)
- SCTLR EL1.(ENDB,ENDA,ENIB,ENIA)

This can result in Pointer Authentication related instructions exhibiting unexpected behaviors, for example improperly executing as a NOP or failing to correctly TRAP:

- AUTDA, AUTDB, AUTDZA, AUTDZB, AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZA, AUTIZB
- PACGA, PACDA, PACDB, PACDZA, PACDZB, PACIA, PACIA1716, PACIASP, PACIAZ, PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZA, PACIZB
- RETAA, RETAB, BRAA, BRAB, BLRAA, BLRAB, BRAAZ, BRABZ, BLRAAZ, BLRABZ
- ERETAA, ERETAB, LDRAA, and LDRAB

# **Configurations Affected**

This erratum affects all configurations.

# **Conditions**

- 1. The PE writes to any of the listed Pointer Authentication control bits.
- 2. The PE executes a Pointer Authentication related instruction.

# **Implications**

If the above conditions are met, then the Pointer Authentication instruction might exhibit unexpected behaviors.

## Workaround

This erratum can be avoided by flushing the mop cache following a write to registers SCR\_EL3, HCR\_EL2, or SCTLR\_ELx. This can be implemented through execution of the following code at EL3 as soon as possible after boot:

```
LDR x0,=0x3
MSR S3_6_c15_c8_0,x0 ; MSR CPUPSELR_EL3, X0
LDR x0,=0xEE010F10
MSR S3_6_c15_c8_2,x0 ; MSR CPUPOR_EL3, X0
LDR x0,=0xFF1F0FFE
MSR S3_6_c15_c8_3,x0 ; MSR CPUPMR_EL3, X0
LDR x0,=0x100000004003FF
MSR S3_6_c15_c8_1,x0 ; MSR CPUPCR_EL3, X0
ISB
```

The core might fetch stale instruction from memory when both Stage 1 Translation and Instruction Cache are Disabled with Stage 2 forced Write-Back

## **Status**

Fault Type: Programmer Category B Fault Status: Present in r0p1, r0p2. Open.

# Description

If a core is fetching instructions from memory while stage 1 translation is disabled and instruction cache is disabled, the core ignores Stage 2 forced Write-Back indication programmed by HCR\_EL2.FWB and make Non-cacheable, Normal memory request. This may cause the core to fetch stale data from memory subsystem.

# **Configurations Affected**

This erratum might affect system configurations that do not use Arm interconnect IP.

# **Conditions**

The erratum occurs if all the following conditions apply:

- The Processing Element (PE) is using EL1 translation regime.
- Stage 2 translation is enabled (HCR EL2.VM=1).
- Stage 1 translation is disabled (SCTLR EL1.M=0).
- Instruction cache is enabled from EL2 (HCR EL2.ID=0).
- Instruction cache is disabled from EL1 (SCTLR\_EL1.I=0).

# **Implications**

If the conditions are satisfied, the core makes all instruction fetch request as Non-cacheable, Normal memory regardless of stage 2 translation output even if Stage 2 Forced Write-back is enabled. This might cause the core to fetch stale data from memory because Non-cacheable memory access does not probe any of cache hierarchy (e.g., Level-2 cache). If the bypassed cache hierarchy contains data modified by other initiators, stale data might be fetched from memory.

## Workaround

For Hypervisor, initiating appropriate cache maintenance operations as if the core does not support stage 2 Forced Write-back feature. The cache maintenance operation should be initiated when new memory is allocated to a guest OS. This operation writeback the modified data in intermediate caches to point of coherency.

# Page crossing access that generates an MMU fault on the second page could result in a livelock

# **Status**

Fault Type: Programmer Category B

Fault Status: Present in rOp1 and rOp2. Open.

# Description

Under unusual micro-architectural conditions, a page crossing access that generates a *Memory Management Unit* (MMU) fault on the second page can result in a livelock.

# **Configurations Affected**

All configurations are affected.

# **Conditions**

This erratum occurs under all of the following conditions:

- 1. Page crossing load or store misses in the *Translation Lookaside Buffer* (TLB) and needs a translation table walk for both pages.
- 2. The table walk for the second page results in an MMU fault.

# **Implications**

If the above conditions are met, under unusual micro-architectural conditions with just the right timing, the core could enter a livelock. This is expected to be very rare and even a slight perturbation due to external events like snoops could get the core out of livelock.

## Workaround

This erratum can be avoided by setting CPUACTLR5\_EL1[56:55] to 2'b01.

#### Version: 11.0

# 2772122

# The core might deadlock during powerdown sequence

# **Status**

Fault Type: Programmer Category B

Fault Status: Present in rOp1 and rOp2. Open.

# Description

While powering down the *Processing Element* (PE), a correctable L2 tag ECC error might cause a deadlock in the powerdown sequence.

# **Configurations Affected**

This erratum affects all configurations.

# **Conditions**

This erratum occurs under the following conditions:

- 1. Error detection and correction is enabled through ERXCTLR\_EL1.ED=1.
- 2. PE executes more than 24 writes to Device-nGnRnE or Device-nGnRE memory.
- 3. PE executes powerdown sequence as described in the Technical Reference Manual (TRM).

# **Implications**

If the above conditions are met, the PE might deadlock during the hardware cache flush that automatically occurs as part of the powerdown sequence.

## Workaround

Add a DSB instruction before the ISB of the powerdown code sequence specified in the TRM.

# The PE might generate memory accesses using invalidated mappings after completion of a DVM SYNC operation

### **Status**

Fault Type: Programmer Category B

Fault Status: Present in rOp1 and rOp2. Open.

# Description

The Processing Element (PE) might generate memory accesses using invalidated mappings after completion of a Distributed Virtual Memory (DVM) SYNC operation.

# **Configurations Affected**

All configurations are affected.

# **Conditions**

This erratum can occur on a PE (PEO) only if the affected TLBI and subsequent DVM sync operations are broadcast from another PE (PE1). The TLBI and DVM sync operations executed locally by PEO are not affected.

# **Implications**

When this erratum occurs, after completion of a DVM SYNC operation, the PE can continue generating memory accesses through mappings that were invalidated by a previous TLBI operation.

# Workaround

The erratum can be avoided by setting CPUACTLR3\_EL1[47]. Setting this chicken bit might have a small impact on power and negligible impact on performance.

# SPE might write to pages which lack write permission at Stage-1 or Stage-2

## **Status**

Fault Type: Programmer Category B

Fault Status: Present in rOp1 and rOp2. Open.

# Description

The Statistical Profiling Extension (SPE) uses the Stage-1 translation regime of the owning exception level in the owning Security state. Due to this erratum, the SPE might write to memory which lacks write permission at Stage-1 and/or Stage-2 of the owning exception level's translation regime, without raising a fault.

# Configurations affected

This erratum affects all configurations that support SPE.

# **Conditions**

This erratum occurs under the following conditions:

- 1. The SPE buffer is enabled.
- 2. Registers PMBPTR EL1 and PMBLIMITR EL1 are configured to include a virtual address VA X.
- 3. A valid Stage-1 translation exists for the virtual address VA X.
- 4. If Stage-2 is enabled, a valid Stage-2 translation exists for the intermediate physical address IPA\_X for the virtual address VA X.
- 5. At least one of the following conditions is true:
  - a. The Stage-1 translation for VA X lacks write permission.
  - b. The Stage-2 translation for IPA\_X lacks write permission.
- 6. None of the following apply:
  - a. Stage-1 hardware dirty bit management is enabled.
  - b. Stage-2 is enabled, and Stage-2 hardware dirty bit management is enabled.

# **Implications**

The SPE might write to VA\_X rather than generating a fault. This might allow malicious software with control over SPE to corrupt memory for which it is not intended to have write access to.

## Workaround

No hardware workaround is available.

A hypervisor at EL2 should not give virtual machines control of SPE unless the hypervisor can handle writes to any pages mapped at Stage-2.

An OS kernel at EL1 or EL2 should not configure the SPE buffer to contain any page which might lack write permission at Stage-1.

No current software is expected to have this problem.

# 3324347 MSR PSTATE.SSBS to 0 is not fully self-synchronizing

# **Status**

Fault Type: Programmer Category B

Fault Status: Present in rOp1 and rOp2. Open.

# Description

When PSTATE.SSBS is written to 0, the Arm Architecture specifies that side-effects are guaranteed to be visible to later instructions in the Execution stream. However, for a window of time during speculative execution of MSR PSTATE.SSBS, speculative store data bypassing might still occur.

# Configurations affected

This erratum affects all configurations.

# **Conditions**

The erratum occurs if the following condition applies:

MSR PSTATE.SSBS executes, setting PSTATE.SSBS to 0.

# **Implications**

Security sensitive code executed shortly after MSR PSTATE.SSBS to 0 might not be fully protected by the Speculative Store Bypass Safe (SSBS) feature.

# Workaround

Software at EL3, EL2, and EL1 should follow writes to the SSBS register with an *Instruction Synchronization Barrier* (ISB) instruction to ensure that the new value of PSTATE.SSBS affects subsequent instructions in the execution stream under speculation.

A kernel at EL1 or EL2 should not advertise the presence of MRS/MSR instructions to read/write the SSBS register from EL0. Arm expects that kernels provide system calls for EL0 software to modify PSTATE.SSBS when the SSBS register is not implemented and that EL0 software will use this when the presence of the SSBS register is not advertised.

# Changing block size without break-before-make or mis-programming contiguous hint bit can lead to a livelock

## **Status**

Fault Type: Programmer Category B

Fault Status: Present in rOp1 and rOp2. Open.

# Description

Under certain conditions, changing block size without break-before-make or mis-programming the contiguous bit can lead to an interruptible livelock in violation of FEAT\_BBM level 2 requirements until TLB maintenance is performed.

# Configurations affected

This erratum affects all configurations.

# **Conditions**

- 1. The contiguous bit is mis-programmed for a set of contiguous Stage-1 or Stage-2 translation table entries.
- 2. A load or store crosses a page boundary within a contiguous address range such that an access for one page is translated by a translation table entry with the contiguous bit set and an access for another page is translated via a translation table entry with the contiguous bit clear.

or

- 1. A Stage-1 or Stage-2 translation table entry is modified without break-before-make such that a VA or IPA which was previously translated by a Page or Block entry is subsequently translated via a larger Block entry.
- 2. No TLB maintenance is performed to remove TLB entries for the stale Page or Block entry.
- 3. A load or store crosses a page boundary such that accesses for either page could be translated via the new block entry, and at least one access could have been translated by a distinct Page or Block entry prior to modification.

# **Implications**

When the previous conditions are met, the load or store instruction will stall indefinitely without raising a fault. During the stall, the load or stall can be interrupted.

# Workaround

Where software which manages the translation tables cannot ensure that it is not subject to the stall conditions, or where stalling is unacceptable, software which manages the translation tables should ignore ID\_AA64MMFR2\_EL1.BBM and always follow a break-before-make approach.

Where software which manages the translation tables can ensure that it is not subject to the stall conditions, and it is acceptable to transiently stall lower privileged software, software which manages the translation tables should minimize the period for which the contiguous bit is mis-programmed and minimize the period between modifying a translation table entry and invalidating TLB entries for the previous translation table entry.

# Category B (rare)

# 2986645

PE might incorrectly detect a Watchpoint debug event instead of a Data Abort exception on a page crossing memory access, resulting in errant entry to Debug state or routing the Data Abort exception to an incorrect Exception level

# **Status**

Fault Type: Programmer Category B (Rare) Fault Status: Present in r0p1, and r0p2. Open.

# Description

Under certain conditions, the *Processing Element* (PE) might incorrectly detect a Watchpoint debug event instead of a Data Abort exception when a memory access spans multiple pages. The Data Abort is detected for the first page and the Watchpoint debug event is associated with the second page. The Watchpoint debug event detection might route the Data Abort to the incorrect target Exception level or cause the PE to enter Debug state.

Note the contents of the ESR and FAR registers capture the information associated with the Data Abort.

# Configurations affected

This erratum affects all configurations.

## **Conditions**

- 1. Watchpoints are enabled.
- 2. The PE executes a page split access that generates a Data Abort on the first page and a Watchpoint match on the second page.
- 3. The PE executes a younger load instruction that generates an external abort which coincides with a 1 cycle window when processing the Data Abort and Wathchpoint debug event.

# **Implications**

If the previous conditions are met and EDSCR.HDE is set (enables Halting Debug on Watchpoint debug event), then the PE will enter Debug state rather than taking a Data Abort exception.

If EDSCR.HDE is not set, the PE might route the abort to the incorrect Exception level:

• If MDCR\_EL2.TDE == 0, a stage 2 Data Abort might result in a Data Abort exception taken erroneously to EL1.

- The rarity of PE internal timings required to exhibit this bug is comparable to *Reliability*, *Availability*, *and Serviceability* (RAS) error FIT rates. Expected outcome is a kernel panic that will kill the process.
- If MDCR\_EL2.TDE == 1, a stage 1 Data Abort might result in a Data Abort exception taken erroneously to EL2.
  - This scenario is containable within a hypervisor via the software workaround outlined below.

# Workaround

There is no complete workaround for this erratum. A partial software workaround addresses the more serious scenario of a stage 1 Data Abort resulting in a Data Abort exception taken erroneously to EL2 without updating HPFAR\_EL2.

EL2 can protect against this case as follows:

- Reserve one bit of IPA space so that VTCR\_EL2.PS is never the maximum supported.
- Write all 1's to HPFAR EL2[63:0] before entering EL1 or EL0.
- Exceptions to EL2 due to this erratum that should have set HPFAR\_EL2 will instead use an out of range IPA. The guest should be restarted as the conditions for this erratum are rare and are not likely to be encountered again.

# Version: 11.0

# Category C

# 2004081

# Noncompliance with prioritization of Exception Catch debug events

## **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

# Description

ARMv8.2 architecture requires that Debug state entry due to an Exception Catch debug event (generated on exception entry) occur before any asynchronous exception is taken at the first instruction in the exception handler. An asynchronous exception might be taken as a higher priority exception than Exception Catch and the Exception Catch might be missed altogether.

# **Configurations Affected**

This erratum affects all configurations.

## **Conditions**

- 1. Debug Halting is allowed.
- 2. EDECCR bits are configured to catch exception entry to ELx.
- 3. A first exception is taken resulting in entry to ELx.
- 4. A second, asynchronous exception becomes visible at the same time as exception entry to ELx.
- 5. The second, asynchronous exception targets an Exception level ELy that is higher than ELx.

# **Implications**

If the above conditions are met, the core might recognize the second exception and not enter Debug state as a result of Exception Catch on the first exception. When the handler for the second exception completes, software might return to execute the first exception handler, and assuming the core does not halt for any other reason, the first exception handler will be executed and entry to Debug state via Exception Catch will not occur.

### Workaround

When setting Exception Catch on exceptions taken to an Exception level ELx, the debugger should do either or both of the following:

- 1. Ensure that Exception Catch is also set for exceptions taken to all higher Exception Levels, so that the second (asynchronous) exception generates an Exception Catch debug event.
- 2. Set Exception Catch for an Exception Return to ELx, so that when the second (asynchronous) exception handler completes, the exception return to ELx generates an Exception Catch debug event.

Additionally, when a debugger detects that the core has halted on an Exception Catch to an Exception level ELy, where y > x, it should check the ELR\_ELy and SPSR\_ELy values to determine whether the exception was taken on an ELx exception vector address, meaning an Exception Catch on entry to ELx has been missed.

### IDATAn\_EL3 might represent incorrect value after direct memory access to internal memory for Instruction TLB

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

After implementation-defined RAMINDEX register is programmed to initiate direct memory access to internal memory for Instruction TLB, implementation-defined IDATAn\_EL3 value represents unpredictable value.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

1. Implementation-defined RAMINDEX register is programmed to initiate direct memory access to internal memory for Instruction TLB.

#### **Implications**

If the above conditions are met, IDATAn\_EL3 register might represent incorrect value for Translation regime, VMID, ASID, and VA[48:21].

#### Workaround

There is no workaround.

The core might report incorrect fetch address to FAR\_ELx when the core is fetching an instruction from a virtual address associated with a page table entry which has been modified

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

When a core fetches an instruction from a virtual address that is associated with a page table entry which has been modified and the fetched block is affected by parity error, the core might report an incorrect address within the same 32B block onto the Fault Address Register (FAR).

#### **Configurations Affected**

All configurations are affected.

#### **Conditions**

- 1. The core fetches instructions from an aligned 32B virtual address block.
- 2. A page table entry associated with the above 32B aligned block is updated. The new translation would cause an instruction abort.
- 3. TLB holds the old translation since the synchronization process, for example, TLB Invalidate (TLBI) followed by Data Synchronization Barrier (DSB), was not completed.
- 4. Some of the fetched instructions are affected by parity error in I-cache data RAM.
- 5. Context synchronization events were not processed between the last executed instruction and the above instruction.

#### **Implications**

When above conditions are satisfied, a core might report an incorrect fetch address to FAR\_ELx. The address reported in FAR\_ELx points at an earlier location in the same aligned 32B block. FAR\_ELx[63:5] still points correct virtual address.

#### Workaround

There is no workaround.

#### Version: 11.0

#### 2005130

### DRPS might not execute correctly in Debug state with SCTLR\_ELx.IESB set in the current EL

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1. Fixed in rOp2.

#### Description

In Debug state with SCTLR\_ELx.IESB set to 1, the **DRPS** (debug only) instruction does not execute properly. Only partial functionality of the **DRPS** instruction is performed.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

The erratum occurs under the following conditions:

- 1. The core is in Debug state.
- 2. SCTLR\_ELx.IESB is set to 1 for the current exception level.
- 3. The **DRPS** instruction is executed.

#### **Implications**

If the above conditions are met, the **DRPS** instruction does not complete as intended, which might lead to incorrect operation or results. Register data or memory will not be corrupted. There are also no security or privilege violations.

#### Workaround

The erratum can be avoided by clearing SCTLR\_ELx.IESB followed by the insertion of an **ISB** and an **ES B** instruction in code before the **DRPS** instruction.

### CPU might fetch incorrect instruction from a page programmed as non-cacheable in stage-1 translation and as device memory in stage-2 translation

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1. Fixed in rOp2.

#### Description

When an instruction fetch is initiated for a page programmed as non-cacheable normal memory in stage-1 translation and as device memory in stage-2 translation, the instruction memory might incorrectly return 0. This might cause an unexpected UNDEFINED exception.

#### **Configurations Affected**

The erratum affects all configurations.

#### **Conditions**

This erratum occurs under the following conditions:

- 1. A CPU fetch instruction from a page satisfies the following:
  - Stage-1 translation of this page is programmed as non-cacheable normal memory.
  - Stage-2 translation of this page is programmed as device memory.

#### **Implications**

If the above conditions are met, the CPU might read 0 from the instruction memory. This instruction might cause an unexpected UNDEFINED exception. Instruction fetches to device memory are not architecturally predictable in any case, and device memory is expected to be marked as execute never, so this erratum is not expected to cause any problems to real-world software.

#### Workaround

#### ETM trace information records a branch to the next instruction as an N atom

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1. Fixed in rOp2.

#### Description

If a branch is taken to the next instruction, and if the instruction state remains the same, then the ETM traces it as an N atom rather than an E atom or branch address packet. This is incorrect as the ETM architecture says a taken branch should be traced as an E atom. This affects all forms of branches. State-changing branches are traced correctly.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

This issue might occur when:

- 1. ETM is enabled.
- 2. A branch is taken to the next instruction.
- 3. The instruction state does not change.

#### **Implications**

A trace decoder that interprets an N atom to move to the next instruction in the same state without a push or pop from the return stack will correctly maintain the control flow but will not be able to infer anything from a conditional branch.

A trace decoder that checks if unconditional branches were not traced as N atom might report an error.

#### Workaround

To ensure continued control flow, ensure the trace decoder always interprets an N atom to move to the next instruction in same state without a push or pop from the return stack.

### External APB write to a register located at offset 0x084 might incorrectly issue a write to External Debug Instruction Transfer Register

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1. Fixed in rOp2.

#### Description

The core might incorrectly issue a write to External Debug Instruction Transfer Register (EDITR) when an external APB write to another register that is located at offset 0x084 is performed in the Debug state. The following debug components share the offset alias with the EDITR register:

- ETE TRCVIIECTLR ViewInst Include/Exclude Control Register
- Reserved locations

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

- 1. The core is in debug state.
- 2. The External Debug Status and Control Register (EDSCR) cumulative error flag field is 0b0.
- 3. Memory access mode is disabled, in example, EDSCR.MA = 0b0.
- 4. The OS Lock is unlocked.
- 5. External APB write is performed to a memory mapped register at offset 0x084 other than the EDITR.

#### **Implications**

If the above conditions are met, then the core might issue a write to the EDITR and try to execute the instruction pointed to by the ITR. As a result of the execution, the following might happen:

- CPU state and/or memory might get corrupted.
- The CPU might generate an UNDEFINED exception.
- The EDSCR.ITE bit will be set to 0.

#### Workaround

Before programming any register at this offset when the PE is in Debug state, the debugger should either:

- Set the EDSCR.ERR bit by executing some Undefined instruction (e.g. writing zero to EDITR); or
- Set the OS Lock and then unlock it afterwards.

An execution of MSR instruction might not update the destination register correctly when an external debugger initiates an APB write operation to update debug registers

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

When an MSR instruction and an APB write operation are processed on the same cycle, the MSR instruction might not update the destination register correctly.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

This erratum occurs under the following conditions:

- 1. A CPU executes an MSR instruction to update any of following SPR registers:
  - a. DBGBCR<n> EL1
  - b. DBGBVR<n> EL1
  - c. DBGWCR<n> EL1
  - d. DBGWVR<n>\_EL1
  - e. OSECCR EL1
- 2. An external debugger initiates an APB write operation for any of following registers:
  - a. DBGBCR<n>
  - b. DBGBVR<n>
  - c. DBGBXVR<n>
  - d. DBGWCR<n>
  - e. DBGWVR<n>
  - f. DBGWXVR<n>
  - g. EDECCR
  - h. EDITR
- 3. The SPR registers (for example, OSLSR\_EL1.OSLK and EDSCR.TDA) and external pins are programmed to allow the following behavior:
  - a. The execution of an MSR instruction in condition 1 to update its destination register without neither a system trap nor a debug halt
  - b. The APB write operation in condition 2 to update its destination register without error
- 4. The MSR instruction execution in condition 1 and APB write operation in condition 2 happen in same

cycle.

5. The MSR write and the APB write are to two different registers. The architecture specifies that it is the software or debugger's responsibility to ensure writes to the same register are updated as expected.

#### **Implications**

If the above conditions are met, an execution of the MSR instruction might not update the destination register correctly. The destination register might contain one of following values after execution:

- 1. The execution of the MSR instruction is ignored. The destination register of the MSR instruction holds an old value.
- 2. The execution of the MSR instruction writes an incorrect value to its destination register.

A external debugger and system software are expected to be coordinated to prevent conflict in these registers.

#### Workaround

No workaround is required for this erratum.

### Collision bit in PMBSR is reported incorrectly when there are multiple errors on SPE writes

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1. Fixed in rOp2.

#### Description

Collision information captured by PMBSR\_EL1.COLL might be lost under certain circumstances, when the buffer management interrupt is raised.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

- 1. A sampling collision event is detected.
- 2. Subsequent SPE write results in 2 SEI errors.

#### **Implications**

If the above conditions are met, the collision indicator in PMBSR\_EL1 is incorrectly set to 0, following the 2nd SEI error. PMBSR\_EL1 does capture and set the "Data Loss" (DL) indicator and all the other PMBSR\_EL1 fields correctly.

#### Workaround

There is no workaround for this erratum.

## 2132046 OSECCR\_EL1/EDECCR is incorrectly included in the Warm Reset domain

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1. Fixed in rOp2.

#### Description

OSECCR\_EL1/EDECCR is incorrectly included in the Warm Reset domain. If a Warm Reset occurs, then the value in this register will be lost.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

1. Warm Reset is asserted.

#### **Implications**

If the above conditions are met, then the value in OSECCR\_EL1/EDECCR will be lost.

#### Workaround

A debugger should enable a Reset Catch debug event by setting EDECR.RCE to 1. This causes the PE to generate a Reset Catch debug event on a Warm reset, allowing the debugger to reprogram the EDECCR.

#### A64 WFI or A64 WFE executed in Debug state suspends execution indefinitely

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

Executing an A64 WFI or WFE instruction while in Debug state results in suspension of execution, and execution cannot be resumed by the normal WFI or WFE wake-up events while in Debug state.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

- 1. The Processing Element (PE) is in Debug state and in AArch64 Execution state.
- 2. A WFI or WFE instruction is executed from EDITR.

#### **Implications**

If the above conditions are met, the PE will suspend execution.

This is not thought to be a serious erratum, because an attempt to execute a WFI or WFE instruction while in Debug state is not expected.

For WFI executed in Debug state, execution can only resume by any of the following:

- A Cold or Warm reset
- A Restart request trigger event from the Cross Trigger Interface (CTI) causing exit from Debug state, followed by a WFI wake-up event

For WFE executed in Debug state, execution can only resume by any of the following:

- A Cold or Warm reset
- A Restart request trigger event from the CTI causing exit from Debug state, followed by a WFE wake-up event
- An external event that sets the Event Register. Examples include executing an SEV instruction on another PE in the system or an event triggered by the Generic Timer.

#### Workaround

A workaround is unnecessary, because an attempt to execute a WFI or WFE instruction while in Debug state is not expected.

### An SError might not be reported for an atomic store that encounters data poison

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

Under certain conditions, an atomic store that encounters data poison might not report an SError.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

This erratum occurs under the following conditions:

- 1. An atomic store that is unaligned to its data size but within a 16-byte boundary accesses memory.
- 2. The atomic store accesses multiple L1 data banks such that not all banks have data poison.

#### **Implications**

If the above conditions are met, an SError might not be reported although poisoned data is consumed. Note that the data remains poisoned in the L1 and will be reported on the next access.

#### Workaround

### 2280363 PMU L1D\_CACHE\_REFILL\_OUTER is inaccurate

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

The L1D\_CACHE\_REFILL\_OUTER PMU event 0x45 is inaccurate due to ignoring refills generated from a system cache. The L1D\_CACHE\_REFILL PMU event 0x3 should be the sum of PMU events L1D\_CACHE\_REFILL\_INNER 0x44 and L1D\_CACHE\_REFILL\_OUTER 0x45, however, due to the inaccuracy of L1D\_CACHE\_REFILL\_OUTER 0x45 it is possible that this might not be the case.

Note: L1D\_CACHE\_REFILL PMU event 0x3 does accurately count all L1D cache refills, including refills from a system cache.

#### **Configurations Affected**

This erratum affects all configurations which implement a system cache.

#### **Conditions**

This erratum occurs under the following conditions:

1. The L2 inner cache is allocated with data transferred from a system cache.

#### **Implications**

When the previous condition is met, the L1D\_CACHE\_REFILL\_OUTER PMU event 0x45 does not increment properly.

#### Workaround

The correct value of L1D\_CACHE\_REFILL\_OUTER PMU event 0x45 can be calculated by subtracting the value of L1D\_CACHE\_REFILL\_INNER PMU event 0x44 from L1D\_CACHE\_REFILL PMU event 0x3.

#### Version: 11.0

#### 2296019 L1 Data poison is not cleared by a store

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

The L1 Data poison is not cleared by a store under certain conditions.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

This erratum occurs under the following conditions:

- 1. A Processing Element (PE) executes a store that does not write a full word to a location that has data marked as poison.
- 2. The PE executes another store that writes to all bytes that contain data poison before the previous store is globally observable.

#### **Implications**

If the above conditions are met, then the poison bit in the L1 Data cache does not get cleared.

#### Workaround

This erratum can be avoided by inserting a DMB before and after a word-aligned store that is intended to clear the poison bit.

### ESR\_ELx.ISV can be set incorrectly for an external abort on translation table walk

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

When a data double bit error or external abort is encountered during a translation table walk, a synchronous exception is reported with the ISV bit set in the ESR\_ELx register.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

This erratum occurs under the following condition:

1. A data double bit error or external abort is encountered during a translation table walk, and a synchronous exception is reported.

#### **Implications**

If the previous condition is met, the ESR\_ELx.ISV bit will be set. The ESR[23:14] bits are set with the correct syndrome for the instruction making the access. That is SAS, SSE, SRT, SF, and AR are all set according to the instruction.

#### Workaround

### Lower priority exception might be reported when abort condition is detected at both stages of translation

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

When a permission fault or unsupported atomic fault is detected in the second stage of translation during stage 1 translation table walk, and there is a higher priority alignment fault due to SCTLR\_EL1.C bit not being set, then Data Abort might be generated reflecting the lower priority fault.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

This erratum occurs when all the following conditions apply:

- 1. The core executes an atomic, load/store exclusive, or load-acquire/store-release instruction.
- 2. SCTLR\_EL1.C bit is not set and access is not aligned to size of data element.
- 3. A permission fault or unsupported atomic fault is detected in the second stage of translation during stage 1 translation table walk.

#### **Implications**

If the previous conditions are met, a Data Abort exception will be generated and incorrectly routed to EL2 with Data Fault Status Code (DFSC) of permission fault or unsupported atomic fault, when it should have been routed to EL1 with DFSC of alignment fault.

#### Workaround

### Software-step not done after exit from Debug state with an illegal value in DSPSR

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

On exit from Debug state, PSTATE.SS is set according to DSPSR.SS and DSPSR.M. If DSPSR.M encodes an illegal value, then PSTATE.SS should be set according to the current Exception level. When the erratum occurs, the PE always writes PSTATE.SS to 0.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

- Software-step is enabled in current Exception level
- DSPSR.M encodes an illegal value, like:
  - M[4] set
  - M is a higher Exception level than current Exception level
  - M targets EL2 or EL1, when they are not available
- DSPSR.D is not set
- DSPSR.SS is set

#### **Implications**

If the previous conditions are met, then, on exit from Debug state the PE will directly take a Software-step Exception, without stepping an instruction as expected from DSPSR.SS=1.

#### Workaround

# 2446532 PMU STALL\_SLOT\_BACKEND and STALL\_SLOT\_FRONTEND events count incorrectly

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

The following Performance Monitoring Unit (PMU) events do not count correctly:

- 0x3D, STALL SLOT BACKEND, no operation sent for execution on a slot due to the backend
- 0x3E, STALL\_SLOT\_FRONTEND, no operation sent for execution on a slot due to the frontend

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

One of the PMU event counters is configured to count any of the following events:

- 0x3D, STALL SLOT BACKEND
- 0x3E, STALL\_SLOT\_FRONTEND

#### **Implications**

When operations are stalled in the processing element's dispatch pipeline slot, some of those slot stalls are counted as frontend stalls when they should have been counted as backend stalls, rendering PMU events 0x3D (STALL\_SLOT\_BACKEND) and 0x3E (STALL\_SLOT\_FRONTEND) inaccurate. The PMU event 0x3F (STALL\_SLOT) does still accurately reflect its intended count of "No operation sent for execution on a slot".

#### Workaround

#### Incorrect value reported for SPE PMU event SAMPLE\_FEED

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

Under certain conditions when a CMP instruction is followed by a Branch, the SAMPLE\_FEED PMU event 0x4001 is not reported.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

- 1. Statistical Profiling Extension (SPE) sampling is enabled.
- 2. SPE samples a CMP instruction, which is followed immediately by a BR instruction.

#### **Implications**

If the above conditions are met, then the SAMPLE\_FEED event may not be incremented.

For most expected use cases, the inaccuracy is not expected to be significant.

#### Workaround

There is no workaround.

## 2699200 Reads of DISR\_EL1 incorrectly return 0s while in Debug State

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

When the *Processing Element* (PE) is in Debug State, reads of DISR\_EL1 from EL1 or EL2 with SCR\_EL3.EA=0x1 will incorrectly return 0s.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

- 1. The PE is executing in Debug State at EL1 or EL2, with SCR\_EL3.EA=0x1.
- 2. The PE executes an MRS to DISR\_EL1.

#### **Implications**

If the above conditions are met, then the read of DISR\_EL1 will incorrectly return 0s.

#### Workaround

No workaround is expected to be required.

#### Incorrect read value for Performance Monitors Control Register

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

The Performance Monitors Control Register (PMCR\_ELO) and the External Performance Monitor Control Register (PMCR) might return an incorrect read value for the X field.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

- 1. Software writes a nonzero value to the PMCR\_ELO.X, or debugger writes a nonzero value to the PMCR.X
- 2. Software reads the PMCR\_ELO register, or debugger reads the PMCR register

#### **Implications**

The PMCR\_EL1.X or PMCR.X field incorrectly reports the value 0x1, indicating exporting of events in an IMPLEMENTATION DEFINED PMU event export bus is enabled. The expected value is 0x0, as the implementation does not include a PMU event export bus.

#### Workaround

### 2708636 DRPS instruction is not treated as UNDEFINED at ELO in Debug state

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

In Debug state, DRPS is not treated as an UNDEFINED instruction.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

- 1. The Processing Element (PE) is in Debug state.
- 2. PE is executing at ELO.
- 3. PE executes DRPS instruction.

#### **Implications**

If the above conditions are met, then the PE will incorrectly execute DRPS as NOP instead of treating it as an UNDEFINFED instruction.

#### Workaround

There is no workaround.

#### Incorrect read value for Performance Monitors Configuration Register EX field

#### **Status**

Fault Type: Programmer Category C Fault Status: Present in r0p1, r0p2. Open.

#### Description

The Performance Monitors Configuration Register (PMCFGR) might return an incorrect read value for the EX field.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

This erratum occurs when the software reads the PMCFGR register.

#### **Implications**

The PMCFGR.EX field incorrectly reports the value 0x1, indicating exporting of events in an IMPLEMENTATION DEFINED PMU event export bus is enabled. The expected value is 0x0, as the implementation does not include a PMU event export bus.

#### Workaround

#### Incorrect value reported for SPE PMU event 0x4000 SAMPLE\_POP

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1 and rOp2. Open.

#### Description

Under certain conditions the SAMPLE\_POP PMU event 0x4000 might continue to count after SPE profiling has been disabled.

#### **Configurations Affected**

This erratum affects all configurations.

#### **Conditions**

- 1. Statistical Profiling Extension (SPE) sampling is enabled.
- 2. Performance Monitoring Unit (PMU) event counting is enabled.
- 3. SPE buffer is disabled, either directly by software, or indirectly via assertion of PMBIRQ, or by entry into Debug state.

#### **Implications**

If the previous conditions are met, then the SAMPLE\_POP event might reflect an overcounted value. The impact of this erratum is expected to be very minor for actual use cases, as SPE sampling analysis is typically performed independently from PMU event counting.

#### Workaround

If a workaround is desired, then minimization of potential overcounting of the SAMPLE\_POP event can be realized via software disable of any PMU SAMPLE\_POP event counters whenever SPE is disabled, and also upon the servicing of a PMBIRQ interrupt. For profiling of ELO workloads, software can further reduce exposure to overcounting by configuring the counter to not count at Exception levels of EL1 or higher.

### PE might fail to detect multiple uncorrectable ECC errors in the L1 data cache tag RAM

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1, and rOp2. Open.

#### Description

Under certain conditions, the *Processing Element* (PE) might fail to report multiple uncorrectable *Error Correction Code* (ECC) errors that occur in the L1 data cache tag RAM.

#### Configurations affected

This erratum affects all configurations.

#### **Conditions**

- 1. The PE detects and reports an uncorrectable ECC error in the L1 data cache tag RAM.
- 2. The PE detects a second uncorrectable ECC error in the L1 data cache tag RAM and an uncorrectable ECC error in the L1 data cache data RAM.

#### **Implications**

If the previous conditions are met, then the PE might fail to report the second uncorrectable ECC error in the L1 data cache tag RAM and the address recorded in ERROADDR might have an incorrect value. The ECC error occurring in the L1 data cache data RAM is reported correctly.

#### Workaround

No workaround is necessary. This erratum represents a condition where multiple uncorrectable ECC errors occur in a short period of time. While the PE does not report the errors correctly, ECC still provides a valuable mechanism for error detection and correction.

### Incorrect count for PMU event 0x004C (L1D\_TLB\_REFILL\_RD) might be observed

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1 and rOp2. Open.

#### Description

A hardware generated prefetch operation or a PRFM instruction might indicate a L1D\_TLB\_REFILL\_RD event leading to an incorrect count.

#### Configurations affected

This erratum affects all configurations.

#### **Conditions**

The erratum occurs if all the following conditions apply:

- 1. PMU counters are configured to count event 0x004C.
- 2. A hardware generated prefetch or PRFM instruction might encounter a L1D TLB miss, resulting in a refill operation and triggering event 0x004C.

#### **Implications**

If the previous conditions are met, the count indicated by event 0x004C will not reflect the conditions specified in the Arm Architecture Reference Manual. Furthermore, this event is used in calculating the "Attributable Level 1 TLB refill rate, read" metric which by extension will not reflect an accurate rate.

#### Workaround

No workaround is required unless PMU event 0x004C is required. If a workaround is needed, this erratum can be avoided by counting three separate PMU events in place of event 0x004C:

- Event 0x0005 (L1D TLB REFILL)
- Event 0x004D (L1D TLB REFILL WR)
- Event 0x10E. (L1D\_TLB\_REFILL\_RD\_PF)

These events can be used to calculate an Effective event 0x004C as follows: Effective Event 0x004C = Event 0x0005 - Event 0x004D - Event 0x010E

Effective event 0x004C can be used in place of event 0x004C in calculation of "Attributable Level 1 TLB refill rate, read" to provide an accurate rate calculation.

Arm Architecture Reference Manual relevant events:

Mnemonic	Number
L1D_TLB_REFILL	0x0005
L1D_TLB_REFILL_RD	0x004C
L1D_TLB_REFILL_WR	0x004D
L1D_TLB_RD	0x004E

Implementation Defined relevant event:

Mnemonic	Number
L1D_TLB_REFILL_RD_PF	0x010E

Arm Architecture Reference Manual relevant metric: "Attributable Level 1 TLB refill rate, read" (Event 0x004C / Event 0x004E)

# 3607347 PSTATE.{PAN,UAO} synchronization might not be honored while MSR PSTATE is speculative

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1 and rOp2. Open.

#### Description

When software directly writes PSTATE.PAN or PSTATE.UAO with an MSR instruction, the Arm Architecture specifies that side-effects are guaranteed to be visible to later instructions in the Execution stream. However, for a window of time prior to the execution of MSR PSTATE.{PAN,UAO}, instructions following the MSR might speculatively execute with the old context, prior to re-executing non-speculatively under the new, expected context.

#### Configurations affected

This erratum affects all configurations.

#### **Conditions**

The erratum occurs if the following condition applies:

• MSR PSTATE.{PAN or UAO} executes

#### **Implications**

Speculative execution of instructions using stale PSTATE.{UAO,PAN} context could in theory present a window of opportunity for a security attack. However, Arm security team has evaluated the practical risk to be very low, given the use-cases of the bits in question and the complexity involved in exploiting.

#### Workaround

A workaround is not expected to be required.

### PMU event STALL\_SLOT\_FRONTEND counts when instruction fetch is stalled for PCRF availability

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1 and rOp2. Open.

#### Description

When instructions are not available to be dispatched due to Program Counter Register File (PCRF) fullness, they are counted by the STALL\_SLOT\_FRONTEND PMU event instead of the STALL SLOT BACKEND PMU event.

#### Configurations affected

This erratum affects all configurations.

#### **Conditions**

This erratum occurs whenever instruction fetch is stalled due to PCRF fullness and the PMU is configured to count the STALL SLOT FRONTEND or STALL SLOT BACKEND events.

#### **Implications**

Correlation of STALL\_FRONTEND and STALL\_SLOT\_FRONTEND telemetry might be impacted when the PCRF is often full, because the STALL\_FRONTEND PMU event will not count under the same PCRF full conditions.

#### Workaround

### EDSCR.STATUS not updated on Halting Step when a Load-Exclusive instruction generates a synchronous exception

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1 and rOp2. Open.

#### Description

When a Load-Exclusive instruction is executed with Halting Step enabled, EDSCR.STATUS is not updated if the Load-Exclusive instruction causes a synchronous exception.

#### Configurations affected

This erratum affects all configurations.

#### **Conditions**

This erratum occurs under the following conditions:

- 1. In Debug state, the debugger enables Halting Step
- 2. Debug state is exited and a Load-Exclusive instruction (LDX\*/LDAX\*) is stepped
- 3. The Load-Exclusive generates a synchronous exception while executing

#### **Implications**

If the conditions are met, EDSCR.STATUS will not be updated.

#### Workaround

There is no workaround.

#### 3640943 SPE operation type is corrupted under certain conditions

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1 and rOp2. Open.

#### Description

The FP field (Floating Point) of the operation type header in a *Statistical Profiling Extension* (SPE) record, might not be set correctly for certain *Scalable Vector Extension* (SVE) samples. The affected opcodes are FDIV, FDIVR and FSQRT.

#### Configurations affected

This erratum affects all configurations.

#### **Conditions**

This erratum occurs under the following conditions:

- 1. SPE sampling is enabled.
- 2. SPE samples one of the following instructions:
  - o FDIV
  - FDIVR
  - FSQRT

#### **Implications**

If the previous conditions are met, then the FP bit information in the SPE buffer might be inaccurate for the previous mentioned samples.

#### Workaround

There is no workaround.

### LS misses RAR hazard on case with clean critical beat and poisoned final response with ECC disabled

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1 and rOp2. Open.

#### Description

When PE is configured with ERROCTLR.ED = 0, a load instruction that received data on the CPU AMBA CHI interface with some words marked Poisoned can violate internal visibility requirement.

#### Configurations affected

This erratum affects all configurations.

#### **Conditions**

The erratum occurs if all the following conditions apply:

- 1. PE is configured with ERROCTLR.ED = 0, disabling Error detection and correction
- 2. Data requested by a load instruction is received on the CPU AMBA CHI interface with some words marked Poisoned, indicating an uncorrected error has been detected in the system
- 3. Load consumes non-poisoned words from the returned data.
- 4. Another PE performs a write to one or more of the bytes consumed by the load

#### **Implications**

When the above conditions are met, load instruction might read stale data violating memory ordering requirements.

#### Workaround

No workaround is expected to be necessary for this erratum.

### 3700179 PE might fail to log a RAS error for L2 data RAM ECC errors

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1 and rOp2. Open.

#### Description

Under specific circumstances, the L2 cache might fail to log a corrected or uncorrected ECC error in the PE ERXSTATUS/MISC/ADDR registers.

#### Configurations affected

This erratum affects all configurations with CORE\_CACHE\_PROTECTION set to TRUE.

#### **Conditions**

The erratum occurs if all the following conditions apply:

- 1. Error correction is enabled with ERROCTLR.ED set to 1.
- 2. PE is performing simultaneous memory reads to both Device or Normal Non-cacheable and Normal-WriteBack memory.
- 3. Specific timing conditions occur.
- 4. PE detects an ECC error in the L2 data RAM.

#### **Implications**

If the specified conditions occur, the PE might not report the ECC error detected by the L2.

Note that there is no silent data corruption - any consumers of the data will receive a poison indication along with the data. The issue is a failure to report the error to the RAS error log.

#### Workaround

No workaround is necessary for this erratum.

#### PMU events are mis-categorized by not considering the effect of "Taken locally"

#### **Status**

Fault Type: Programmer Category C

Fault Status: Present in rOp1 and rOp2. Open.

#### Description

FEAT\_VHE establishes broad use of "Taken locally" as a qualifier that determines which instances of an exception are counted by particular PMU events.

PMU events are mis-categorized by failing to consider "Taken locally", specifically resulting in mis-categorizations between PMU events EXC\_UNDEF and EXC\_TRAP\_OTHER, as well as between PMU events EXC\_SVC and EXC\_TRAP\_OTHER.

#### Configurations affected

This erratum affects all configurations.

#### **Conditions**

The erratum can occur if one of the following conditions apply:

- 1. When the effective value of HCR\_EL2.{E2H,TGE} **is** {1,1}, an exception can increment PMU event 0x008D EXC\_TRAP\_OTHER, when the exception should instead increment PMU event 0x0081 EXC\_UNDEF.
- 2. When the effective value of HCR\_EL2.{E2H,TGE} is **NOT** {1,1}, an exception can increment PMU event 0x0081 EXC\_UNDEF, when the exception should instead increment PMU event 0x008D EXC\_TRAP\_OTHER.
- 3. When the effective value of HCR\_EL2.{E2H,TGE} is **NOT** {1,1}, executing an SVC instruction can increment PMU event 0x0082 EXC\_SVC, when that SVC instruction should instead increment PMU event 0x008D EXC\_TRAP\_OTHER.

#### **Implications**

When the previous conditions are met, PMU event counts might be inaccurate for events 0x0081, 0x0082, and 0x008D.

#### Workaround

There is no workaround.

### Proprietary notice

This document is protected by copyright and other related rights and the use or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm Limited ("Arm"). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether the subject matter of this document infringes any third party patents.

The content of this document is informational only. Any solutions presented herein are subject to changing conditions, information, scope, and data. This document was produced using reasonable efforts based on information available as of the date of issue of this document. The scope of information in this document may exceed that which Arm is required to provide, and such additional information is merely intended to further assist the recipient and does not represent Arm's view of the scope of its obligations. You acknowledge and agree that you possess the necessary expertise in system security and functional safety and that you shall be solely responsible for compliance with all legal, regulatory, safety and security related requirements concerning your products, notwithstanding any information or support that may be provided by Arm herein. In addition, you are responsible for any applications which are used in conjunction with any Arm technology described in this document, and to minimize risks, adequate design and operating safeguards should be provided for by you.

This document may include technical inaccuracies or typographical errors. THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and and has undertaken no analysis to identify or understand the scope and content of, any patents, copyrights, trade secrets, trademarks, or other rights.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Reference by Arm to any third party's products or services within this document is not an express or implied approval or endorsement of the use thereof.

This document consists solely of commercial items. You shall be responsible for ensuring that any permitted use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of this document shall prevail.

The validity, construction and performance of this notice shall be governed by English Law.

The Arm corporate logo and words marked with <sup>®</sup> or <sup>™</sup> are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. Please follow Arm's trademark usage guidelines at <a href="https://www.arm.com/company/policies/trademarks">https://www.arm.com/company/policies/trademarks</a>. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(PRE-1121-V1.0)

### Product and document information

Read the information in these sections to understand the release status of the product and documentation, and the conventions used in the Arm documents.

#### **Product status**

All products and Services provided by Arm require deliverables to be prepared and made available at different levels of completeness. The information in this document indicates the appropriate level of completeness for the associated deliverables.

#### Product completeness status

The information in this document is for a product in development and is not final.

#### **Product revision status**

The rxpy identifier indicates the revision status of the product described in this manual, where:

rx

Identifies the major revision of the product.

py

Identifies the minor revision or modification status of the product.