

# **Arm<sup>®</sup> Compiler for Embedded FuSa**

Version 6.22.1 LTS

## Migration and Compatibility Guide

Non-Confidential

All rights reserved.

Copyright © 2024 Arm Limited (or its affiliates).

**Issue 01** 109444\_6.22.1LTS\_01\_en

| <br> | <br> | <br> |  |
|------|------|------|--|
|      |      |      |  |
|      |      |      |  |
|      |      |      |  |
|      |      |      |  |
|      |      |      |  |
|      |      |      |  |
|      |      |      |  |

### Arm<sup>®</sup> Compiler for Embedded FuSa **Migration and Compatibility Guide**

Copyright © 2024 Arm Limited (or its affiliates). All rights reserved.

### **Release information**

#### Document history

| Issue      | Date      | Confidentiality | Change                                    |
|------------|-----------|-----------------|---|
| 062201LTS- | 21 August | Non-            | Arm Compiler for Embedded FuSa 6.22.1 LTS |
| 01         | 2024      | Confidential    | Release.                                  |

### **Proprietary Notice**

This document is protected by copyright and other related rights and the use or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm Limited ("Arm"). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether the subject matter of this document infringes any third party patents.

The content of this document is informational only. Any solutions presented herein are subject to changing conditions, information, scope, and data. This document was produced using reasonable efforts based on information available as of the date of issue of this document. The scope of information in this document may exceed that which Arm is required to provide, and such additional information is merely intended to further assist the recipient and does not represent Arm's view of the scope of its obligations. You acknowledge and agree that you possess the necessary expertise in system security and functional safety and that you shall be solely responsible for compliance with all legal, regulatory, safety and security related requirements concerning your products, notwithstanding any information or support that may be provided by Arm herein. In addition, you are responsible for any applications which are used in conjunction with any Arm technology described in this document, and to minimize risks, adequate design and operating safeguards should be provided for by you.

This document may include technical inaccuracies or typographical errors. THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, any patents, copyrights, trade secrets, trademarks, or other rights.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Reference by Arm to any third party's products or services within this document is not an express or implied approval or endorsement of the use thereof.

This document consists solely of commercial items. You shall be responsible for ensuring that any permitted use, duplication, or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of this document shall prevail.

The validity, construction and performance of this notice shall be governed by English Law.

The Arm corporate logo and words marked with ® or <sup>™</sup> are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

PRE-1121-V1.0

### **Confidentiality Status**

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

### **Product Status**

The information in this document is Final, that is for a developed product.

### Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on https://support.developer.arm.com

To provide feedback on the document, fill the following survey: https://developer.arm.com/ documentation-feedback-survey.

### Inclusive language commitment

#### Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

We believe that this document contains no offensive language. To report offensive language in this document, email terms@arm.com.

# Contents

| List of Fig | igures8 | ; |
|-------------|---------|---|
| List of Ta  | ables9  | , |

| 1. Introduction  | 11 |
|--|----|
| 1.1 Conventions  | 11 |
| 1.2 Useful resources   | 12 |
| 1.3 Other information  | 13 |
| 2. Configuration and Support Information   | 15 |
| 2.1 Support level definitions  |    |
|  | 13 |
| 3. Migrating from Arm Compiler 5 to Arm Compiler for Embedded FuSa 6                       | 20 |
| 3.1 Migration overview   | 20 |
| 3.2 Toolchain differences  | 21 |
| 3.3 Default differences  | 22 |
| 3.4 Optimization differences   | 26 |
| 3.5 Backwards compatibility issues   | 28 |
| 3.6 Diagnostic messages  | 28 |
| 3.7 Migration example  | 31 |
| 4. Migrating from armcc to armclang  | 34 |
| 4.1 Migration of compiler command-line options from Arm Compiler 5 to Arm Compiler for Emb |    |
| FuSa 6   |    |
| 4.2 Arm Compiler 5 and Arm Compiler for Embedded FuSa 6 stack protection behavior          |    |
| 4.3 Command-line options for preprocessing assembly source code                            |    |
| 4.4 Inline assembly with Arm Compiler for Embedded FuSa 6                                  |    |
| 4.5 Migrating architecture and processor names for command-line options                    |    |
| 4.6 Preprocessing a scatter file when linking with armlink                                 |    |
| 4.7 Migrating predefined macros  | 54 |
| 5. Compiler Source Code Compatibility  | 55 |
| 5.1 Language extension compatibility: keywords   | 55 |
| 5.2 Language extension compatibility: attributes   | 58 |
| 5.3 Language extension compatibility: pragmas  | 62 |
| 5.4 Language extension compatibility: intrinsics   | 65 |
| 5.5 Diagnostics for pragma compatibility   | 69 |
| 5.6 C and C++ implementation compatibility   | 70 |
| 5.7 Compatibility of C++ objects   | 73 |
| 6. Migrating from armasm to the armclang Integrated Assembler                              | 75 |

| 6.1 Migration of assembler command-line options from armasm to the armclang integrate assembler                        |    |
|--|----|
| 6.2 Overview of differences between armasm and GNU syntax assembly code  | 30 |
| 6.3 Comments   | 32 |
| 6.4 Labels   | 33 |
| 6.5 Numeric local labels   | 34 |
| 6.6 Functions  | 35 |
| 6.7 Sections   | 36 |
| 6.8 Symbol naming rules  | 38 |
| 6.9 Numeric literals   | 39 |
| 6.10 Operators   | 0  |
| 6.11 Alignment   | 0  |
| 6.12 PC-relative addressing  | 1  |
| 6.13 Instruction substitutions   | 2  |
| 6.14 A32 and T32 pseudo-instructions9  | 2  |
| 6.15 Conditional directives  | 3  |
| 6.16 Data definition directives  | 4  |
| 6.17 Instruction set directives  | ,6 |
| 6.18 Miscellaneous directives  | )7 |
| 6.19 Symbol definition directives  | ,8 |
| 6.20 Migration of armasm macros to integrated assembler macros   | 9  |
| 7. Changes Between Different Versions of Arm Compiler for Embedded FuSa 6  | )8 |
| 7.1 Documentation changes between Arm Compiler for Embedded FuSa releases  | )8 |
| 7.2 Summary of changes between Arm Compiler for Embedded FuSa 6.16 LTS and Arm Compile<br>for Embedded FuSa 6.22.1 LTS | er |
| 7.3 Summary of changes between Arm Compiler for Embedded 6.22 and Arm Compiler for Embedded FuSa 6.22.1 LTS            |    |
| 8. Code Examples   | 5  |
| 8.1 Example startup code for Arm Compiler 5 project11  | 5  |
| 8.2 Example startup code for Arm Compiler for Embedded FuSa 6 project11  | _7 |
| 9. Licenses12  | 20 |
| 9.1 Apache License   | 20 |
| A. Arm Compiler for Embedded FuSa Migration and Compatibility Guide Changes12  | 24 |

# List of Figures

Figure 2-1: Integration boundaries in Arm Compiler for Embedded 6......17

# List of Tables

| Table 3-1: List of compilation tools  | 21   |
|---|------|
| Table 3-2: Differences in defaults  | 22   |
| Table 3-3: Optimization settings  | 27   |
| Table 3-4: Command-line changes   | 32   |
| Table 4-1: Comparison of compiler command-line options in Arm Compiler 5 and Arm<br>Compiler for Embedded FuSa 6    | 34   |
| Table 4-2: Architecture selection in Arm Compiler 5 and Arm Compiler for Embedded 6                                 | 50   |
| Table 4-3: Processor selection in Arm Compiler 5 and Arm Compiler for Embedded 6                                    | 50   |
| Table 5-1: Keyword language extensions in Arm Compiler 5 and Arm Compiler for<br>Embedded FuSa 6                    | 55   |
| Table 5-2: Migrating thepacked keyword  | 58   |
| Table 5-3: Support fordeclspec attributes   | . 59 |
| Table 5-4: Migratingattribute((at( <address>))) and zero-initializedattribute((section("<name>")))</name></address> | 61   |
| Table 5-5: Pragma language extensions that must be replaced   | 62   |
| Table 5-6: Compiler intrinsic support in Arm Compiler for Embedded FuSa 6   | 66   |
| Table 5-7: Pragma diagnostics   | . 69 |
| Table 5-8: C and C++ implementation detail differences  | 71   |
| Table 6-1: Comparison of command-line options in armasm and the armclang integrated assembler                       | 76   |
| Table 6-2: Operator translation   | . 90 |
| Table 6-3: A32 and T32 pseudo-instruction migration   | 92   |
| Table 6-4: Conditional directive translation  | 93   |
| Table 6-5: Data definition directives translation   | 94   |
| Table 6-6: Instruction set directives translation   | 96   |

| Table 6-7: Miscellaneous directives translation  | 97  |
|--|-----|
| Table 6-8: Symbol definition directives translation  | .99 |
| Table 6-9: Comparison of macro directive features provided by armasm and the armclang         integrated assembler |     |
| Table A-1: Changes between 6.22.1 LTS and 6.22   | 124 |

# 1. Introduction

The Arm<sup>®</sup> Compiler Migration and Compatibility Guide provides migration and compatibility information for users moving from older versions of Arm Compiler 6 to Arm Compiler for Embedded FuSa 6.22.1 LTS.

## 1.1 Conventions

The following subsections describe conventions used in Arm documents.

#### Glossary

The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information: developer.arm.com/glossary.

#### Typographic conventions

Arm documentation uses typographical conventions to convey specific meaning.

| Convention                 | Use  |  |
|----------------------------|--|--|
| italic                     | Citations.   |  |
| bold                       | Interface elements, such as menu names.  |  |
|                            | Terms in descriptive lists, where appropriate.   |  |
| monospace                  | Text that you can enter at the keyboard, such as commands, file and program names, and source code.  |  |
| monospace <u>underline</u> | A permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.  |  |
| <and></and>                | Encloses replaceable terms for assembler syntax where they appear in code or code fragments.<br>For example:   |  |
|                            | MRC p15, 0, <rd>, <crn>, <crm>, <opcode_2></opcode_2></crm></crn></rd>   |  |
| SMALL CAPITALS             | Terms that have specific technical meanings as defined in the Arm <sup>®</sup> Glossary. For example, <b>IMPLEMENTATION DEFINED</b> , <b>IMPLEMENTATION SPECIFIC</b> , <b>UNKNOWN</b> , and <b>UNPREDICTABLE</b> . |  |



We recommend the following. If you do not follow these recommendations your system might not work.



Your system requires the following. If you do not follow these requirements your system will not work.



You are at risk of causing permanent damage to your system or your equipment, or harming yourself.



This information is important and needs your attention.



A useful tip that might make it easier, better or faster to perform a task.



A reminder of something important that relates to the information you are reading.

## 1.2 Useful resources

This document contains information that is specific to this product. See the following resources for other useful information.

Access to Arm documents depends on their confidentiality:

- Non-Confidential documents are available at developer.arm.com/documentation. Each document link in the following tables goes to the online version of the document.
- Confidential documents are available to licensees only through the product package.

| Arm product resources                             | Document ID | Confidentiality  |
|---|-------------|------------------|
| Arm Compiler for Embedded FuSa User<br>Guide      | 109442      | Non-Confidential |
| Arm Compiler for Embedded FuSa<br>Reference Guide | 109443      | Non-Confidential |

| Arm product resources  | Document ID | Confidentiality  |
|--|-------------|------------------|
| Arm Compiler for Embedded FuSa Arm<br>C and C++ Libraries and Floating-Point<br>Support User Guide | 109445      | Non-Confidential |
| Arm Compiler for Embedded FuSa Errors<br>and Warnings Reference Guide                              | 109446      | Non-Confidential |
| Arm Support  | -           | -                |
| Manage Arm Compiler Versions   | -           | Non-Confidential |
| User-based licensing User Guide  | 102516      | Non-Confidential |
| Complex Math Functions   | -           | Non-Confidential |
| Complex Matrix Multiplication  | -           | Non-Confidential |
| Complex FFT Functions  | -           | Non-Confidential |

| Arm <sup>®</sup> architecture and specifications                          | Document ID | Confidentiality  |
|---|-------------|------------------|
| Arm Architecture Reference Manual for A-<br>profile architecture          | DDI 0487    | Non-Confidential |
| ARM Architecture Reference Manual<br>ARMv7-A and ARMv7-R edition          | DDI 0406    | Non-Confidential |
| C++ ABI for the Arm Architecture  | -           | Non-Confidential |
| C++ Application Binary Interface Standard for the Arm 64-bit Architecture | -           | Non-Confidential |
| Addenda to, and Errata in, the ABI for the<br>Arm Architecture            | -           | Non-Confidential |
| Whitepaper - Armv8-M Architecture<br>Technical Overview                   | -           | Non-Confidential |

| Non-Arm resources   | Document ID | Organization                              |
|---|-------------|---|
| GCC   | -           | https://gcc.gnu.org/onlinedocs/gcc        |
| GNU Binutils  | -           | https://sourceware.org/binutils           |
| Itanium C++ ABI   | -           | https://itanium-cxx-abi.github.io/cxx-abi |
| The Security Implications Of Compiler<br>Optimizations On Cryptography - A Review | -           | https://arxiv.org                         |
| Using Clang as a Compiler   | -           | https://clang.llvm.org/docs               |
| Automatic variable initialization   | -           | https://reviews.llvm.org                  |
| How to Use Inline Assembly Language in C<br>Code                                  | -           | https://gcc.gnu.org                       |
| Constraints for asm Operands  | -           | https://gcc.gnu.org                       |
| Constraint Modifier Characters  | -           | https://gcc.gnu.org                       |

## **1.3 Other information**

See the Arm website for other relevant information.

• Arm<sup>®</sup> Developer.

- Arm<sup>®</sup> Documentation.
- Technical Support.
- Arm<sup>®</sup> Glossary.

# 2. Configuration and Support Information

A summary of the support levels for the Arm compilation tools.

## 2.1 Support level definitions

Arm<sup>®</sup> Compiler for Embedded FuSa 6 is built on Clang and LLVM technology. Therefore, it has more functionality than the set of product features described in the documentation.

Arm welcomes feedback regarding the use of all Arm Compiler for Embedded FuSa 6 features, and intends to support users to a level that is appropriate for that feature. You can contact support at https://developer.arm.com/support.

The following definitions clarify the levels of support and guarantees on functionality that are expected from these features.

#### Identification in the documentation

All features that are documented in the Arm Compiler for Embedded FuSa 6 documentation are product features, except where explicitly stated. The limitations of non-product features are explicitly stated.

#### **Product features**

Product features are suitable for use in a production environment. The functionality is well-tested, and is expected to be stable across feature and update releases.

- Arm intends to give advance notice of significant functionality changes to product features.
- If you have a support and maintenance contract, Arm provides full support for use of all product features.
- Arm welcomes feedback on product features.
- Any issues with product features that Arm encounters or is made aware of are considered for fixing in future versions of Arm Compiler for Embedded FuSa.

In addition to fully supported product features, some product features are only alpha or beta quality.

#### Beta product features

Beta product features are implementation complete, but have not been sufficiently tested to be regarded as suitable for use in production environments.

Beta product features are identified with [BETA].

- Arm endeavors to document known limitations on beta product features.
- Beta product features are expected to eventually become product features in a future release of Arm Compiler for Embedded FuSa 6.
- Arm encourages the use of beta product features, and welcomes feedback on them.

• Any issues with beta product features that Arm encounters or is made aware of are considered for fixing in future versions of Arm Compiler for Embedded FuSa.

#### Alpha product features

Alpha product features are not implementation complete, and are subject to change in future releases, therefore the stability level is lower than in beta product features.

Alpha product features are identified with [ALPHA].

- Arm endeavors to document known limitations of alpha product features.
- Arm encourages the use of alpha product features, and welcomes feedback on them.
- Any issues with alpha product features that Arm encounters or is made aware of are considered for fixing in future versions of Arm Compiler for Embedded FuSa.

#### Community features

Arm Compiler for Embedded FuSa 6 is built on LLVM technology and preserves the functionality of that technology where possible. This means that there are additional features available in Arm Compiler for Embedded FuSa that are not listed in the documentation. These additional features are known as community features. For information on these community features, see the Clang Compiler User's Manual.

Where community features are referenced in the documentation, they are identified with [COMMUNITY].


- Arm makes no claims about the quality level or the degree of functionality of these features, except when explicitly stated in this documentation.
- Functionality might change significantly between feature releases.
- Arm makes no guarantees that community features are going to remain functional across update releases, although changes are expected to be unlikely.


Some community features might become product features in the future, but Arm provides no roadmap for this. Arm is interested in understanding your use of these features, and welcomes feedback on them. Arm supports customers using these features on a best-effort basis, unless the features are unsupported. Arm accepts defect reports on these features, but does not guarantee that these issues are going to be fixed in future releases.

#### Guidance on use of community features

There are several factors to consider when assessing the likelihood of a community feature being functional:

• The following figure shows the structure of the Arm Compiler for Embedded FuSa 6 toolchain:





The dashed boxes are toolchain components, and any interaction between these components is an integration boundary. Community features that span an integration boundary might have significant limitations in functionality. The exception to this is if the interaction is codified in one of the standards supported by Arm Compiler for Embedded FuSa 6. See Application Binary Interface (ABI). Community features that do not span integration boundaries are more likely to work as expected.

• Features primarily used when targeting hosted environments such as Linux or BSD might have significant limitations, or might not be applicable, when targeting bare-metal environments.

• The Clang implementations of compiler features, particularly those that have been present for a long time in other toolchains, are likely to be mature. The functionality of new features, such as support for new language features, is likely to be less mature and therefore more likely to have limited functionality.

#### **Deprecated features**

A deprecated feature is one that Arm plans to remove from a future release of Arm Compiler for Embedded FuSa. Arm does not make any guarantee regarding the testing or maintenance of deprecated features. Therefore, Arm does not recommend using a feature after it is deprecated.

For information on replacing deprecated features with supported features, see the Arm Compiler for Embedded FuSa documentation and Release Notes. Where appropriate, each Arm Compiler document includes notes for features that are deprecated, and also provides entries in the changes appendix of that document.

#### **Unsupported features**

With both the product and community feature categories, specific features and use cases are known not to function correctly, or are not intended for use with Arm Compiler for Embedded FuSa 6.

Limitations of product features are stated in the documentation. Arm cannot provide an exhaustive list of unsupported features or use cases for community features. The known limitations on community features are listed in Community features.

#### List of known unsupported features

The following is an incomplete list of unsupported features, and might change over time:

- The Clang option -stdlib=libstdc++ is not supported.
- -mabi=aapcs-soft is not supported for A-profile targets in AArch64 state. The aapcs-soft ABI is defined only for Armv8-R AArch64 targets. For more information, see the *Soft-float* section of the Procedure Call Standard for the Arm 64-bit Architecture.
- -mabi=aapcs-soft is not supported for C++ source language modes.
- C++ static initialization of local variables is not thread-safe when linked against the standard C++ libraries. For thread-safety, you must provide your own implementation of thread-safe functions as described in Standard C++ library implementation definition.



This restriction does not apply to the [ALPHA]-supported multithreaded C++ libraries.

- Use of C11 library features is unsupported.
- Any community feature that is exclusively related to non-Arm architectures is not supported.
- Except for Armv6-M, compilation for targets that implement architectures lower than Armv7 is not supported.

- The long double data type is not supported for AArch64 state because of limitations in the current Arm C library.
- C complex arithmetic is not supported, because of limitations in the current Arm C library.
- Complex numbers are defined in C++ as a template, std::complex. Arm Compiler for Embedded FuSa supports std::complex with the float and double types, but not the long double type because of limitations in the current Arm C library.



For C code that uses complex numbers, it is not sufficient to recompile with the C++ compiler to make that code work. How you can use complex numbers depends on whether or not you are building for Armv8-M targets.

• You must take care when mixing translation units that are compiled with and without the [COMMUNITY] -fsigned-char option, and that share interfaces or data structures.



The Arm ABI defines  $_{char}$  as an unsigned byte, and this is the interpretation used by the C libraries supplied with the Arm compilation tools.

- There are limitations with the *Control Flow Integrity* (CFI) sanitizer implementation, fsanitize=cfi, which requires *Link-Time Optimization* (LTO), -fito. The following are likely to occur:
  - When using features such as C++ I/O streams, the linker might report errors for a rejected local symbol, L6654E, or that a symbol is not preserved by the LTO code generation, L6137E.
  - The linker might report a diagnostic that a symbol has a size that extends outside of its containing section, L6783E Or L6784E.

Use the linker option --diag\_suppress 6783 or --diag\_suppress 6784 to suppress the diagnostic.

#### Alternatives to C complex numbers not being supported

If you are building for Armv8-M targets, consider using the free and open-source CMSIS-DSP library that includes a data type and library functions for complex number support in C. For more information about CMSIS-DSP and complex number support see the following sections of the CMSIS documentation:

- Complex Math Functions
- Complex Matrix Multiplication
- Complex FFT Functions

If you are not building for Armv8-M targets, consider modifying the affected part of your project to use the C++ standard library type std::complex instead.

# 3. Migrating from Arm Compiler 5 to Arm Compiler for Embedded FuSa 6

Provides an overview of the differences between Arm<sup>®</sup> Compiler 5 and Arm Compiler for Embedded FuSa 6.

### 3.1 Migration overview

Migrating from Arm<sup>®</sup> Compiler 5 to Arm Compiler for Embedded FuSa 6 requires the use of new command-line options and might also require changes to existing source files.

Arm Compiler for Embedded FuSa 6 is based on the modern LLVM compiler framework. Arm Compiler 5 is not based on the LLVM compiler framework. Therefore migrating your project and source files from Arm Compiler 5 to Arm Compiler for Embedded FuSa 6 requires you to be aware of:

- Differences in the command-line options when invoking the compiler.
- Differences in the adherence to language standards.
- Differences in compiler specific keywords, attributes, and pragmas.
- Differences in optimization and diagnostic behavior of the compiler.

Even though these differences exist between Arm Compiler 5 and Arm Compiler for Embedded FuSa 6, it is possible to migrate your projects from Arm Compiler 5 to Arm Compiler for Embedded FuSa 6 by modifying your command-line arguments and by changing your source code if required.

Arm Compiler 5 does not support processors based on Armv8 and later architectures. Migrating to Arm Compiler for Embedded FuSa 6 enables you to generate highly efficient code for processors based on Armv8 and later architectures.

#### Related information

Optimization differences on page 26 Diagnostic messages on page 28 Migration of compiler command-line options from Arm Compiler 5 to Arm Compiler for Embedded FuSa 6 on page 34 Compiler Source Code Compatibility on page 55 Migrating projects from Arm Compiler 5 to Arm Compiler for Embedded 6

### 3.2 Toolchain differences

Arm<sup>®</sup> Compiler 5 and Arm Compiler for Embedded FuSa 6 share many of the same compilation tools. However, the main difference between the two toolchains is the compiler tool armclang, which is based on Clang and LLVM.

The table lists the individual compilation tools and the toolchain they apply to.

| Arm Compiler 5 | Arm Compiler for Embedded FuSa 6                                 | Function  |
|----------------|--|---|
| armcc          | armclang   | Compiles C and C++ language source files, including inline assembly.  |
| armcc          | armclang   | Preprocessor.   |
| armasm         | armasm   | Legacy assembler for assembly language<br>source files written in armasm syntax. Use<br>the armclang integrated assembler for all<br>new assembly files.                |
| Not available  | armclang. This is also called the armclang integrated assembler. | Assembles assembly language source files written in GNU assembly syntax.  |
| fromelf        | fromelf  | Converts Arm ELF images to binary<br>formats and can also generate textual<br>information about the input image, such as<br>its disassembly and its code and data size. |
| armlink        | armlink  | Combines the contents of one or more<br>object files with selected parts of one<br>or more object libraries to produce an<br>executable program.                        |
| armar          | armar  | Enables sets of ELF object files to be collected together and maintained in archives or libraries.  |

Arm Compiler for Embedded FuSa 6 uses the compiler tool armclang instead of armcc. The command-line options for armclang are different to the command-line options for armcc. These differences are described in Migration of compiler command-line options from Arm Compiler 5 to Arm Compiler for Embedded FuSa 6.

Arm Compiler for Embedded FuSa 6 includes the legacy assembler armasm, which you can use to assemble your older assembly language source files if they are written in armasm syntax. Arm recommends that you write new assembly code using the GNU assembly syntax, which you can assemble using the armclang integrated assembler. You can also migrate existing assembly language source files from armasm syntax to GNU syntax, and then assemble them using the armclang integrated assembler. For more information see Migrating from armasm to the armclang Integrated Assembler.

#### **Related information**

Migrating projects from Arm Compiler 5 to Arm Compiler for Embedded 6

## 3.3 Default differences

Some compiler and assembler options are different between Arm<sup>®</sup> Compiler 5 and Arm Compiler for Embedded FuSa 6, or have different default values.



This topic includes descriptions of [COMMUNITY] features. See Support level definitions.

The following table lists these differences.

#### Table 3-2: Differences in defaults

| Feature           | Arm Compiler 5 | Arm Compiler for<br>Embedded FuSa 6 | Notes  | Further information   |
|-------------------|----------------|-------------------------------------|--|---|
| Symbol visibility | hide_all       | -fvisibility=hidden                 | These defaults<br>are similar but –<br>fvisibility=hidden<br>does not affect extern<br>declarations or symbol<br>references. In Arm<br>Compiler for Embedded<br>FuSa 6, symbols in the<br>final image are hidden<br>if the reference or the<br>definition is hidden.<br>Therefore the visibility<br>of the reference alone<br>does not determine the<br>visibility of the symbol, as<br>it does in Arm Compiler 5. | hide_all for Arm<br>Compiler 5<br>-fvisibility for Arm<br>Compiler for Embedded 6 |

| Floating-point linkage | apcs=/hardfp or<br>apcs=/softfp | -mfloat-abi=softfp |  |  |
|------------------------|---------------------------------|--------------------|--|--|
|                        |                                 |                    | The default floating-<br>point linkage in Arm<br>Compiler 5 depends on<br>the specified processor.<br>If the processor has<br>floating-point hardware,<br>then Arm Compiler 5 uses<br>hardware floating-point<br>linkage. If the processor<br>does not have floating-<br>point hardware, then Arm<br>Compiler 5 uses software<br>floating-point linkage.<br>In Arm Compiler for<br>Embedded FuSa 6, the<br>default is always software<br>floating-point linkage<br>for AArch32 state. For<br>AArch64 state, Arm<br>Compiler for Embedded<br>FuSa 6 always uses<br>hardware linkage.<br>For AArch32 state, the<br>-mfloat-abi option<br>also controls the type of<br>floating-point instructions<br>that the compiler uses:<br>• -mfloat-<br>abi=softfp uses<br>hardware floating-<br>point linkage.<br>• -mfloat-<br>abi=soft to use<br>software floating-<br>point linkage and<br>software floating-<br>point linkage and<br>software floating-<br>point linkage and<br>software floating-<br>point linkage and<br>software floating-<br>point instructions and<br>hardware floating-<br>point linkage. | apcs (armcc) for Arm<br>Compiler 5<br>-mfloat-abi for Arm<br>Compiler for Embedded 6 |
| Default output file    | image.axf                       | a.out              | Default name for the<br>executable image if<br>none of -o, -c, -E, or<br>-S are specified on the   | -o for Arm Compiler 5<br>-o for Arm Compiler for<br>Embedded 6                       |

| Feature                             | Arm Compiler 5                        | Arm Compiler for<br>Embedded FuSa 6 | Notes  | Further information  |
|-------------------------------------|---------------------------------------|-------------------------------------|--|--|
| Enumerator size                     | enum_is_int is<br>disabled by default | -fno-short-enums                    | enum_is_int is<br>disabled by default in<br>Arm Compiler 5, so the<br>smallest data type that<br>can hold the enumerator<br>values is usedfno-<br>short-enums is the<br>default in Arm Compiler<br>for Embedded FuSa<br>6, so the size of the<br>enumeration type is at<br>least 32 bits.  | enum_is_int for Arm<br>Compiler 5<br>-fno-short-enums for Arm<br>Compiler for Embedded 6   |
| Optimization level                  | -02                                   | -00                                 | Arm Compiler 5 uses<br>high optimization (-<br>02) and optimizes for<br>reduced code size (-<br>0space) by default,<br>rather than optimizing<br>for performance (-<br>0time). Arm Compiler for<br>Embedded FuSa 6 uses<br>minimum optimization (-<br>00) by default, and the<br>choice of code size versus<br>performance is controlled<br>by the optimization level. | <ul> <li>Onum for Arm Compiler</li> <li>Ospace for Arm Compiler</li> <li>Otime for Arm Compiler</li> <li>Otime for Arm Compiler</li> <li>Olevel for Arm Compiler</li> <li>for Embedded 6</li> <li>Optimization differences.</li> </ul> |
| A32/T32 interwork                   | apcs=/nointerwork                     | apcs=/interwork                     | In Arm Compiler 5,<br>armasm does not specify<br>by default that code in<br>the input file can safely<br>interwork between A32<br>and T32. In Arm Compiler<br>for Embedded FuSa<br>6, armasm specifies<br>interworking by default<br>for AArch32 targets that<br>support A32 and T32<br>instruction sets.  | apcs (armasm) for Arm<br>Compiler 5<br>apcs for Arm Compiler<br>for Embedded 6   |
| Default C++ source<br>language mode | C++03                                 | C++17                               | In Arm Compiler 5, the<br>default C++ source<br>language mode is C+<br>+03. In Arm Compiler<br>for Embedded FuSa 6,<br>the default C++ source<br>language mode is C+<br>+17. You can override the<br>default source language<br>with -std in Arm<br>Compiler for Embedded<br>FuSa 6.   | cpp for Arm Compiler 5<br>-std for Arm Compiler for<br>Embedded 6  |

| Feature                           | Arm Compiler 5 | Arm Compiler for<br>Embedded FuSa 6 | Notes  | Further information   |
|-----------------------------------|----------------|-------------------------------------|--|---|
| Default C source language<br>mode | C90            | C11 [COMMUNITY]                     | In Arm Compiler 5, the<br>default C source language<br>mode is C90. In Arm<br>Compiler for Embedded<br>FuSa 6, the default C<br>source language mode is<br>C11 [COMMUNITY]. You<br>can override the default<br>source language with –<br>std in Arm Compiler for<br>Embedded FuSa 6. | c90 for Arm Compiler 5<br>-std for Arm Compiler for<br>Embedded 6   |
| Exception handling                | no_exceptions  | -fexceptions or -<br>fno-exceptions | In Arm Compiler 5,<br>C++ exceptions are<br>disabled by default (<br>no_exceptions).<br>In Arm Compiler for<br>Embedded FuSa 6, C++<br>exceptions are enabled by<br>default (-fexceptions)<br>for C++ sources, or<br>disabled by default (-<br>fno-exceptions) for C<br>sources.     | no_exceptions for Arm<br>Compiler 5<br>-fexceptions, -fno-<br>exceptions for Arm<br>Compiler for Embedded 6 |
| Wide chars                        | wchar16        | -fno-short-wchar                    | In Arm Compiler 5,<br>the size of wchar_t<br>is 2 bytes by default<br>(wchar16). In Arm<br>Compiler for Embedded<br>FuSa 6, the size of<br>wchar_t is 4 bytes by<br>default(-fno-short-<br>wchar).   | wchar16 for Arm<br>Compiler 5<br>fno-short-wchar for Arm<br>Compiler for Embedded 6                         |

### 3.4 Optimization differences

Arm<sup>®</sup> Compiler for Embedded FuSa 6 provides more performance optimization settings than are present in Arm Compiler 5. However, the optimizations that are performed at each optimization level might differ between the two toolchains.

The table compares the optimization settings and functions in Arm Compiler 5 and Arm Compiler for Embedded FuSa 6.

#### Table 3-3: Optimization settings

| Description  | Arm Compiler 5   | Arm Compiler for Embedded<br>FuSa 6   | Notes   |
|--|--|---|---|
| Optimization levels for<br>performance.                    | <ul> <li>-Otime -00</li> <li>-Otime -01</li> <li>-Otime -02</li> <li>-Otime -03</li> </ul>     | <ul> <li>-00</li> <li>-01</li> <li>-02</li> <li>-03</li> <li>-0fast</li> <li>-Omax</li> </ul> | The Arm Compiler 5 -00 option<br>is more similar to the Arm<br>Compiler for Embedded FuSa<br>6 -01 option than the Arm<br>Compiler for Embedded FuSa 6 -<br>00 option.<br>The Arm Compiler for Embedded<br>FuSa 6 -0max option refers to<br>maximum performance, with<br>Link-Time Optimization (LTO)<br>enabled. |
| Optimization levels for code size.                         | <ul> <li>-Ospace -00</li> <li>-Ospace -01</li> <li>-Ospace -02</li> <li>-Ospace -03</li> </ul> | • -Os<br>• -Oz<br>• -Omin   | The Arm Compiler 5 -00 option<br>is more similar to the Arm<br>Compiler for Embedded FuSa<br>6 -01 option than the Arm<br>Compiler for Embedded FuSa 6 -<br>00 option.<br>The Arm Compiler for Embedded<br>FuSa 6 -0min option refers<br>to minimum code size, with<br>Link-Time Optimization (LTO)<br>enabled.   |
| Default.   | -Ospace -O2  | -00   | -   |
| Best trade-off between image size, performance, and debug. | -Ospace -O2  | -01   | -   |
| Highest optimization for performance.                      | -Otime -03   | <ul><li>-Omax</li><li>-Ofast</li></ul>  | The -Omax option uses Link-<br>Time Optimization (LTO). If LTO<br>is not appropriate for you, use -<br>Ofast.   |
| Highest optimization for code size.                        | -Ospace -03  | <ul> <li>-Omin</li> <li>-Oz</li> </ul>  | The -Omin option uses Link-<br>Time Optimization (LTO). If LTO<br>is not appropriate for you, use -<br>Oz.  |

Arm Compiler for Embedded FuSa 6 provides an aggressive performance optimization option, – omax, which automatically enables a feature called Link-Time Optimization. For more information, see -flto.

At the opposite end of the spectrum, the -omin option in Arm Compiler for Embedded FuSa 6 is an aggressive code size optimization setting. This also enables Link-Time Optimization and aggressively removes unused code and data.

When using -omax or -omin, armclang can perform link-time optimizations that were not possible in Arm Compiler 5. In some cases these link-time optimizations can expose latent bugs in a program, which manifest as an image with different or unanticapted behavior. Therefore, an image built with Arm Compiler 5 might have a different behavior to the image built with Arm Compiler for Embedded FuSa 6. For example, unused variables without the volatile keyword might be removed when using – omax or -omin in Arm Compiler for Embedded FuSa 6. If the unused variable is actually a volatile variable that requires the volatile keyword, then the removal of the variable can cause the generated image to behave unexpectedly. Since Arm Compiler 5 does not have these aggressive optimization settings, it might not have removed the unused variable, and the resulting image might behave as expected, and therefore the error in the code would be more difficult to detect.

#### **Related information**

-flto armclang option -O armclang option Effect of the volatile keyword on compiler optimization Optimizing across modules with Link-Time Optimization

### 3.5 Backwards compatibility issues

Some Arm<sup>®</sup> Compiler 5 options produce objects that are not compatible with Arm Compiler for Embedded FuSa 6.

#### SHF\_COMDEF ELF sections

Linking with legacy objects that contain ELF sections with the legacy shf\_comdef ELF section flag is deprecated. Use the grp\_comdat ELF section group instead of the legacy shf\_comdef ELF section flag by:

- Replacing the COMDEF section attribute of the legacy armasm syntax AREA directive with the COMGROUP=<symbol\_name> section attribute.
- Rebuilding incompatible legacy objects using one of the following:
  - Arm Compiler 5 but with the --dwarf3 option. Other incompatibilities might still exist.
  - Arm Compiler for Embedded FuSa 6.

#### **Related information**

AREA directive --dwarf3

### 3.6 Diagnostic messages

In general, armclang provides more precise and detailed diagnostic messages compared to armcc. Therefore you can expect to see more information about your code when using Arm<sup>®</sup> Compiler for Embedded FuSa 6, which can help you understand and fix your source more quickly.

armclang and armcc differ in the quality of diagnostic information they provide about your code. The following sections demonstrate some of the differences.

### Assignment in condition

The following code is an example of armclang providing more precise information about your code. The error in this example is that the assignment operator, =, must be changed to the equality operator, ==.

```
//main.cpp:
#include <stdio.h>
int main()
{
    int a = 0, b = 0;
    if (a = b)
    {
        printf("Right\n");
    }
    else
    {
        printf("Wrong\n");
    }
    return 0;
}
```

Compiling this example with Arm Compiler 5 gives the message:

"main.cpp", line 6: Warning: #1293-D: assignment in condition
if (a = b)

Compiling this example with Arm Compiler for Embedded FuSa 6 gives the message:

armclang highlights the error in the code, and also suggests two different ways to resolve the error. The warning messages highlight the specific part which requires attention from the user.



When using armclang, it is possible to enable or disable specific warning messages. In the example above, you can enable this warning message using the - Wparentheses option, or disable it using the -Wno-parentheses option.

#### Automatic macro expansion

Another very useful feature of diagnostic messages in Arm Compiler for Embedded FuSa 6, is the inclusion of notes about macro expansion. These notes provide useful context to help you understand diagnostic messages resulting from automatic macro expansion.

Consider the following code:

```
//main.cpp:
#include <stdio.h>
#define LOG(PREFIX, MESSAGE) fprintf(stderr, "%s: %s", PREFIX, MESSAGE)
#define LOG_WARNING(MESSAGE) LOG("Warning", MESSAGE)
int main(void)
{
LOG_WARNING(123);
}
```

The macro LOG\_WARNING has been called with an integer argument. However, expanding the two macros, you can see that the fprintf function expects a string. When the macros are close together in the code it is easy to spot these errors. These errors are not easy to spot if they are defined in different part of the source code, or in other external libraries.

Compiling this example with Arm Compiler 5 armcc main.cpp reports the message:

```
main.cpp", line 8: Warning: #181-D: argument is incompatible with corresponding
format string conversion
LOG_WARNING(123);
^
```

Compiling this example with Arm Compiler for Embedded FuSa 6 armclang --target=arm-armnone-eabi -march=armv8-a reports the message:

For more information, see Diagnostics for pragma compatibility.



When starting the migration from Arm Compiler 5 to Arm Compiler for Embedded FuSa 6, you can expect additional diagnostic messages because armclang does not recognize some of the pragmas, keywords, and attributes that were specific to armcc. When you replace the pragmas, keywords, and attributes from Arm Compiler 5 with their Arm Compiler for Embedded FuSa 6 equivalents, the majority of these diagnostic messages disappear. You might require additional code changes if there is no direct equivalent for Arm Compiler for Embedded FuSa 6. For more information see Compiler Source Code Compatibility.

## 3.7 Migration example

This topic shows you the process of migrating an example code from Arm<sup>®</sup> Compiler 5 to Arm Compiler for Embedded FuSa 6.



This topic includes descriptions of [COMMUNITY] features. See Support level definitions.

#### Compiling with Arm Compiler 5

For an example startup code that builds with Arm Compiler 5, see Example startup code for Arm Compiler 5 project.

To compile this example with Arm Compiler 5, enter:

armcc startup\_ac5.c --cpu=7-A -c

This command generates a compiled object file for the Armv7-A architecture.

#### Compiling with Arm Compiler for Embedded FuSa 6

Try to compile the startup\_ac5.c example with Arm Compiler for Embedded FuSa 6. The first step in the migration is to use the new compiler tool, armclang, and use the correct command-line options for armclang.

To compile this example with Arm Compiler for Embedded FuSa 6, enter:

armclang --target=arm-arm-none-eabi startup\_ac5.c -march=armv7-a -c -01 -std=c90

The following table shows the differences in the command-line options between Arm Compiler 5 and Arm Compiler for Embedded FuSa 6:

#### Table 3-4: Command-line changes

| Description                | Arm Compiler 5   | Arm Compiler for Embedded FuSa 6  |
|----------------------------|--|---|
| Tool                       | armcc  | armclang  |
| Specifying an architecture | cpu=7-A  | • -march=armv7-a  |
|                            |  | <ul> <li>target is a mandatory option for<br/>armclang.</li> </ul>  |
|                            |  | To generate A64 instructions for AArch64<br>state, specifytarget=aarch64-<br>arm-none-eabi. To generate A32 / T32<br>instructions for AArch32 state, specify<br>target=arm-arm-none-eabi (you must<br>also specify -mthumb for T32 instructions).<br>Specify either an architecture (-march) or<br>processor (-mcpu), but not both. |
| Optimization               | The default optimization is –02.                         | The default optimization is -00. To get similar optimizations as the Arm Compiler 5 default, use -01.   |
| Source language mode       | The default source language mode for .c<br>files is c90. | The default source language mode for .c<br>files is gnu11 [COMMUNITY]. To compile<br>for c90 in Arm Compiler for Embedded<br>FuSa 6, use -std=c90.  |

Arm Compiler for Embedded FuSa 6 generates the following errors and warnings when trying to compile the example startup\_ac5.c file in c90 mode:

```
startup ac5.c:39:22: error: 'main' must return 'int'
 declspec(noreturn) void main (void)
                     ^~~~
                     int
startup ac5.c:45:9: error: '#pragma import' is an ARM Compiler 5 extension, and is
not supported by ARM Compiler 6 [-Warmcc-pragma-import]
#pragma import ( use no semihosting)
startup ac5.c:60:7: error: expected '(' after 'asm'
__asm void Vectors(void) {
startup ac5.c:60:6: error: expected ';' after top-level asm block
__asm void Vectors(void) {
     ;
startup_ac5.c:61:3: error: use of undeclared identifier 'IMPORT'
  IMPORT Undef Handler
startup_ac5.c:80:7: error: expected '(' after 'asm'
__asm void Reset_Handler(void) {
startup ac5.c:80:6: error: expected ';' after top-level asm block
__asm void Reset_Handler(void) {
startup ac5.c:83:3: error: use of undeclared identifier 'CPSID'
  CPSID
         if
8 errors generated.
```

The following section describes how to modify the source file to fix these errors and warnings.

#### Modifying the source code for Arm Compiler for Embedded FuSa 6

You must make the following changes to the source code to compile with armclang.

• The return type of function main function cannot be void in standard C. Replace the following line:

\_\_declspec(noreturn) void main(void)

With:

\_declspec(noreturn) int main(void)

• The intrinsic <u>\_\_enable\_irq()</u> is not supported in Arm Compiler for Embedded FuSa 6. You must replace the intrinsic with an inline assembler equivalent. Replace the following line:

\_enable\_irq();

With:

asm("CPSIE i");

• The #pragma import is not supported in Arm Compiler for Embedded FuSa 6. You must replace the pragma with an equivalent directive using inline assembler. Replace the following line:

#pragma import(\_\_use\_no\_semihosting)

With:

.

\_asm(".global \_\_use\_no\_semihosting");

In certain situations, armclang might remove infinite loops that do not have side-effects. You must use the volatile keyword to tell armclang not to remove such code. Replace the following line:

while(1);

With:

while(1) \_\_asm volatile("");

# 4. Migrating from armcc to armclang

Compares Arm<sup>®</sup> Compiler for Embedded FuSa 6 command-line options to older versions of Arm Compiler.

### 4.1 Migration of compiler command-line options from Arm Compiler 5 to Arm Compiler for Embedded FuSa 6

Arm<sup>®</sup> Compiler for Embedded FuSa 6 provides many command-line options, including most Clang command-line options and several Arm-specific options.



This topic includes descriptions of [COMMUNITY] features. See Support level definitions.

The following table describes the most common Arm Compiler 5 command-line options, and shows the equivalent options for Arm Compiler for Embedded FuSa 6.

More information about command-line options is available:

- The Arm Compiler for Embedded FuSa Reference Guide provides more information about the supported command-line options. The options described are fully supported, unless the level of support is indicated.
- For a full list of Clang command-line options, see the Clang and LLVM documentation.

#### Table 4-1: Comparison of compiler command-line options in Arm Compiler 5 and Arm Compiler for Embedded FuSa 6

| Arm Compiler 5 option             | Arm Compiler for Embedded FuSa 6 option | Description  |
|-----------------------------------|---|--|
| allow_fpreg_for_nonfpdata,<br>no_ | -mimplicit-float,                       | Enables or disables the use of VFP and SIMD registers<br>and data transfer instructions for non-VFP and non-<br>SIMD data.               |
| allow_fpreg_for_nonfpdata         | [COMMUNITY]                             |  |
| apcs=/nointerwork                 | No equivalent.                          | Disables interworking between A32 and T32 code.<br>Interworking is always enabled in Arm Compiler for<br>Embedded FuSa 6.                |
| apcs=/ropi                        | -fropi                                  | Enables or disables the generation of <i>Read-Only</i><br><i>Position Independent</i> (ROPI) code.                                       |
| apcs=/noropi                      | -fno-ropi                               |  |
| apcs=/rwpi                        | -frwpi                                  | Enables or disables the generation of <i>Read/Write</i><br><i>Position Independent</i> (RWPI) code.                                      |
| apcs=/norwpi                      | -fno-rwpi                               |  |
| arm                               | -marm                                   | Targets the A32 instruction set. The compiler is permitted to generate both A32 and T32 code, but recognizes that A32 code is preferred. |

| Arm Compiler 5 option              | Arm Compiler for Embedded FuSa 6 option | Description  |
|------------------------------------|---|--|
| arm_only                           | No equivalent.                          | Enforces A32 instructions only. The compiler does not generate T32 instructions.   |
| asm                                | -save-temps                             | Instructs the compiler to generate intermediate assembly files as well as object files.  |
| bigend                             | -mbig-endian                            | Generates code for big-endian data.  |
| branch_tables,<br>no_branch_tables | No equivalent.                          | -fno-jump-tables is the closest option [COMMUNITY]   |
| -c                                 | -c                                      | Performs the compilation step, but not the link step.  |
| c90                                | -xc -std=c90                            | Enables the compilation of C90 source code.<br>-xc is a positional argument and only affects<br>subsequent input files on the command-line. It is<br>also only required if the input files do not have the<br>appropriate file extension.  |
| c90gnu                             | -xc -std=gnu90                          | Enables the compilation of C90 source code with<br>additional GNU extensions.<br>-xc is a positional argument and only affects<br>subsequent input files on the command-line. It is<br>also only required if the input files do not have the<br>appropriate file extension.  |
| c99                                | -xc -std=c99                            | Enables the compilation of C99 source code.<br>-xc is a positional argument and only affects<br>subsequent input files on the command-line. It is<br>also only required if the input files do not have the<br>appropriate file extension.  |
| c99gnu                             | -xc -std=gnu99                          | Enables the compilation of C99 source code with<br>additional GNU extensions.<br>-xc is a positional argument and only affects<br>subsequent input files on the command-line. It is<br>also only required if the input files do not have the<br>appropriate file extension.  |
| cpp                                | -xc++ -std=c++03                        | Enables the compilation of C++03 source code.<br>-xc++ is a positional argument and only affects<br>subsequent input files on the command-line. It is<br>also only required if the input files do not have the<br>appropriate file extension.<br>The default C++ language standard is different<br>between Arm Compiler 5 and Arm Compiler for<br>Embedded FuSa 6. |

| Arm Compiler 5 option | Arm Compiler for Embedded FuSa 6 option                              | Description  |
|-----------------------|--|--|
| cppgnu                | -xc++ -std=gnu++03   | Enables the compilation of C++03 source code with additional GNU extensions.   |
|                       |  | -xc++ is a positional argument and only affects<br>subsequent input files on the command-line. It is<br>also only required if the input files do not have the<br>appropriate file extension. |
|                       |  | The default C++ language standard is different<br>between Arm Compiler 5 and Arm Compiler for<br>Embedded FuSa 6.  |
| cpp11                 | -xc++ -std=c++11   | Enables the compilation of C++11 source code.  |
|                       |  | -xc++ is a positional argument and only affects<br>subsequent input files on the command-line. It is<br>also only required if the input files do not have the<br>appropriate file extension. |
|                       |  | The default C++ language standard is different<br>between Arm Compiler 5 and Arm Compiler for<br>Embedded FuSa 6.  |
| cpp11gnu              | -xc++ -std=gnu++11   | Enables the compilation of C++11 source code with additional GNU extensions.   |
|                       |  | -xc++ is a positional argument and only affects<br>subsequent input files on the command-line. It is<br>also only required if the input files do not have the<br>appropriate file extension. |
|                       |  | The default C++ language standard is different<br>between Arm Compiler 5 and Arm Compiler for<br>Embedded FuSa 6.  |
| cpp_compat            | No equivalent.   | Compiles C++ code to maximize binary compatibility.  |
| cpu=8-A.32            | target=arm-arm-none-eabi -<br>march=armv8-a                          | Targets Armv8-A and AArch32 state.   |
| cpu 8-A.64            | target=aarch64-arm-none-<br>eabi                                     | Targets Armv8-A and AArch64 state. (Implies –<br>march=armv8-a if -mcpu is not specified.)   |
| cpu=7-A               | target=arm-arm-none-eabi -<br>march=armv7-a                          | Targets the Armv7-A architecture.  |
| cpu=Cortex-M4         | target=arm-arm-none-eabi -<br>mcpu=cortex-m4                         | Targets the Cortex <sup>®</sup> -M4 processor.   |
| cpu=Cortex-A15        | target=arm-arm-none-eabi -<br>mcpu=cortex-a15                        | Targets the Cortex -A15 processor.   |
| -D                    | -D   | Defines a preprocessing macro.   |
| depend                | -MF  | Specifies a filename for the makefile dependency rules.  |
| depend_dir            | No equivalent. Use -MF to specify each dependency file individually. | Specifies the directory for dependency output files.   |

| Arm Compiler 5 option                              | Arm Compiler for Embedded FuSa 6 option   | Description   |  |
|--|---|---|--|
| depend_format=unix_escaped                         | -   | Dependency file entries use UNIX-style path separators and escapes spaces with \\. This is the default in Arm Compiler for Embedded FuSa 6.   |  |
| depend_system_headers,<br>no_depend_system_headers | No direct equivalent to the standalone<br>command-line option. However,<br>see the Arm Compiler 5 entries in<br>this table formd,mdno_<br>depend_system_headers, and<br>mm. | Enables and disables the output of system include<br>dependency lines when generating makefile<br>dependency information using either the –M option of<br>the ––md option.  |  |
| depend_target                                      | -MT   | Changes the target name for the makefile dependency rule.   |  |
| diag_error   | -Werror   | Turn compiler warnings into errors.   |  |
| diag_style= <string></string>                      | No equivalent.  | <pre>armclang produces diagnostic messages in the following format:     <source-file>:<line-number>:<char- number="">: <description> [<diagnostic- flag="">]</diagnostic-></description></char-></line-number></source-file></pre>  |  |
| diag_suppress= <code></code>                       | -Wno- <flag></flag>   | Suppress warning message <flag>. The error or<br/>warning codes might be different between Arm<br/>Compiler 5 and Arm Compiler for Embedded FuSa 6</flag>   |  |
| dollar<br>no_dollar                                | -Wno-dollar-in-identifier-<br>extension<br>-Werror=dollar-in-identifier-<br>extension   | Disable or enable error messages if the dollar<br>character \$ is used in identifiers. By default Arm<br>Compiler for Embedded FuSa 6 does not give an<br>error if \$ is used. However, if you are using the –<br>pedantic-errors option, this generates an error<br>if \$ is used. In this case, use both the -pedantic-<br>errors and -Wno-dollar-in-identifier-<br>extension options to suppress the error. If you are<br>not using the -pedantic-errors option, use -<br>Werror=dollar-in-identifier-extension to<br>generate errors. |  |
| -E   | -E  | Executes only the preprocessor step.  |  |
| enum_is_int  | -fno-short-enums,-fshort-<br>enums  | Sets the minimum size of an enumeration type. By<br>default Arm Compiler 5 does not set a minimum size.<br>By default Arm Compiler for Embedded FuSa 6 uses –<br>fno-short-enums to set the minimum size to 32-<br>bit.   |  |
| float_literal_pools,<br>no_float_literal_pools     | No equivalent.  | The way that literals are merged is handled differently<br>in Arm Compiler for Embedded FuSa 6 compared to<br>Arm Compiler 5. For more information, see Literal<br>pool options in armclang.  |  |
| forceline  | No equivalent.  | Forces aggressive inlining of functions. Arm Compiler<br>for Embedded FuSa 6 automatically decides whether<br>to inline functions depending on the optimization<br>level.   |  |
| fpmode=std   | -ffp-mode=std   | Provides IEEE-compliant code with no IEEE<br>exceptions, NaNs, and Infinities. Denormals are sign<br>preserving. This is the default.   |  |

| Arm Compiler 5 option                              | Arm Compiler for Embedded FuSa 6 option           | Description   |  |
|--|---|---|--|
| fpmode=fast  | -ffp-mode=fast                                    | Similar to the default behavior, but also performs aggressive floating-point optimizations and therefore it is not IEEE-compliant.  |  |
| fpmode=ieee_full                                   | -ffp-mode=full                                    | Provides full IEEE support, including exceptions.   |  |
| fpmode=ieee_fixed                                  | There are no supported equivalent options.        | There might be community features that provide these IEEE floating-point modes.   |  |
| fpmode=ieee_no_fenv                                |   |   |  |
| fpu  | -mfpu   | Specifies the target FPU architecture.  |  |
| For example,fpu=fpv5_d16                           | For example, -mfpu=fpv5-d16                       | Note:        fpu=none checks the source code for floating-point operations, and if any are found it produces an errormfpu=none prevents the compiler from using hardware-based floating-point functions. If the compiler encounters floating-point types in the source code, it uses software-based floating-point library functions.         The option values might be different. For example fpv5_d16 in Arm Compiler 5 is equivalent to fpv5-d16 in Arm Compiler for Embedded FuSa 6, and targets the FPv5-D16 floating-point extension.         Prevents the compiler from using the specified core register, unless the use is required for Arm ABI compliance.         In Arm Compiler 5, <reg_name> is an integer startin from 1 to 8, which maps to registers R4 to R11.         In Arm Compiler for Embedded FuSa 6, <n> is an</n></reg_name> |  |
|  |   | integer starting from 6 to 11, which maps to registers R6 to R11.   |  |
| gnu_instrument,<br>no_gnu_instrument               | -finstrument-functions<br>[COMMUNITY]             | Inserts instrumentation calls for profiling entry and exit to functions.  |  |
| -I   | -I  | Adds the specified directories to the list of places that are searched to find included files.  |  |
| ignore_missing_headers                             | -MG   | Prints dependency lines for header files even if the header files are missing.  |  |
| inline   | Default at all optimization levels except<br>-00. |   |  |
| integer_literal_pools,<br>no_integer_literal_pools | No equivalent.                                    | The way that literals are merged is handled differently<br>in Arm Compiler for Embedded FuSa 6 compared to<br>Arm Compiler 5. For more information, see Literal<br>pool options in armclang.  |  |
| -J   | -isystem  | Adds the specified directories to the list of places that are searched to find included system header files.  |  |

| Arm Compiler 5 option  | Arm Compiler for Embedded FuSa 6 option | Description  |  |
|--|---|--|--|
| -L   | -Xlinker                                | Specifies command-line options to pass to the linker when a link step is being performed after compilation.  |  |
| library_interface=armcc  | This is the default.                    | Arm Compiler for Embedded FuSa 6 by default uses the Arm standard C library.   |  |
| library_interface= <lib></lib>   | -nostdlib -nostdlibinc -fno-<br>builtin | Specifies that the compiler output works with any<br>ISO C library compliant with the Arm Embedded   |  |
| <pre>Where <lib> is one of:     aeabi_clib     aeabi_clib90     aeabi_clib99</lib></pre>   |   | Application Binary Interface (AEABI).  |  |
| <pre>library_interface=<lib> Where <lib> is not one of:     aeabi_clib     aeabi_clib90     aeabi_clib99     armcc</lib></lib></pre> | No equivalent.                          | Arm Compiler for Embedded FuSa 6 assumes the use of an AEABI compliant library.  |  |
| licretry   | No equivalent.                          | There is no equivalent of thelicretry option.<br>The Arm Compiler for Embedded FuSa 6 tools<br>automatically retry failed attempts to obtain a license.  |  |
| list_macros  | -E -dM                                  | List all the macros that are defined at the end of the translation unit, including the predefined macros.  |  |
| littleend  | -mlittle-endian                         | Generates code for little-endian data.   |  |
| lower_ropi,<br>no_lower_ropi   | -fropi-lowering,<br>-fno-ropi-lowering  | Enables or disables less restrictive C when generating<br>Read-Only Position Independent (ROPI) code.<br>Note:<br>In Arm Compiler 5, whenacps=/ropi is<br>specified,lower_ropi is not switched on by<br>default. In Arm Compiler for Embedded FuSa 6,<br>when -fropi is specified, -fropi-lowering is<br>switched on by default. |  |
| lower_rwpi,  | -frwpi-lowering,                        | Enables or disables less restrictive C when generating <i>Read/Write Position Independent</i> (RWPI) code.   |  |
| no_lower_rwpi<br>-M  | -fno-rwpi-lowering<br>-M                | Instructs the compiler to produce a list of makefile dependency lines suitable for use by a make utility.  |  |
| md   | -MD                                     | Creates makefile dependency files, including the<br>system header files. In Arm Compiler 5, this is<br>equivalent tomddepend system headers.   |  |
| mdno_<br>depend_system_headers   | -MMD                                    | Creates makefile dependency files, without the system header files.  |  |
|  | -MM                                     | Creates a single makefile dependency file,<br>without the system header files. In Arm<br>Compiler 5, this is equivalent to -Mno_<br>depend_system_headers.   |  |

| Arm Compiler 5 option  | Arm Compiler for Embedded FuSa 6 option  | Description  |
|------------------------|--|--|
| multifile,no_multifile | No direct equivalent. However, see<br>Optimizing across modules with Link-<br>Time Optimization in the Arm Compiler<br>for Embedded FuSa User Guide. | Enables and disables optimizations between multiple source files.  |
| no_comment_section     | -fno-ident   | Removes the .comment section from object files.  |
| no_exceptions          | -fno-exceptions  | Disables the generation of code needed to support C ++ exceptions.   |
|                        |  | Note:<br>For C++ code, Arm Compiler for Embedded FuSa<br>6 defaults to -fexceptions. As a result, there<br>might be a large increase in the code size. If you use<br>-fno_exceptions, then the code size is in the<br>range of that created with Arm Compiler 5.   |
| no_hide_all            | -fvisibility=default   | Sets the default visibility of ELF symbols<br>to the specified option, unless overridden<br>in the source with theattribute<br>((visibility(" <visibility_type>")))<br/>attribute. The default is -fvisibility=hidden.</visibility_type>   |
|                        |  | Note:<br>The behavior of the armclang option –<br>fvisibility=hidden is different from that<br>of the armcc optionhide-all. With the<br>armclang option -fvisibility=hidden,<br>extern declarations are visible, and all other<br>symbols are hidden. With the armcc option<br>hide-all, all symbols are hidden. |
| no_protect_stack       | -fno-stack-protector   | Explicitly disables stack protection. For more<br>information, see Arm Compiler 5 and Arm Compiler<br>for Embedded FuSa 6 stack protection behavior.   |
| -rtti                  | -frtti   | C++ onlyfrtti enables the generation of code<br>that is needed to support <i>Run-Time Type Information</i><br>(RTTI) features. This option is the default when<br>compiling for C++.<br>See -frtti, -fno-rtti  |
| -no_rtti               | -fno-rtti  | C++ onlyfno-rtti disables the generation of code that is needed to support RTTI features.<br>See -frtti, -fno-rtti   |
|                        |  |  |

| Arm Compiler 5 option | Arm Compiler for Embedded FuSa 6 option        | Description   |  |
|-----------------------|--|---|--|
| -0 <num></num>        | -0 <num></num>                                 | Specifies the level of optimization to be used when compiling source files.   |  |
|                       |  | The default for Arm Compiler 5 is -02. The default<br>for Arm Compiler for Embedded FuSa 6 is -00.<br>For Arm Compiler for Embedded FuSa 6, Arm<br>recommends -01 rather than -00 for best trade-off<br>between debug view, codesize, and performance. For<br>more information, see Optimization differences. |  |
| -Ospace               | -0z /-0s                                       | Performs optimizations to reduce image size at the expense of a possible increase in execution time.  |  |
| -Otime                | This is the default.                           | Performs optimizations to reduce execution time at the expense of a possible increase in image size.  |  |
|                       |  | There is no equivalent of the -Otime option.<br>Arm Compiler for Embedded FuSa 6 optimizes for<br>execution time by default, unless you specify the -Os<br>or -Oz options.  |  |
| phony_targets         | -MP  | Emits dummy makefile rules.   |  |
| preinclude            | -include                                       | Include the source code of a specified file at the beginning of the compilation.  |  |
| protect_stack         | -fstack-protector,<br>-fstack-protector-strong | Enables stack protection on vulnerable functions.<br>For more information, see Arm Compiler 5 and Arm<br>Compiler for Embedded FuSa 6 stack protection<br>behavior.   |  |
| protect_stack_all     | -fstack-protector-all                          | Enables stack protection on all functions. For more information, see Arm Compiler 5 and Arm Compiler for Embedded FuSa 6 stack protection behavior.   |  |
| relaxed_ref_def       | -fcommon                                       | Places zero-initialized definitions in a common block.  |  |
| retain                | -0   | The optimization level to use for the best code coverage might depend on your source code.  |  |
|                       |  | In Arm Compiler 5 theretain option disables<br>specific optimizations by name. There is no direct<br>equivalent of this for Arm Compiler for Embedded<br>FuSa 6.  |  |
|                       |  | Instead you will need to select the optimization level<br>which best suits your needs. For more information,<br>see -O in the Arm Compiler for Embedded FuSa<br>Reference Guide.  |  |
| -S                    | -S   | Outputs the disassembly of the machine code that the compiler generates.  |  |
|                       |  | The output from this option differs between releases.<br>Arm Compiler 5 produces output with armasm syntax<br>while Arm Compiler for Embedded FuSa 6 produces<br>output with GNU syntax.  |  |
| show_cmdline          | -v   | Shows how the compiler processes the command-<br>line. The commands are shown normalized, and the<br>contents of any via files are expanded.  |  |

| Arm Compiler 5 option                            | Arm Compiler for Embedded FuSa 6 option          | Description   |  |
|--|--|---|--|
| split_ldm  | -fno-ldm-stm                                     | Disables the generation of LDM and STM instructions.  |  |
|  |  | <b>Note:</b><br>While the armcc optionsplit_ldm limits<br>the size of generated LDM/STM instructions, the<br>armclang option -fno-ldm-stm disables the<br>generation of LDM and STM instructions altogether.  |  |
| split_sections                                   | -ffunction-sections                              | Generates one ELF section for each function in the source file.   |  |
|  |  | In Arm Compiler for Embedded FuSa 6, –<br>ffunction-sections is the default. Therefore,<br>the merging of identical constants cannot be done<br>by armclang. Instead, the merging is done by<br>armlink. For more information, see Merging<br>identical constants in the Arm Compiler for Embedded<br>FuSa Reference Guide. |  |
| strict   | -pedantic-errors                                 | Generate errors if code violates strict ISO C and ISO C++.  |  |
| strict_warnings                                  | -pedantic  | Generate warnings if code violates strict ISO C and ISO C++.  |  |
| string_literal_pools,<br>no_string_literal_pools | No equivalent.                                   | The way that literals are merged is handled differently<br>in Arm Compiler for Embedded FuSa 6 compared to<br>Arm Compiler 5. For more information, see Literal<br>pool options in armclang.  |  |
| thumb  | -mthumb  | Targets the T32 instruction set.  |  |
| no_unaligned_access,                             | -mno-unaligned-access,                           | Enables or disables unaligned accesses to data on Arm processors.   |  |
| unaligned_access                                 | -munaligned-access                               |   |  |
| use_frame_pointer,<br>no_use_frame_pointer       | -fno-omit-frame-pointer,-<br>fomit-frame-pointer | Controls whether a register is reserved for storing the stack frame pointer.  |  |
| vectorize  | -fvectorize                                      | Enables or disables the generation of Advanced SIMD vector instructions directly from C or C++ code.  |  |
| no_vectorize                                     | -fno-vectorize                                   |   |  |
| via  | @file  | Reads an additional list of compiler options from a file.   |  |
| vla  | No equivalent.                                   | Support for variable length arrays. Arm Compiler for<br>Embedded FuSa 6 automatically supports variable<br>length arrays in accordance with the language<br>standard.   |  |
| vsn  | version  | Displays version information and license details. In<br>Arm Compiler for Embedded FuSa 6 you can also use<br>vsn.   |  |
| wchar16,wchar32                                  | -fshort-wchar,                                   | Sets the size of wchar_t type.  |  |
|  | -fno-short-wchar                                 | The default for Arm Compiler 5 iswchar16. The default for Arm Compiler for Embedded FuSa 6 is - fno-short-wchar.  |  |

### **Related information**

armclang Command-line Options Compiler-specific Function, Variable, and Type Attributes The LLVM Compiler Infrastructure Project

### 4.2 Arm Compiler 5 and Arm Compiler for Embedded FuSa 6 stack protection behavior

You can see which functions are protected and compare Arm<sup>®</sup> Compiler 5 protection with Arm Compiler for Embedded FuSa 6 protection after migration.



This topic includes descriptions of [COMMUNITY] features. See Support level definitions.

The behavior of armclang -fstack-protector and armclang -fstack-protector-strong is different from the behavior of the armcc --protect\_stack option:

- With armcc --protect\_stack, a function is considered vulnerable if it contains a char or wchar\_t array of any size.
- With armclang -fstack-protector, a function is considered vulnerable if it contains at least one of the following:
  - A character array larger than 8 bytes.
  - An 8-bit integer array larger than 8 bytes.
  - A call to alloca() with either a variable size or a constant size bigger than 8 bytes.
- With armclang -fstack-protector-strong, a function is considered vulnerable if it contains:
  - An array of any size and type.
  - A call to alloca().
  - A local variable that has its address taken.

Arm recommends the use of -fstack-protector-strong.



When using Arm Compiler 5, the value of the variable <u>\_\_stack\_chk\_guard</u> could change during the life of the program. With Arm Compiler for Embedded FuSa 6, a suitable implementation might set this variable to a random value when the program is loaded, before the first protected function is entered. The value must then remain unchanged during the life of the program.

### Example

1. Create the file test.c containing the following code:

```
// test.c
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
void * stack chk guard = (void *)0xdeadbeef;
      stack chk fail(void) {
void
 printf("Stack smashing detected.\n");
  exit(1);
}
static void copy(const char *p) {
 char buf[9];
  strcpy(buf, p);
 printf("Copied: %s\n", buf);
}
int main(void) {
 const char *t = "Hello World!";
 copy(t);
printf("%s\n", t);
  return 0;
}
```

2. For Arm Compiler 5, search for branches to the <u>\_\_stack\_chk\_fail()</u> function in the output from the fromelf -c command. The functions containing such branches are protected.

```
armcc -c --cpu=7-A --protect stack test.c -o test.o
fromelf -c test.o
. . .
    main
         0x00000010: e92d407f
0x00000014: e28f4064
0x00000018: e59f5070
                                       .@-. PUSH {r0-r6,lr}
d@.. ADR r4,{pc}+0x6c; 0x80
pP.. LDR r5,[pc,#112];
   __stack_chk_guard = 0x90] = 0
0x0000001c: e1a01004
                                       .... MOV
.... LDR
.... STR
.... MOV
.... BL
                                                               r1,r4
         0x0000020:
                          e5950000
                                                            r0,[r5,#0]
         0x00000024: e58d000c
0x00000028: e1a0000d
                                                              r0,[sp,#0xc]
         0x0000028:
                                                              r0,sp
         0x0000002c:
                          ebfffffe
                                                              strcpy
                                      X... ADA
BL
LDR
                                          .... MOV
         0x00000030: e1a0100d
                                                              r1,sp
                                                              r0,{pc}+0x60 ; 0x94
_____2printf
         0x0000034:
                           e28f0058
         0x0000038:
                          ebffffe
                                                              r0,[sp,#0xc]
         0x000003c: e59d000c
                                         .... LDR
                          e5951000
                          e5951000 .... LDR
e1500001 ..P. CMP
         0x00000040:
                                                              r1,[r5,#0]
         0x00000044:
                                                              r0,r1
                                                              __stack_chk_fail ; 0x0
         0x00000048:
                          1bfffffe
                                                 BLNE
                                          . . . .
 Section #1
         0x000004c:
                           e1a01004
                                                    MOV
                                                               r1,r4
                                          . . . .
. . .
```

3. For Arm Compiler for Embedded FuSa 6, use the armclang [COMMUNITY] -Rpass remark option.

> armclang -c --target=arm-arm-none-eabi -march=armv8-a -O0 -fstack-protector Rpass=stack-protector test.c
test.c:14:13: remark: Stack protection applied to function main due to a stack
allocated buffer or struct containing a

Copyright © 2024 Arm Limited (or its affiliates). All rights reserved. Non-Confidential Arm<sup>®</sup> Compiler for Embedded FuSa Migration and Compatibility Guide

```
buffer [-Rpass=stack-protector]
int main(void) {
```



You can also use the fromelf -c command and search the output for functions containing branches to the \_\_stack\_chk\_fail() function.

### **Related information**

-fstack-protector, -fstack-protector-all, -fstack-protector-strong, -fno-stack-protector -Rpass

# 4.3 Command-line options for preprocessing assembly source code

The functionality of the --cpreproc and --cpreproc\_opts command-line options in the version of armasm supplied with Arm<sup>®</sup> Compiler for Embedded FuSa 6 is different from the options used in earlier versions of armasm to preprocess assembly source code.

If you are using armasm to assemble source code that requires the use of the preprocessor, you must use both the --cpreproc and --cpreproc\_opts options together. Also:

- As a minimum, you must include the armclang options --target and either -mcpu or -march in --cpreproc\_opts.
- The input assembly source must have an upper-case extension .s.

If you have existing source files, which require preprocessing, and that have the lower-case extension .s, then to avoid having to rename the files:

- 1. Perform the preprocessing step separately using the armclang Option -x assembler-with-cpp.
- 2. Assemble the preprocessed file without using the --cpreproc and --cpreproc\_opts options.

### Example using armclang -x

This example shows the use of the armclang -x option.

```
armclang --target=aarch64-arm-none-eabi -march=armv8-a -x assembler-with-cpp -E
test.s -o test_preproc.s
armasm --cpu=8-A.64 test_preproc.s
```

### Example using armasm --cpreproc\_opts

The options to the preprocessor in this example are --cpreproc\_opts=--target=arm-arm-noneeabi,-mcpu=cortex-a9,-D,DEF1,-D,DEF2.

```
armasm --cpu=cortex-a9 --cpreproc --cpreproc_opts=--target=arm-arm-none-eabi,-
mcpu=cortex-a9,-D,DEF1,-D,DEF2 -I /path/to/includes1 -I /path/to/includes2 input.S
```



Ensure that you specify compatible architectures in the armclang options --target, -mcpu or -march, and the armasm option --cpu.

### **Related information**

- --cpreproc assembler option
- --cpreproc\_opts assembler option
- Mandatory armclang options
- -march armclang option
- -mcpu armclang option
- --target armclang option
- -x armclang option
- Preprocessing assembly code

# 4.4 Inline assembly with Arm Compiler for Embedded FuSa6

Inline assembly in Arm<sup>®</sup> Compiler for Embedded FuSa 6 must be written in GNU assembly syntax. Inline assembly in Arm Compiler 5 is written in armasm syntax. If you have inline assembly written in armasm syntax, you must modify the armasm syntax assembly to use GNU assembly syntax.

In Arm Compiler 5:

- You can use C variable names directly inside inline assembly statements.
- You do not have direct access to physical registers. You must use C or C++ variables names as operands, and the compiler maps them to physical register. You must set the value of these variables before you read them within an inline assembly statement.
- If you use register names in inline assembly code, they are treated as C or C++ variables. They do not necessarily relate to the physical register of the same name. If the register name is not declared as a C or C++ variable, the compiler generates a warning.

In Arm Compiler for Embedded FuSa 6:

• You cannot use C or C++ variable names directly inside inline assembly statements. You can map the physical registers to C or C++ variable names using operand mapping and constraints.

- You have direct access to physical registers. There is no need to set the value of the registers before you read them within inline assembly statements.
- If you use register names in inline assembly code, they are the physical register of the same name.

In Arm Compiler for Embedded FuSa 6 you cannot use C variable names directly within inline assembly. However, the GNU assembly syntax in Arm Compiler for Embedded FuSa 6 provides a way for mapping input and output operands to C variable names.

Arm Compiler 5 optimizes inline assembly, but Arm Compiler for Embedded FuSa 6 emits it exactly as written.

While Arm Compiler for Embedded FuSa 6 does not attempt to optimize the inline assembly instructions, it can remove a block of code containing inline assembly during optimization. The compiler is unaware of the content of the assembly, so might in some cases remove the block while attempting to remove unused code.



The volatile qualifier disables certain compiler optimizations that might otherwise lead to the compiler removing the code block. The volatile qualifier is optional. However, consider using it around your assembly code blocks to ensure the compiler does not remove them when compiling at any optimization level other than -00.

See the documentation of the volatile keyword in the Arm Compiler for Embedded 6 User Guide for details.

For more information on writing inline assembly using \_\_asm in armclang, see \_\_asm.

For more information on GNU assembly syntax, see Overview of differences between armasm and GNU syntax assembly code.

### Inline assembly example in Arm Compiler 5

The following example shows inline assembly code in Arm Compiler 5:

```
//foo.c:
int add(int i, int j)
{
    int res;
    ___asm
    (
      "ADD res, i, j \t\n"
      "SUB res, i, res \t\n"
    );
    return res;
}
```

The following example shows an alternative syntax for inline assembly code in Arm Compiler 5:

//foo.c:

Arm<sup>®</sup> Compiler for Embedded FuSa Migration and Compatibility Guide

```
int add(int i, int j)
{
    int res;
    __asm
    {
        ADD res, i, j
        SUB res, i, res
    }
    return res;
}
```

Compile foo.c using armcc:

armcc foo.c -c -S -o foo.s

Arm Compiler 5 converts the example inline assembly code to:

```
;foo.s:
add PROC
ADD r1,r0,r1
SUB r0,r0,r1
BX lr
ENDP
```

### Inline assembly example in Arm Compiler for Embedded FuSa 6

The example below shows the equivalent inline assembly code in Arm Compiler for Embedded FuSa 6.

```
//foo.c:
int add(int i, int j)
{
    int res = 0;
    ____asm
    (
        "ADD %[result], %[input_i], %[input_j] \t\n"
        "SUB %[result], %[input_i], %[result] \t\n"
        : [result] "=&r" (res)
        : [input_i] "r" (i), [input_j] "r" (j)
    );
    return res;
}
```

Compile foo.c using armclang with optimization level -01:

armclang foo.c --target=arm-arm-none-eabi -march=armv8-a -O1 -c -S -o foo.s

Arm Compiler for Embedded FuSa 6 converts the example inline assembly code to:

```
;foo.s:
add:
.fnstart
@ BB#0:
@APP
```

add r2,r0,r1
sub r2,r0,r2
@NO\_APP
mov r0,r2
bx lr

Arm Compiler for Embedded FuSa 6 supports inline assembly using the \_\_asm or asm keywords. However, the asm keyword is accepted only when:

• Used within C++ language source files.



• Used within C language source files without strict ISO C Standard compliance. For example, asm is accepted when using -std=gnu11.

The compiler supports the GNU form of inline assembly. The compiler does not support the Microsoft form of inline assembly. More detailed documentation of the asm construct is available at https://gcc.gnu.org/onlinedocs/gcc/Extended-Asm.html.

### **Related information**

armclang Inline Assembler How to Use Inline Assembly Language in C Code Constraints for asm Operands Constraint Modifier Characters

# 4.5 Migrating architecture and processor names for command-line options

There are minor differences between the architecture and processor names that Arm<sup>®</sup> Compiler for Embedded FuSa 6 recognizes, and the names that Arm Compiler 5 recognizes. Within Arm Compiler for Embedded FuSa 6, there are differences in the architecture and processor names that armclang recognizes and the names that armasm, armlink, and fromelf recognize. This topic shows the differences in the architecture and processor names for the different tools in Arm Compiler 5 and Arm Compiler for Embedded FuSa 6.

The tables show the documented --cpu options in Arm Compiler 5 and their corresponding options for migrating your Arm Compiler 5 command-line options to Arm Compiler for Embedded FuSa 6.



The tables assume the default floating-point unit derived from the --cpu option in Arm Compiler 5. However, in Arm Compiler for Embedded FuSa 6, armclang selects different defaults for floating-point unit (VFP) and Advanced SIMD. Therefore, the tables also show how to use the armclang options -mfloat-abi and -mfpu to be compatible with the default floating-point unit in Arm Compiler 5. The tables do not provide an exhaustive list.

#### Table 4-2: Architecture selection in Arm Compiler 5 and Arm Compiler for Embedded 6

| armcc, armlink, armasm, and<br>fromelf option in Arm Compil-<br>er 5 | armclang option in Arm Com-<br>piler for Embedded FuSa 6          | armlink, armasm, and<br>fromelf option in Arm Compil-<br>er for Embedded FuSa 6 | Architecture description   |
|--|---|---|--|
| cpu=4  | Not supported   | Not supported   | Armv4  |
| cpu=4T   | Not supported   | Not supported   | Armv4T   |
| cpu=5T   | Not supported   | Not supported   | Armv5T   |
| cpu=5TE  | Not supported   | Not supported   | Armv5TE  |
| cpu=5TEJ   | Not supported   | Not supported   | Armv5TEJ   |
| cpu=6  | Not supported   | Not supported   | Generic Armv6  |
| сри=6-К  | Not supported   | Not supported   | Armv6 -K   |
| cpu=6-Z  | Not supported   | Not supported   | Armv6 -Z   |
| cpu=6T2  | Not supported   | Not supported   | Armv6 T2   |
| cpu=6-M  | target=arm-arm-none-<br>eabi -march=armv6-m                       | cpu=6S-M  | Armv6-M  |
| cpu=6S-M   | target=arm-arm-none-<br>eabi -march=armv6s-m                      | cpu=6S-M  | Armv6 S-M  |
| cpu=7-A<br>cpu=7-A.security  | target=arm-arm-none-<br>eabi -march=armv7-a -<br>mfloat-abi=soft  | cpu=7-A.security  | Armv7-A without VFP and<br>Advanced SIMD.<br>In Arm Compiler 5, security<br>extension is not enabled with<br>cpu=7-A but is enabled with<br>cpu=7-A.security. In Arm<br>Compiler for Embedded FuSa<br>6, armclang always enables<br>the Armv7-A TrustZone security<br>extension with -march=armv7-<br>a. However, armclang does<br>not generate an SMC instruction<br>unless you specify it with an<br>intrinsic or inline assembly. |
| cpu=7-R  | target=arm-arm-none-<br>eabi -march=armv7-r -<br>mfloat-abi=soft  | cpu=7-R   | Armv7-R without VFP and<br>Advanced SIMD   |
| cpu=7-M  | target=arm-arm-none-<br>eabi -march=armv7-m                       | cpu=7-M   | Armv7-M  |
| cpu=7E-M   | target=arm-arm-none-<br>eabi -march=armv7e-m -<br>mfloat-abi=soft | cpu=7E-M  | Armv7 E-M  |

#### Table 4-3: Processor selection in Arm Compiler 5 and Arm Compiler for Embedded 6

| armcc, armlink, armasm, and<br>fromelf option in Arm Compil-<br>er 5 |   | armlink, armasm, and<br>fromelf option in Arm Compil-<br>er for Embedded FuSa 6 | Description  |
|--|---|---|--|
| cpu=Cortex-A5  | target=arm-arm-none-<br>eabi -mcpu=cortex-a5 -<br>mfloat-abi=soft |   | Cortex <sup>®</sup> -A5 without Advanced<br>SIMD and VFP |

| armcc, armlink, armasm, and<br>fromelf option in Arm Compil-<br>er 5 | armclang option in Arm Com-<br>piler for Embedded FuSa 6                                   | armlink, armasm, and<br>fromelf option in Arm Compil-<br>er for Embedded FuSa 6 | Description                                     |
|--|--|---|---|
| cpu=Cortex-A5.neon   | target=arm-arm-none-<br>eabi -mcpu=cortex-a5 -<br>mfloat-abi=hard                          | cpu=Cortex-A5   | Cortex-A5 with Advanced SIMD<br>and VFP         |
| cpu=Cortex-A5.vfp  | target=arm-arm-none-<br>eabi -mcpu=cortex-<br>a5 -mfloat-abi=hard -<br>mfpu=vfpv4-d16      | cpu=Cortex-A5.no_neon   | Cortex-A5 with VFP, without<br>Advanced SIMD    |
| cpu=Cortex-A7  | target=arm-arm-none-<br>eabi -mcpu=cortex-a7 -<br>mfloat-abi=hard                          | cpu=Cortex-A7   | Cortex-A7 with Advanced SIMD<br>and VFP         |
| cpu=Cortex-A7.no_<br>neon.no_vfp                                     | target=arm-arm-none-<br>eabi -mcpu=cortex-a7 -<br>mfloat-abi=soft                          | cpu=Cortex-A7.no_<br>neon.no_vfp  | Cortex-A7 without Advanced<br>SIMD and VFP      |
| cpu=Cortex-A7.no_neon  | target=arm-arm-none-<br>eabi -mcpu=cortex-<br>a7 -mfloat-abi=hard -<br>mfpu=vfpv4-d16      | cpu=Cortex-A7.no_neon   | Cortex-A7 with VFP, without<br>Advanced SIMD    |
| cpu=Cortex-A8  | target=arm-arm-none-<br>eabi -mcpu=cortex-a8 -<br>mfloat-abi=hard                          | cpu=Cortex-A8   | Cortex-A8 with VFP and<br>Advanced SIMD         |
| cpu=Cortex-A8.no_neon  | target=arm-arm-none-<br>eabi -mcpu=cortex-a8 -<br>mfloat-abi=soft                          | cpu=Cortex-A8.no_neon   | Cortex-A8 without Advanced<br>SIMD and VFP      |
| cpu=Cortex-A9  | target=arm-arm-none-<br>eabi -mcpu=cortex-a9 -<br>mfloat-abi=hard                          | cpu=Cortex-A9   | Cortex-A9 with Advanced SIMD<br>and VFP         |
| cpu=Cortex-A9.no_<br>neon.no_vfp                                     | target=arm-arm-none-<br>eabi -mcpu=cortex-a9 -<br>mfloat-abi=soft                          | cpu=Cortex-A9.no_<br>neon.no_vfp  | Cortex-A9 without Advanced<br>SIMD and VFP      |
| cpu=Cortex-A9.no_neon  | target=arm-arm-none-<br>eabi -mcpu=cortex-<br>a9 -mfloat-abi=hard -<br>mfpu=vfpv3-d16-fp16 | cpu=Cortex-A9.no_neon   | Cortex-A9 with VFP but without<br>Advanced SIMD |
| cpu=Cortex-A12   | target=arm-arm-none-<br>eabi -mcpu=cortex-a12 -<br>mfloat-abi=hard                         | cpu=Cortex-A12  | Cortex-A12 with Advanced<br>SIMD and VFP        |
| cpu=Cortex-A12.no_<br>neon.no_vfp                                    | target=arm-arm-none-<br>eabi -mcpu=cortex-a12 -<br>mfloat-abi=soft                         | cpu=Cortex-A12.no_<br>neon.no_vfp   | Cortex-A12 without Advanced<br>SIMD and VFP     |
| cpu=Cortex-A15   | target=arm-arm-none-<br>eabi -mcpu=cortex-a15 -<br>mfloat-abi=hard                         | cpu=Cortex-A15  | Cortex-A15 with Advanced<br>SIMD and VFP        |
| cpu=Cortex-A15.no_<br>neon   | target=arm-arm-none-<br>eabi -mcpu=cortex-<br>a15 -mfloat-abi=hard -<br>mfpu=vfpv4-d16     | cpu=Cortex-A15.no_neon  | Cortex-A15 with VFP, without<br>Advanced SIMD   |
| cpu=Cortex-A15.no_<br>neon.no_vfp                                    | target=arm-arm-none-<br>eabi -mcpu=cortex-a15 -<br>mfloat-abi=soft                         | cpu=Cortex-A15.no_<br>neon.no_vfp   | Cortex-A15 without Advanced<br>SIMD and VFP     |

| armcc, armlink, armasm, and<br>fromelf option in Arm Compil-<br>er 5 | armclang option in Arm Com-<br>piler for Embedded FuSa 6                            | armlink, armasm, and<br>fromelf option in Arm Compil-<br>er for Embedded FuSa 6 | Description                                 |
|--|---|---|---|
| cpu=Cortex-A17   | target=arm-arm-none-<br>eabi -mcpu=cortex-a17 -<br>mfloat-abi=hard                  | cpu=Cortex-A17  | Cortex-A17 with Advanced<br>SIMD and VFP    |
| cpu=Cortex-A17.no_<br>neon.no_vfp                                    | target=arm-arm-none-<br>eabi -mcpu=cortex-a17 -<br>mfloat-abi=soft                  | cpu=Cortex-A17.no_<br>neon.no_vfp   | Cortex-A17 without Advanced<br>SIMD and VFP |
| cpu=Cortex-R4  | target=arm-arm-none-<br>eabi -mcpu=cortex-r4  | cpu=Cortex-R4   | Cortex-R4 without VFP                       |
| cpu=Cortex-R4F   | target=arm-arm-none-<br>eabi -mcpu=cortex-r4f -<br>mfloat-abi=hard                  | cpu=Cortex-R4F  | Cortex-R4 with VFP                          |
| cpu=Cortex-R5  | target=arm-arm-none-<br>eabi -mcpu=cortex-r5 -<br>mfloat-abi=soft                   | cpu=Cortex-R5.no_vfp  | Cortex-R5 without VFP                       |
| cpu=Cortex-R5F   | target=arm-arm-none-<br>eabi -mcpu=cortex-r5 -<br>mfloat-abi=hard                   | cpu=Cortex-R5   | Cortex-R5 with double precision<br>VFP      |
| cpu=Cortex-R5F-rev1.<br>sp   | target=arm-arm-none-<br>eabi -mcpu=cortex-<br>r5 -mfloat-abi=hard -<br>mfpu=vfpv3xd | cpu=Cortex-R5.sp  | Cortex-R5 with single precision<br>VFP      |
| cpu=Cortex-R7  | target=arm-arm-none-<br>eabi -mcpu=cortex-r7 -<br>mfloat-abi=hard                   | cpu=Cortex-R7   | Cortex-R7 with VFP                          |
| cpu=Cortex-R7.no_vfp   | target=arm-arm-none-<br>eabi -mcpu=cortex-r7 -<br>mfloat-abi=soft                   | cpu=Cortex-R7.no_vfp  | Cortex-R7 without VFP                       |
| cpu=Cortex-R8  | target=arm-arm-none-<br>eabi -mcpu=cortex-r8 -<br>mfloat-abi=hard                   | cpu=Cortex-R8   | Cortex-R8 with VFP                          |
| cpu=Cortex-R8.no_vfp   | target=arm-arm-none-<br>eabi -mcpu=cortex-r8 -<br>mfloat-abi=soft                   | cpu=Cortex-R8.no_vfp  | Cortex-R8 without VFP                       |
| cpu=Cortex-M0  | target=arm-arm-none-<br>eabi -mcpu=cortex-m0  | cpu=Cortex-M0   | Cortex-M0                                   |
| cpu=Cortex-M0plus  | target=arm-arm-none-<br>eabi -mcpu=cortex-m0plus                                    | cpu=Cortex-M0plus   | Cortex-M0+                                  |
| cpu=Cortex-M1  | target=arm-arm-none-<br>eabi -mcpu=cortex-m1  | cpu=Cortex-M1   | Cortex-M1                                   |
| cpu=Cortex-M3  | target=arm-arm-none-<br>eabi -mcpu=cortex-m3  | cpu=Cortex-M3   | Cortex-M3                                   |
| cpu=Cortex-M4  | target=arm-arm-none-<br>eabi -mcpu=cortex-m4 -<br>mfloat-abi=soft                   | cpu=Cortex-M4.no_fp   | Cortex-M4 without VFP                       |
| cpu=Cortex-M4.fp   | target=arm-arm-none-<br>eabi -mcpu=cortex-m4 -<br>mfloat-abi=hard                   | cpu=Cortex-M4   | Cortex-M4 with VFP                          |

| armcc, armlink, armasm, and<br>fromelf option in Arm Compil-<br>er 5 | armclang option in Arm Com-<br>piler for Embedded FuSa 6                                | armlink, armasm, and<br>fromelf option in Arm Compil-<br>er for Embedded FuSa 6 | Description                            |
|--|---|---|--|
| cpu=Cortex-M7  | target=arm-arm-none-<br>eabi -mcpu=cortex-m7 -<br>mfloat-abi=soft                       | cpu=Cortex-M7.no_fp   | Cortex-M7 without VFP                  |
| cpu=Cortex-M7.fp.dp  | target=arm-arm-none-<br>eabi -mcpu=cortex-m7 -<br>mfloat-abi=hard                       | cpu=Cortex-M7   | Cortex-M7 with double precision<br>VFP |
| cpu=Cortex-M7.fp.sp  | target=arm-arm-none-<br>eabi -mcpu=cortex-<br>m7 -mfloat-abi=hard -<br>mfpu=fpv5-sp-d16 | cpu=Cortex-M7.fp.sp   | Cortex-M7 with single precision<br>VFP |

### Enabling or disabling architectural features in Arm Compiler for Embedded FuSa 6

Arm Compiler for Embedded FuSa 6, by default, automatically enables or disables certain architectural features such as the floating-point unit, Advanced SIMD, and Cryptographic extensions depending on the specified architecture or processor. For a list of architectural features, see -mcpu in the Arm Compiler for Embedded FuSa Reference Guide. You can override the defaults using other options.

For armclang:

- For AArch64 targets, you must use either -march or -mcpu to specify the architecture or processor and the required architectural features. You can use +[no]feature with -march or -mcpu to override any architectural feature.
- For AArch32 targets, you must use either -march or -mcpu to specify the architecture or processor and the required architectural features. You can use -mfloat-abi to override floating-point linkage. You can use -mfpu to override floating-point unit, Advanced SIMD, and Cryptographic extensions. You can use + [no] feature with -march or -mcpu to override certain other architectural features.

For armasm, armlink, and fromelf, you must use the --cpu option to specify the architecture or processor and the required architectural features. You can use --fpu to override the floating-point unit and floating-point linkage. The --cpu option is not mandatory for armlink and fromelf, but is mandatory for armasm.

- In Arm Compiler 5, if you use the armcc option --fpu=none, the compiler generates an error if it detects floating-point code. This behavior is different in Arm Compiler for Embedded FuSa 6. If you use the armclang option mfpu=none, the compiler automatically uses software floating-point libraries if it detects any floating-point code. You cannot use the armlink option --fpu=none to link object files created using armclang.
- To link object files created using the armclang option -mfpu=none, you must set the armlink option --fpu to an option that supports software floating-point linkage, for example --fpu=softvFP, rather than using --fpu=none.

### **Related information**

-mcpu (armclang) -march (armclang) -mfloat-abi (armclang) -mfpu (armclang) --target (armclang) --cpu (armlink) --cpu (armlink) --cpu (fromelf) --fpu (fromelf) --cpu (armasm) --fpu (armasm)

### 4.6 Preprocessing a scatter file when linking with armlink

Preprocessing a scatter file when linking with armlink in Arm<sup>®</sup> Compiler for Embedded FuSa 6 requires extra options.

The following shows the required change to the first line of the scatter file:

### Arm Compiler 5

#!armcc -E

### Arm Compiler for Embedded FuSa 6

#!armclang -E --target=arm-arm-none-eabi -mcpu=cortex-m7 -xc

The mandatory option --target specifies the target state, either AArch32 state, as shown in this example, or AArch64 state. See --target.

The option -mcpu specifies a processor, Cortex-M7 in this example. Alternatively, you can use -march to specify an architecture. See -mcpu or -march.

The option -x specifies the source language. See -x.

The option -E makes armclang only execute the preprocessor step. See -E.

### 4.7 Migrating predefined macros

The functionality of the Arm<sup>®</sup> Compiler 5 predefined macro <u>MODULE</u> is provded by the <u>FILE\_NAME</u> macro in Arm Compiler for Embedded FuSa 6.

### **Related information**

Predefined macros

# 5. Compiler Source Code Compatibility

Provides details of source code compatibility between Arm<sup>®</sup> Compiler for Embedded FuSa 6 and older armcc compiler versions.

### 5.1 Language extension compatibility: keywords

Arm<sup>®</sup> Compiler for Embedded FuSa 6 supports some keywords that are supported in Arm Compiler 5.



This topic includes descriptions of [COMMUNITY] features. See Support level definitions.

The following table lists some of the commonly used keywords that Arm Compiler 5 supports and shows whether Arm Compiler for Embedded FuSa 6 supports them using <u>\_\_attribute\_\_</u>. Replace any instances of these keywords in your code with the recommended alternative where available or use inline assembly instructions.



This table is not an exhaustive list of all keywords.

### Table 5-1: Keyword language extensions in Arm Compiler 5 and Arm Compiler for Embedded FuSa 6

| Keyword supported by Arm Compiler 5 | Recommended Arm Compiler for Embedded FuSa 6 keyword or alternative  |
|-------------------------------------|--|
| align(x)                            | attribute((aligned(x)))  |
| alignof                             | alignof  |
| ALIGNOF                             | alignof  |
| Embedded assembly usingasm          | Arm Compiler for Embedded FuSa 6 does not support theasm keyword on function definitions and declarations for embedded assembly. Instead, you can write embedded assembly using theattribute((naked)) function attribute. Seeattribute((naked)). |
| const                               | attribute((const))<br>Note:<br>Older versions of armcc supported theconst keyword. The<br>equivalent for this keyword in Arm Compiler 5 and Arm Compiler<br>for Embedded FuSa 6 isattribute((const)).  |
| attribute((const))                  | attribute((const))   |

| Keyword supported by Arm Compiler 5            | Recommended Arm Compiler for Embedded FuSa 6 keyword or alternative   |
|--|---|
| forceinline                                    | <ul> <li>For C90, useinline andattribute((always_inline))</li> <li>For other source languages, use inline andattribute((always_inline)). See</li> </ul>   |
| global_reg(N)                                  | _attribute((always_inline)).<br>Use the register andasm keywords for global named register<br>variables using core registers.   |
|  | For example:  |
|  | register int Reg5asm("r5")  |
|  | In Arm Compiler for Embedded FuSa 6, you must also use the relevant armclang option -ffixed-r <n>.</n>  |
|  | Alternatively, you can use equivalent inline assembler instructions.  |
| inline(x)                                      | inline The use of this keyword depends on the language mode.  |
| int64  | You can use int64_t, which is a 64-bit integer type defined in the header file <stdint.h> (for C source files) or <cstdint> (for C ++ source files). You can also use long long, however, if you use long long in C90 mode, the compiler gives:</cstdint></stdint.h>  |
|  | • a warning.  |
|  | • an error, if you also use -pedantic-errors.   |
| INTADDR  | No equivalent.  |
| irq  | attribute((interrupt)). This keyword is not supported in AArch64.   |
| packed for removing padding within structures. | attribute((packed)). This keyword provides limited functionality when compared topacked:  |
|  | <ul> <li>Theattribute((packed)) variable attribute applies<br/>to members of a structure or union. It does not apply to<br/>variables that are not members of a structure or union.</li> </ul>  |
|  | •attribute((packed)) is not a type qualifier. Taking<br>the address of a packed member can result in unaligned<br>pointers, and usually the compiler generates a warning. We<br>recommend upgrading this warning to an error when migrating<br>code that usespacked. To upgrade the warning to an error,<br>use the armclang option -Werror= <name>.</name> |
|  | The placement of the attribute is different from the placement ofpacked. If your legacy code contains typedefpacked struct, then replace it with:   |
|  | <pre>typedef structattribute((packed))</pre>  |

| Keyword supported by Arm Compiler 5  | Recommended Arm Compiler for Embedded FuSa 6 keyword or alternative  |
|--|--|
| packed as a type qualifier for unaligned access.   | unaligned. This keyword provides limited functionality when compared to thepacked type qualifier.  |
|  | You can use theunaligned type qualifier over a structure only<br>when using typedef or when declaring a structure variable. This<br>limitation does not apply when usingpacked in Arm Compiler<br>5. Therefore, there is no migration for legacy code that contains<br>packed struct S{};. |
| pure   | attribute((const))   |
| smc  | Use inline assembler instructions or equivalent routine.   |
| softfp   | attribute((pcs("aapcs")))  |
| SVC  | Use inline assembler instructions or equivalent routine.   |
| svc_indirect   | Use inline assembler instructions or equivalent routine.   |
| svc_indirect_r7  | Use inline assembler instructions or equivalent routine.   |
| thread   | thread   |
| value_in_regs  | attribute((value_in_regs))   |
| weak   | attribute((weak))  |
| writeonly  | No equivalent.   |
| Named register variables for direct manipulation of a core register as if it were a C variable. For example:                               | Use the register and <u>asm</u> keywords for global named register variables using core registers.   |
| register int R5asm("r5")   | For example:   |
|  | <pre>register int Reg5asm("r5")</pre>  |
|  | In Arm Compiler for Embedded FuSa 6, you must also use the relevant armclang option -ffixed-r <n>.</n>   |
| Named register variables for direct manipulation of a system register, other than core registers, as if it were a C variable. For example: | No equivalent. To access FPSCR, use thevfp_status intrinsic or inline assembly instructions.   |
| register int fpscr asm("fpscr")  |  |

## Migrating the \_\_packed keyword from Arm Compiler 5 to Arm Compiler for Embedded FuSa 6

The \_\_packed keyword in Arm Compiler 5 has the effect of:

- Removing the padding within structures.
- Qualifying the variable for unaligned access.

Arm Compiler for Embedded FuSa 6 does not support \_\_packed, but supports the \_\_attribute\_\_((packed)) attribute and the \_\_unaligned keyword. Depending on the use, you might need to replace \_\_packed with both \_\_attribute\_\_((packed)) and \_\_unaligned. The following table shows the migration paths for various uses of \_\_packed.

### Table 5-2: Migrating the \_\_packed keyword

| Arm Compiler 5                         | Arm Compiler for Embedded FuSa 6   |
|--|--|
| packed int x;                          | unaligned int x;   |
| packed int *x;                         | unaligned int *x;  |
| int *packed x;                         | <pre>int *unaligned x;</pre>   |
| unaligned int *packed x;               | unaligned int *unaligned x;  |
| <pre>typedefpacked struct S{} s;</pre> | <pre>typedefunaligned structattribute((packed)) S{} s;</pre>   |
| packed struct S{};                     | There is no migration. Use a typedef instead.  |
| packed struct S{} s;                   | <pre>unaligned structattribute((packed)) S{} s; Subsequent declarations of variables of type struct S must use unaligned, for example unaligned struct S s2.</pre> |
| <pre>struct S {packed int a;}</pre>    | <pre>struct S {attribute((packed))unaligned int a;}</pre>  |

### Related information

Unaligned access support in Arm Compiler for Embedded Compiler-specific Keywords and Operators Compiler-specific Function, Variable, and Type Attributes -W

### 5.2 Language extension compatibility: attributes

Arm<sup>®</sup> Compiler for Embedded FuSa 6 supports some function, variable, and type attributes that were supported in Arm Compiler 5. Other attributes are not supported, or have an alternate implementation.



This topic includes descriptions of [COMMUNITY] features. See Support level definitions.

Arm Compiler 5 and Arm Compiler for Embedded FuSa 6 support the following attributes. These attributes do not require modification in your code:



The \_\_declspec keyword is deprecated.

\_\_attribute\_\_((aligned(<n>)))

- \_\_attribute\_\_((const))
- \_\_attribute\_\_((deprecated))
- \_\_attribute\_\_((noinline))
- \_\_declspec(noinline)
- \_\_attribute\_\_((nonnull))
- \_\_attribute\_\_((noreturn))
- \_\_declspec(noreturn)
- \_\_attribute\_\_((nothrow))
- \_\_declspec(nothrow)
- \_\_attribute\_\_((pcs("<calling convention>")))
- \_\_attribute\_\_((pure))
- \_\_attribute\_\_((unused))
- \_\_attribute\_\_((used))
- \_\_attribute\_\_((visibility))
- \_\_attribute\_\_((weak))
- \_\_attribute\_\_((weakref))

The following Arm Compiler 5 attributes are not supported by Arm Compiler for Embedded FuSa 6:

- \_\_attribute\_\_((nomerge))
- \_\_attribute\_\_((notailcall))

However, because Arm Compiler for Embedded FuSa 6 is built on LLVM technology and preserves the functionality of that technology where possible, you might consider using the following [COMMUNITY] (open-source Clang) features instead:

- \_\_attribute\_\_((nomerge))
- \_\_attribute\_\_((not\_tail\_called))

[COMMUNITY] features are not supported by Arm and are used at your own risk. You are responsible for making sure that any generated code using [COMMUNITY] features is operating correctly. For more information, see Support level definitions.

### \_\_declspec attributes

Though Arm Compiler for Embedded FuSa 6 supports certain <u>\_\_declspec</u> attributes, Arm recommends using <u>\_\_attribute\_\_</u> where available.

| Table 5-3: Support for | declspec attributes |
|------------------------|---------------------|
|------------------------|---------------------|

| declspec supported by Arm Compiler 5 | Recommended Arm Compiler for Embedded FuSa 6 alternative |
|--------------------------------------|--|
| declspec(dllimport)                  | None. There is no support for BPABI linking models.      |
| declspec(dllexport)                  | None. There is no support for BPABI linking models.      |

| declspec supported by Arm Compiler 5 | Recommended Arm Compiler for Embedded FuSa 6 alternative |
|--------------------------------------|--|
| declspec(noinline)                   | attribute((noinline))                                    |
| declspec(noreturn)                   | attribute((noreturn))                                    |
| declspec(nothrow)                    | attribute((nothrow))                                     |
| declspec(notshared)                  | None. There is no support for BPABI linking models.      |
| declspec(thread)                     | thread   |

### \_\_attribute\_\_((always\_inline))

Arm Compiler 5 and Arm Compiler for Embedded FuSa 6 support attribute ((always inline)). However, this attribute might require modification in your code.

When using Arm Compiler 5, <u>\_\_attribute\_\_((always\_inline)</u>) affects the linkage of the function according to the inline semantics of the source language.

When using Arm Compiler for Embedded FuSa 6, <u>\_attribute\_((always\_inline)</u>) does not force inlining, but is a hint to the compiler to inline that function. armclang still decides whether to inline the function. You can also use the keyword inline or <u>\_inline\_</u> (for C90). To determine which functions have been inlined and which ones could not be inlined, you can consider using -<code>Rpass=inline</code> and the [COMMUNITY] option <code>-Rpass-missed=inline</code>. For more information, see:

- -Rpass.
- \_\_attribute\_\_((always\_inline)).
- Inline functions
- Inlining functions.

### \_\_attribute\_\_((section("name")))

Arm Compiler 5 and Arm Compiler for Embedded FuSa 6 support

\_\_attribute\_\_((section("<name>"))). However, this attribute might require modification in your code.

When using Arm Compiler 5, section names do not need to be unique. Therefore, you could use the same section name to create different section types.

When using Arm Compiler for Embedded FuSa 6, you must ensure that variables of different types do not have the same section name.



Arm Compiler for Embedded FuSa 6 supports multiple sections with the same section name only if you use the .section assembly directive with a unique ID. For more information, see Section directives.

If you use the same section name for another section or symbol without a unique ID, then armclang integrated assembler merges the sections and gives the merged section the flags of the first section it discovers with that name.

## Migrating \_\_attribute\_\_((at(address))) and zero-initialized \_\_attribute\_\_((section("name"))) from Arm Compiler 5 to Arm Compiler for Embedded FuSa 6

Arm Compiler 5 supports the following attributes, which Arm Compiler for Embedded FuSa 6 does not support:

- \_\_attribute\_\_((at(<address>))) to specify the absolute address of a function or variable.
- \_\_attribute\_\_((at(<address>), zero\_init)) to specify the absolute address of a zero-initialized variable.
- \_\_attribute\_\_((section(<name>), zero\_init)) to place a zero-initialized variable in a zero-initialized section with the given <name>.
- \_\_attribute\_\_((zero\_init)) to generate an error if the variable has an initializer.

The following table shows migration paths for these features using Arm Compiler for Embedded FuSa 6 supported features:

### Table 5-4: Migrating \_\_attribute\_\_((at(<address>))) and zero-initialized \_\_attribute\_\_((section("<name>")))

| Arm Compiler 5 attribute                             | Arm Compiler for Embedded FuSa 6<br>attribute  | Description   |
|--|--|---|
| attribute((at( <address>)))</address>                | attribute((section(".<br>ARMat_ <address>")))</address>  | Although armlink in Arm Compiler<br>for Embedded FuSa 6 supports the<br>placement of sections in the form<br>of .ARMat_ <address>, the<br/>implementation is not the same as in Arm<br/>Compiler 5.</address>   |
|  |  | <b>Note:</b><br>The Arm Compiler for Embedded FuSa<br>6 attribute only supports a string to<br>specify the section. To use an arithmetic<br>expression, see Supporting arithmetic<br>expressions in the at(address) attribute in<br>Arm Compiler for Embedded FuSa 6. |
| attribute((at( <address>),<br/>zero_init))</address> | attribute((section(".<br>bss.ARMat_ <address>")))</address>  | armlink in Arm Compiler for Embedded<br>FuSa 6 supports the placement of<br>zero-initialized sections in the form of<br>.bss.ARMat_ <address>. The .bss<br/>prefix is case-sensitive and must be all<br/>lowercase.</address>   |
| attribute((section( <name>),<br/>zero_init))</name>  | attribute((section(".<br>bss. <name>")))</name>  | <name> is a name of your choice. The<br/>.bss prefix is case-sensitive and must be all<br/>lowercase.</name>  |
| attribute((zero_init))                               | Arm Compiler for Embedded FuSa 6 by<br>default places zero-initialized variables<br>in a .bss section. However, there is no<br>equivalent to generate an error when you<br>specify an initializer. | If the variable has an initializer, Arm<br>Compiler 5 generates an error. Otherwise, it<br>places the zero-initialized variable in a .bss<br>section.   |

## Supporting arithmetic expressions in the at(address) attribute in Arm Compiler for Embedded FuSa 6

The at (<address>) attribute in Arm Compiler 5 supports arithmetic expressions to specify the section, for example:

```
#include <stdint.h>
/* Define the variable and place at calculated address directly */
__attribute__((at(0x3000000 + 0x4000))) volatile uint32_t foo = 0x11223344;
```

Arm Compiler for Embedded FuSa 6 does not support arithmetic expressions with

\_\_attribute\_\_((section(".ARM.\_\_at\_<address>"))). To do the equivalent in Arm Compiler for Embedded FuSa 6, you must use a pointer-based approach as follows:

- 1. Use pointer arithmetic to define a pointer that points to the required address.
- 2. The value pointed to by the pointer is not automatically initialized. Instead, you must initialize the value manually within a function.

For example:

```
#include <stdio.h>
#include <stdint.h>
/* 1. Define pointer to point to a calculated address */
volatile uint32_t * const foo_ptr = (volatile uint32_t *) (0x30000000 + 0x4000);
int main(void)
{
    *foo_ptr = 0x11223344; /* 2. Initialize the value pointed to by the pointer */
    printf("%p: %8x\n", foo_ptr, *foo_ptr); /* Use the pointer as needed */
    return 0;
}
```

### **Related information**

Placing functions and data in a named section Placement of \_\_at sections at a specific address

### 5.3 Language extension compatibility: pragmas

Arm<sup>®</sup> Compiler for Embedded FuSa 6 provides support for some pragmas that are supported in Arm Compiler 5. Other pragmas are not supported, or must be replaced with alternatives.

The following table lists some of the commonly used pragmas that are supported by Arm Compiler 5 but are not supported by Arm Compiler for Embedded FuSa 6. Replace any instances of these pragmas in your code with the recommended alternative.

| Table 5-5: Pragma | language extensions that mus | t be replaced |
|-------------------|------------------------------|---------------|
|-------------------|------------------------------|---------------|

| Pragma supported by Arm Compiler 5            | Recommended Arm Compiler for Embedded FuSa 6 alternative |
|---|--|
| <pre>#pragma import (<symbol>)</symbol></pre> | asm(".global <symbol>\\n\\t");</symbol>                  |

| Pragma supported by Arm Compiler 5                    | Recommended Arm Compiler for Embedded FuSa 6 alternative   |
|---|--|
| <pre>#pragma anon_unions #pragma no_anon_unions</pre> | In C, anonymous structs and unions are a C11 extension which is<br>enabled by default in armclang. If you specify the -pedantic<br>option, the compiler emits warnings about extensions do not match<br>the specified language standard. For example:              |
|   | armclangtarget=aarch64-arm-none-eabi -c -<br>pedanticstd=c90 test.c  |
|   | <pre>test.c:3:5: warning: anonymous structs are a C11 extension [-Wc11-extensions]</pre>   |
|   | In C++, anonymous unions are part of the language standard, and are always enabled. However, anonymous structs and classes are an extension. If you specify the -pedantic option, the compiler emits warnings about anonymous structs and classes. For example:    |
|   | armclangtarget=aarch64-arm-none-eabi -c -<br>pedantic -xc++ test.c   |
|   | <pre>test.c:3:5: warning: anonymous structs are a GNU extension [-Wgnu-anonymous-struct]</pre>   |
|   | Introducing anonymous unions, struct and classes using a typedef is a separate extension in armclang, which must be enabled using the -fms-extensions option.  |
| #pragma arm<br>#pragma thumb                          | <pre>armclang provides the<br/>attribute((target("arm" "thumb"))) function<br/>attribute to specify the instruction set for a function. You can also<br/>use the command-line options -marm and -mthumb to specify the<br/>instruction set for a whole file.</pre> |
| #pragma arm section                                   | <pre>#pragma clang section</pre>   |
|   | In Arm Compiler 5, the section types you can use this pragma with<br>are rodata, rwdata, zidata, and code. In Arm Compiler for<br>Embedded FuSa 6, the equivalent section types are rodata, data,<br>bss, and text respectively.                                   |

| Pragma supported by Arm Compiler 5                | Recommended Arm Compiler for Embedded FuSa 6 alternative  |
|---|---|
| #pragma diag_default                              | The following pragmas provide equivalent functionality for diag_suppress, diag_warning, and diag_error:   |
| <pre>#pragma diag_suppress</pre>                  | • #pragma clang diagnostic ignored "-<br>Wmultichar"  |
| <pre>#pragma diag_remark</pre>                    | <ul> <li>#pragma clang diagnostic warning "-<br/>Wmultichar"</li> </ul>   |
| <pre>#pragma diag_warning</pre>                   | • #pragma clang diagnostic error "-Wmultichar"  |
| <pre>#pragma diag_error</pre>                     | Note that these pragmas use armclang diagnostic groups, which do not have a precise mapping to armcc diagnostic tags.   |
|   | armclang has no equivalent to diag_default or<br>diag_remark. diag_default can be replaced by wrapping the<br>change of diagnostic level with #pragma clang diagnostic<br>push and #pragma clang diagnostic pop, or by manually<br>returning the diagnostic to the default level.                         |
|   | There is an additional diagnostic level supported in armclang, fatal, which causes compilation to fail without processing the rest of the file. You can set this as follows:  |
|   | <pre>#pragma clang diagnostic fatal "-Wmultichar"</pre>   |
| <pre>#pragma exceptions_unwind</pre>              | armclang does not support these pragmas.  |
| <pre>#pragma no_exceptions_unwind</pre>           | Use theattribute((nothrow)) function attribute instead.   |
| <pre>#pragma GCC system_header</pre>              | This pragma is supported by both armcc and armclang, but<br>#pragma clang system_header is the preferred spelling in<br>armclang for new code.  |
| #pragma hdrstop                                   | armclang does not support these pragmas.  |
| #pragma no_pch                                    |   |
| <pre>#pragma import(use_no_semihosting)</pre>     | armclang does not support these pragmas. However, in C code, you can replace these pragmas with:  |
| <pre>#pragma import(use_no_semihosting_swi)</pre> | asm(".globaluse_no_semihosting\n\t");   |
| <pre>#pragma import(use_two_region_memory)</pre>  | This pragma is required for scatter-loading when the stack and heap<br>are separate. armclang does not support this pragma. However, in<br>C code, you can replace this pragma with:  |
|   | asm(".globaluse_two_region_memory\n\t");  |
| <pre>#pragma inline #pragma no_inline</pre>       | armclang does not support these pragmas. However,<br>inlining can be disabled on a per-function basis using the<br>attribute((noinline)) function attribute.  |
|   | The default behavior of both armcc and armclang is to inline<br>functions when the compiler considers this worthwhile, and<br>this is the behavior selected by using #pragma inline in<br>armcc. To force a function to be inlined in armclang, use the<br>attribute((always_inline)) function attribute. |

| Pragma supported by Arm Compiler 5   | Recommended Arm Compiler for Embedded FuSa 6 alternative  |
|--------------------------------------|---|
| #pragma Onum                         | armclang does not support changing optimization options within<br>a file. Instead these must be set on a per-file basis using command-  |
| #pragma Ospace                       | line options.   |
| #pragma Otime                        |   |
| #pragma pop                          | armclang does not support these pragmas. Therefore, you cannot push and pop the state of all supported pragmas.   |
| #pragma push                         |   |
|                                      | However, you can push and pop the state of the diagnostic pragmas<br>and the state of the pack pragma.  |
|                                      | To control the state of the diagnostic pragmas, use #pragma<br>clang diagnostic push and #pragma clang diagnostic<br>pop.   |
|                                      | To control the state of the pack pragma, use <b>#pragma</b> pack(push) and <b>#pragma</b> pack(pop).  |
| <pre>#pragma softfp_linkage</pre>    | <pre>armclang does not support this pragma. Instead, use the<br/>attribute((pcs("aapcs"))) function attribute to<br/>set the calling convention on a per-function basis, or use the<br/>-mfloat-abi=soft command-line option to set the calling<br/>convention on a per-file basis.</pre> |
| <pre>#pragma no_softfp_linkage</pre> | armclang does not support this pragma. Instead, use the<br>attribute((pcs("aapcs-vfp"))) function attribute<br>to set the calling convention on a per-function basis, or use the<br>-mfloat-abi=hard command-line option to set the calling<br>convention on a per-file basis.            |
| <pre>#pragma unroll[(<n>)]</n></pre> | armclang supports these pragmas.  |
| <pre>#pragma unroll_completely</pre> | The default for <b>#pragma</b> unroll (that is, with no iteration count specified) differs between armclang and armcc:  |
|                                      | • With armclang, the default is to fully unroll a loop.   |
|                                      | • With armcc, the default is #pragma unroll(4).   |

### Related information

Compiler-specific Pragmas Compiler-specific Function, Variable, and Type Attributes

### 5.4 Language extension compatibility: intrinsics

Arm<sup>®</sup> Compiler for Embedded FuSa 6 provides support for some intrinsics that are supported in Arm Compiler 5.

The following table lists some of the commonly used intrinsics that are supported by Arm Compiler 5 and shows whether Arm Compiler for Embedded FuSa 6 supports them or provides an alternative. If there is no support in Arm Compiler for Embedded FuSa 6, you must replace them with suitable inline assembly instructions or calls to the standard library. To use the intrinsic in Arm Compiler for Embedded FuSa 6, you must include the appropriate header file. The ACLE intrinsics that are supported by Arm Compiler 5 are described in the Arm C Language Extensions 2.1. For more information on the ACLE intrinsics that are supported by Arm Compiler for Embedded FuSa 6, see the latest Arm C Language Extensions.



This is not an exhaustive list of all the intrinsics.

The intrinsics provided in <arm\_compat.h> are only supported for AArch32.

### Table 5-6: Compiler intrinsic support in Arm Compiler for Embedded FuSa 6

| Intrinsic in Arm Compiler 5 | Function  | Support in Arm Compiler for Embedded FuSa<br>6                                | Header file for<br>Arm Compiler for<br>Embedded FuSa 6 |
|-----------------------------|---|---|--|
| breakpoint                  | Inserts a BKPT instruction.   | Yes   | arm_compat.h   |
| cdp                         | Inserts a coprocessor instruction.  | Yes. In Arm Compiler for Embedded FuSa 6, the equivalent intrinsic isarm_cdp. | arm_acle.h   |
| clrex                       | Inserts a CLREX instruction.  | No  | -  |
| clz                         | Inserts a CLZ instruction or equivalent routine.  | Yes   | arm_acle.h   |
| current_pc                  | Returns the program counter at this point.  | Yes   | arm_compat.h   |
| current_sp                  | Returns the stack pointer at this point.  | Yes   | arm_compat.h   |
| isb                         | Inserts ISB or equivalent.  | Yes   | arm_acle.h   |
| disable_fiq                 | Disables FIQ interrupts (Arm®v7<br>architecture only). Returns<br>previous value of FIQ mask. | Yes   | arm_compat.h   |
| disable_irq                 | Disable IRQ interrupts. Returns previous value of IRQ mask.                                   | Yes   | arm_compat.h   |
| dmb                         | Inserts a DMB instruction or equivalent.  | Yes   | arm_acle.h   |
| dsb                         | Inserts a DSB instruction or equivalent.  | Yes   | arm_acle.h   |
| enable_fiq                  | Enables fast interrupts.  | Yes   | arm_compat.h   |
| enable_irq                  | Enables IRQ interrupts.   | Yes   | arm_compat.h   |
| fabs                        | Inserts a VABS or equivalent code sequence.   | No. Arm recommends using the standard C library function fabs ().             | -  |
| fabsf                       | Single precision version offabs.  | No. Arm recommends using the standard C library function fabsf().             | -  |
| force_stores                | Flushes all external variables<br>visible from this function, if they<br>have been changed.   | Yes   | arm_compat.h   |
| ldrex                       | Inserts an appropriately sized Load Exclusive instruction.                                    | No. This intrinsic is deprecated in ACLE 2.0.                                 | -  |
| ldrexd                      | Inserts an LDREXD instruction.  | No. This intrinsic is deprecated in ACLE 2.0.                                 | -  |
| ldrt                        | Inserts an appropriately sized user-mode load instruction.                                    | No  | -  |

| Intrinsic in Arm Compiler 5 | Function   | Support in Arm Compiler for Embedded FuSa<br>6  | Header file for<br>Arm Compiler for<br>Embedded FuSa 6 |
|-----------------------------|--|---|--|
| memory_changed              | Is similar toforce_stores,<br>but also reloads the values from<br>memory.  | Yes   | arm_compat.h   |
| nop                         | Inserts a NOP or equivalent<br>instruction that will not be<br>optimized away. It also inserts a<br>sequence point, and scheduling<br>barrier for side-effecting function<br>calls.                        | Yes   | arm_acle.h   |
| pld                         | Inserts a PLD instruction, if supported.   | Yes   | arm_acle.h   |
| pldw                        | Inserts a PLDW instruction, if supported (Arm®v7 architecture with MP).  | No. Arm recommends usingpldx described in the ACLE document.  | arm_acle.h   |
| pli                         | Inserts a PLI instruction, if supported.   | Yes   | arm_acle.h   |
| promise                     | Compiler assertion that the<br>expression always has a nonzero<br>value. If asserts are enabled<br>then the promise is checked at<br>runtime by evaluating <expr><br/>using assert (<expr>).</expr></expr> | Yes. However, you must #include<br><assert.h> to usepromise.<br/>promise has the same behavior as<br/>assert() unless at least one of NDEBUG or<br/>_DO_NOT_LINK_PROMISE_WITH_ASSERT is<br/>defined.</assert.h> | assert.h   |
| qadd                        | Inserts a saturating add instruction, if supported.  | Yes   | arm_acle.h   |
| qdbl                        | Inserts instructions equivalent to qadd (val, val), if supported.  | Yes   | arm_acle.h   |
| qsub                        | Inserts a saturating subtract, or equivalent routine, if supported.  | Yes   | arm_acle.h   |
| rbit                        | Inserts a bit reverse instruction.   | Yes   | arm_acle.h   |
| rev                         | Insert a REV, or endian swap instruction.  | Yes   | arm_acle.h   |
| return_address              | Returns value of LR when<br>returning from current function,<br>without inhibiting optimizations<br>like inlining or tailcalling.  | No. Arm recommends using inline assembly instructions.  | -  |
| ror                         | Insert an ROR instruction.   | Yes   | arm_acle.h   |
| schedule_barrier            | Create a sequence point without<br>effecting memory or inserting<br>NOP instructions. Functions with<br>side effects cannot move past<br>the new sequence point.   | Yes   | arm_compat.h   |
| semihost                    | Inserts an SVC or BKPT instruction.  | Yes   | arm_compat.h   |
| sev                         | Insert a SEV instruction. Error<br>if the SEV instruction is not<br>supported.   | Yes   | arm_acle.h   |
| sqrt                        | Inserts a VSQRT instruction on targets with a VFP coprocessor.   | No  | -  |

| Intrinsic in Arm Compiler 5 | Function   | Support in Arm Compiler for Embedded FuSa<br>6   | Header file for<br>Arm Compiler for<br>Embedded FuSa 6 |
|-----------------------------|--|--|--|
| sqrtf                       | single precision version ofsqrt.   | No   | -  |
| ssat                        | Inserts an SSAT instruction. Error<br>if the SSAT instruction is not<br>supported.   | Yes  | arm_acle.h   |
| strex                       | Inserts an appropriately sized<br>Store Exclusive instruction.   | No. This intrinsic is deprecated in ACLE 2.0.  | -  |
| strexd                      | Inserts a doubleword Store<br>Exclusive instruction.   | No. This intrinsic is deprecated in ACLE 2.0.  | -  |
| strt                        | Insert an appropriately sized STRT instruction.  | No   | -  |
| swp                         | Inserts an appropriately sized<br>SWP instruction.   | Yes. However, the SWP instruction is deprecated, and Arm does not recommend the use ofswp. | arm_acle.h   |
| usat                        | Inserts a USAT instruction. Error<br>if the USAT instruction is not<br>supported.  | Yes  | arm_acle.h   |
| wfe                         | Inserts a WFE instruction. Error<br>if the WFE instruction is not<br>supported.  | Yes  | arm_acle.h   |
| wfi                         | Inserts a WFI instruction. Error<br>if the WFI instruction is not<br>supported.  | Yes  | arm_acle.h   |
| yield                       | Inserts a YIELD instruction. Error<br>if the YIELD instruction is not<br>supported.  | Yes  | arm_acle.h   |
| Armv6 SIMD intrinsics       | Inserts an Armv6 SIMD instruction.   | No   | -  |
| ETSI intrinsics             | 35 intrinsic functions and 2<br>global variable flags specified<br>in ETSI G729 used for speech<br>encoding. These are provided in<br>the Arm headers in dspfns.h. | No   | -  |
| C55x intrinsics             | Emulation of selected TI C55x compiler intrinsics.   | No   | -  |
| vfp_status                  | Reads the FPSCR.   | Yes  | arm_compat.h   |
| FMA intrinsics              | Intrinsics for fused-multiply-add<br>on the Cortex <sup>®</sup> -M4 or Cortex-A5<br>processor in c99 mode.   | No   | -  |

### 5.5 Diagnostics for pragma compatibility

Older armcc compiler versions supported many pragmas which are not supported by armclang, but which could change the semantics of code. When armclang encounters these pragmas, it generates diagnostic messages.

The following table shows which diagnostics are generated for each pragma type, and the diagnostic group to which that diagnostic belongs. armclang generates diagnostics as follows:

- Errors indicate use of an armcc pragma which could change the semantics of code.
- Warnings indicate use of any other armcc pragma which is ignored by armclang.
- Pragmas other than those listed are silently ignored.

#### Table 5-7: Pragma diagnostics

| Pragma supported by older compiler versions                               | Default diagnostic type | Diagnostic group               |
|---|-------------------------|--------------------------------|
| #pragma anon_unions   | Warning                 | armcc-pragma-anon-unions       |
| <pre>#pragma no_anon_unions</pre>   | Warning                 | armcc-pragma-anon-unions       |
| #pragma arm   | Error                   | armcc-pragma-arm               |
| <pre>#pragma arm section [<section_<br>type_list&gt;]</section_<br></pre> | Error                   | armcc-pragma-arm               |
| <pre>#pragma diag_default <tag>[,<tag>,]</tag></tag></pre>                | Error                   | armcc-pragma-diag              |
| <pre>#pragma diag_error <tag>[,<tag>,]</tag></tag></pre>                  | Error                   | armcc-pragma-diag              |
| <pre>#pragma diag_remark <tag>[,<tag>,]</tag></tag></pre>                 | Warning                 | armcc-pragma-diag              |
| <pre>#pragma diag_suppress <tag>[,<tag>,]</tag></tag></pre>               | Warning                 | armcc-pragma-diag              |
| <pre>#pragma diag_warning <tag>[,<tag>,]</tag></tag></pre>                | Warning                 | armcc-pragma-diag              |
| <pre>#pragma exceptions_unwind</pre>                                      | Error                   | armcc-pragma-exceptions-unwind |
| <pre>#pragma no_exceptions_unwind</pre>                                   | Error                   | armcc-pragma-exceptions-unwind |
| #pragma GCC system_header   | None                    | -                              |
| #pragma hdrstop   | Warning                 | armcc-pragma-hdrstop           |
| <pre>#pragma import <symbol_name></symbol_name></pre>                     | Error                   | armcc-pragma-import            |
| #pragma inline  | Warning                 | armcc-pragma-inline            |
| #pragma no_inline   | Warning                 | armcc-pragma-inline            |
| #pragma no_pch  | Warning                 | armcc-pragma-no-pch            |
| #pragma O <num></num>   | Warning                 | armcc-pragma-optimization      |
| #pragma once  | None                    | -                              |
| #pragma Ospace  | Warning                 | armcc-pragma-optimization      |
| #pragma Otime   | Warning                 | armcc-pragma-optimization      |
| #pragma pack  | None                    | -                              |
| #pragma pop   | Error                   | armcc-pragma-push-pop          |

| Pragma supported by older compiler versions                | Default diagnostic type | Diagnostic group            |
|--|-------------------------|-----------------------------|
| #pragma push   | Error                   | armcc-pragma-push-pop       |
| #pragma softfp_linkage                                     | Error                   | armcc-pragma-softfp-linkage |
| #pragma no_softfp_linkage                                  | Error                   | armcc-pragma-softfp-linkage |
| #pragma thumb  | Error                   | armcc-pragma-thumb          |
| #pragma weak <symbol></symbol>                             | None                    | -                           |
| #pragma weak <symbol1> =<br/><symbol2></symbol2></symbol1> | None                    | -                           |

In addition to the above diagnostic groups, there are the following additional diagnostic groups:

#### armcc-pragmas

Contains all of the above diagnostic groups.

#### unknown-pragmas

Contains diagnostics about pragmas which are not known to armclang, and are not in the above table.

#### pragmas

Contains all pragma-related diagnostics, including armcc-pragmas and unknown-pragmas.

Any non-fatal armclang diagnostic group can be ignored, upgraded, or downgraded using the following command-line options:

#### Suppress a group of diagnostics:

-Wno-<diag-group>

Upgrade a group of diagnostics to warnings:

-W<diag-group>

#### Upgrade a group of diagnostics to errors:

-Werror=<diag-group>

#### Downgrade a group of diagnostics to warnings:

-Wno-error=<diag-group>

### **Related information**

Language extension compatibility: pragmas on page 62

### 5.6 C and C++ implementation compatibility

Arm<sup>®</sup> Compiler for Embedded FuSa 6 C and C++ implementation details differ from previous compiler versions.

The following table describes the C and C++ implementation detail differences.

### Table 5-8: C and C++ implementation detail differences

| Feature                                     | Older versions of Arm Compiler  | Arm Compiler for Embedded 6  |  |
|---|---|--|--|
| Integer operations                          |   |  |  |
| Shifts                                      | int <i>shifts</i> > 0 && < 127  | Warns when shift amount > width of type.   |  |
|   | <pre>int left_shifts &gt; 31 == 0</pre>   | You can use the -Wshift-count-overflow option to suppress this warning.  |  |
|   | <pre>int right_shifts &gt; 31 == 0</pre>  |  |  |
|   | (for unsigned or positive)  |  |  |
|   | <pre>int right_shifts &gt; 31 == -1</pre>   |  |  |
|   | (for negative)  |  |  |
|   | long long shifts > 0 && < 63  |  |  |
| Integer division                            | Checks that the sign of the remainder matches the sign of the numerator   | The sign of the remainder is not necessarily the same as the sign of the numerator.  |  |
|   |   | point operations   |  |
| Default standard                            | IEEE 754 standard, rounding to nearest<br>representable value, exceptions disabled<br>by default.   | All facilities, operations, and representations guaranteed by the<br>IEEE standard are available in single and double-precision. Modes of<br>operation can be selected dynamically at runtime. |  |
|   |   | This is equivalent to thefpmode=ieee_full option in older versions of Arm Compiler.  |  |
| <pre>#pragma STDC FP_CONTRACT</pre>         | <pre>#pragma STDC FP_CONTRACT</pre>   | Might affect code generation.  |  |
|   | Unions, e   | nums and structs   |  |
| Enum packing                                | Enums are implemented in the smallest<br>integral type of the correct sign to hold<br>the range of the enum values, except for<br>when compiling in C++ mode with<br>enum_is_int. | By default enums are implemented as int, with long long used when required.  |  |
| Allocation of bit-<br>fields in containers  | Allocation of bit-fields in containers.   | A container is an object, aligned as the declared type. Its size is<br>sufficient to contain the bit-field, but might be smaller or larger than the<br>bit-field declared type.                |  |
| Signedness of plain<br>bit-fields           | Unsigned.   | Signed.  |  |
|   | Plain bit-fields declared without either the signed or unsigned qualifiers default to unsigned. Thesigned_bitfields option treats plain bit-fields as signed.                     | Plain bit-fields declared without either the signed or unsigned qualifiers default to signed. There is no equivalent to either the signed_bitfields orno_signed_bitfields options.             |  |
|   | Arrays  | s and pointers   |  |
| Casting between<br>integers and<br>pointers | No change of representation   | Converting a signed integer to a pointer type with greater bit width sign-extends the integer.   |  |
| Pointers                                    |   | Converting an unsigned integer to a pointer type with greater bit width zero-extends the integer.  |  |
|   |   | Misc C   |  |
| <pre>sizeof(wchar_t)</pre>                  | 2 bytes   | 4 bytes  |  |

| Feature                                      | Older versions of Arm Compiler   | Arm Compiler for Embedded 6   |
|--|--|---|
| size_t                                       | Defined as unsigned int, 32-bit.   | Defined as unsigned int in 32-bit architectures, and unsigned long; in 64-bit architectures.  |
| ptrdiff_t                                    | Defined as signed int, 32-bit.   | Defined as unsigned int in 32-bit architectures, and signed long in 64-<br>bit architectures.   |
|  | 1  | disc C++  |
| C++ library                                  | Rogue Wave Standard C++ Library  | LLVM libc++ Library   |
|  |  | Note:<br>When the C++ library is used in source code, there is limited<br>compatibility between object code created with Arm Compiler for<br>Embedded 6 and object code created with Arm Compiler 5. This<br>also applies to indirect use of the C++ library, for example memory<br>allocation or exception handling. |
| Implicit inclusion                           | If compilation requires a template<br>definition from a template declared in a<br>header file xyz.h, the compiler implicitly<br>includes the file xyz.cc or xyz.CC.        | Not supported.  |
| Alternative template<br>lookup algorithms    | When performing referencing context<br>lookups, name lookup matches against<br>names from the instantiation context<br>as well as from the template definition<br>context. | Not supported.  |
| Exceptions                                   | Off by default, function unwinding on withexceptions by default.   | On by default in C++ mode.<br>Note:<br>For C++ code, -fexceptions has a large increase in the code size.<br>If you use -fno_exceptions, then the code size is in the range of<br>that created with Arm Compiler 5.  |
|  | I  | ranslation  |
| Diagnostics<br>messages format               | <pre>source-file, line-number : severity : error-code : explanation</pre>  | <pre>source-file:line-number:char-number: description [diagnostic-flag]</pre>   |
|  | Er   | vironment   |
| Physical source file<br>bytes interpretation | Current system locale dependent or set using thelocale command-line option.  | UTF-8, either with or without the <i>Byte Order Mark</i> (BOM).   |

### Related information

Language extension compatibility: keywords on page 55 Language extension compatibility: attributes on page 58 Language extension compatibility: pragmas on page 62

# 5.7 Compatibility of C++ objects

The compatibility of C++ objects compiled with Arm<sup>®</sup> Compiler 5 depends on the C++ libraries used.

#### Compatibility with objects compiled using Rogue Wave standard library headers

Arm Compiler for Embedded FuSa 6 does not support binary compatibility with objects compiled using the Rogue Wave standard library include files.

There are warnings at link time when objects are mixed. L6869w is reported if an object requests the Rogue Wave standard library. L6870w is reported when using an object that is compiled with Arm Compiler 5 with exceptions support.

The impact of mixing objects that have been compiled against different C++ standard library headers might include:

- Undefined symbol errors.
- Increased code size.
- Possible runtime errors.

If you have Arm Compiler for Embedded FuSa 6 objects that have been compiled with the legacy --stdlib=legacy\_cpplib option then these objects use the Rogue Wave standard library and therefore might be incompatible with objects created using Arm Compiler 6.4 or later. To resolve these issues, you must recompile all object files with Arm Compiler 6.4 or later.

## Compatibility with C++ objects compiled using Arm Compiler 5

The choice of C++ libraries at link time must match the choice of C++ include files at compile time for all input objects. Arm Compiler 5 objects that use the Rogue Wave C++ libraries are not compatible with Arm Compiler for Embedded FuSa 6 objects. Arm Compiler 5 objects that use C+ + but do not make use of the Rogue Wave header files can be compatible with Arm Compiler for Embedded FuSa 6 objects that use libc++ but this is not guaranteed.

Arm recommends using Arm Compiler for Embedded FuSa 6 for building the object files.

## Compatibility of arrays of objects compiled using Arm Compiler 5

Arm Compiler for Embedded FuSa 6 is not compatible with objects from Arm Compiler 5 that use operator new[] and delete[]. Undefined symbol errors result at link time because Arm Compiler for Embedded FuSa 6 does not provide the helper functions that Arm Compiler 5 depends on. For example:

```
//construct.cpp:
class Foo
{
    public:
        Foo() : x_(new int) { *x_ = 0; }
        void setX(int x) { *x_ = x; }
        ~Foo() { delete x_; }
    private:
        int* x ;
```

```
};
void func(void)
{
    Foo* array;
    array = new Foo [10];
    array[0].setX(1);
    delete[] array;
}
```

Build this example with the Arm Compiler 5 compiler, armcc, and link with the Arm Compiler for Embedded FuSa 6 linker, armlink, using:

```
armcc -c construct.cpp -Ospace -O1 --cpu=cortex-a9
armlink construct.o -o construct.axf
```

The linker reports:

```
Error: L6218E: Undefined symbol __aeabi_vec_delete (referred from construct.o).
Error: L6218E: Undefined symbol __aeabi_vec_new_cookie_nodtor (referred from
construct.o).
```

To resolve these linker errors, you must use the Arm Compiler for Embedded FuSa 6 compiler, armclang, to compile all C++ files that use the new[] and delete[] operators.



You do not have to specify --stdlib=libc++ for armlink, because this is the default and only option in Arm Compiler 6.4, and later.

**Related information** 

--stdlib

# 6. Migrating from armasm to the armclang **Integrated Assembler**

Describes how to migrate assembly code from legacy armasm syntax to GNU syntax (used by armclang).

> The armasm legacy assembler is deprecated, and it has not been updated since Arm® Compiler 6.10. Also, armasm does not support:

- Armv8.4-A or later architectures.
- Certain backported options in Armv8.2-A and Armv8.3-A.
- Assembling sve instructions.
- Armv8.1-M or later architectures, including MVE.
- All versions of the Armv8-R architecture.

As a reminder, armasm always reports the deprecation warning A1950w. To suppress this message, specify the --diag suppress=1950 option.

# 6.1 Migration of assembler command-line options from armasm to the armclang integrated assembler

Arm<sup>®</sup> Compiler for Embedded FuSa 6 provides many command-line options, including most Clang command-line options as well as several Arm-specific options.



This topic includes descriptions of [COMMUNITY] features. See Support level definitions.

The following GNU assembly directives are [COMMUNITY] features:

- .eabi\_attribute Tag\_ABI\_PCS\_RO\_data, <value>
- .eabi attribute Tag ABI PCS R9 use, <value>
- .eabi\_attribute Tag\_ABI\_PCS\_RW\_data, <value>
- .eabi attribute Tag ABI VFP args, <value>
- .eabi attribute Tag CPU unaligned access, <value>
- .ident
- .protected

Copyright © 2024 Arm Limited (or its affiliates). All rights reserved. Non-Confidential

- .section .note.GNU-stack, "x"
- -Wa, --noexecstack
- -Wa,-L
- -Wa, -defsym, <symbol>=<value>

The following table describes the most common armasm command-line options, and shows the equivalent options for the armclang integrated assembler.

Additional information about command-line options is available:

- The Arm Compiler for Embedded FuSa Reference Guide provides more detail about the commandline options.
- For a full list of Clang command-line options, consult the Clang and LLVM documentation.

#### Table 6-1: Comparison of command-line options in armasm and the armclang integrated assembler

| armasm option               | armclang integrated assembler op-<br>tion | Description   |
|-----------------------------|---|---|
| arm_only                    | No equivalent.                            | Enforces A32 instructions only.   |
| apcs=/nointerwork           | No equivalent.                            | Specifies that the code in the input file can interwork<br>between A32 and T32 safely. Interworking is always<br>enabled in Arm Compiler for Embedded FuSa 6. |
| apcs=/ropi,<br>apcs=/noropi | No direct equivalent.                     | With armasm, the options specify whether the code<br>in the input file is Read-Only Position Independent<br>(ROPI) code.                                      |
|                             |   | With the armclang integrated assembler, use the GNU assembly .eabi_attribute directive instead.   |
|                             |   | To specify that the code is ROPI code, use the directive as follows:  |
|                             |   | .eabi_attribute Tag_ABI_PCS_RO_data, 1  |
|                             |   | The code is marked as not ROPI code by default.   |
| apcs=/rwpi,<br>apcs=/norwpi | No direct equivalent.                     | With armasm, the options specify whether the code<br>in the input file is <i>Read/Write Position Independent</i><br>(RWPI) code.                              |
|                             |   | With the armclang integrated assembler, use the GNU assembly .eabi_attribute directive instead.   |
|                             |   | To specify that the code is RWPI code, use the directive as follows:  |
|                             |   | .eabi_attribute Tag_ABI_PCS_R9_use, 1   |
|                             |   | .eabi_attribute Tag_ABI_PCS_RW_data, 2  |
|                             |   | The code is marked as not RWPI code by default.   |

| armasm option                      | armclang integrated assembler op-<br>tion | Description   |
|------------------------------------|---|---|
| apcs=/hardfp,<br>apcs=/softfp      | No direct equivalent.                     | With armasm, the options set attributes in the object<br>file to request hardware or software floating-point<br>linkage.  |
|                                    |   | With the armclang integrated assembler, use the GNU assembly .eabi_attribute directive instead.   |
|                                    |   | To request hardware floating-point linkage, use the directive as follows:   |
|                                    |   | .eabi_attribute Tag_ABI_VFP_args, 1   |
|                                    |   | To request software floating-point linkage, use the directive as follows:   |
|                                    |   | .eabi_attribute Tag_ABI_VFP_args, 0   |
| checkreglist,<br>diag_warning=1206 | This is the default.                      | Generates warnings if register lists in LDM and STM instructions are not provided in increasing register number order.  |
|                                    |   | <b>Note:</b><br>This warning cannot be suppressed or upgraded to<br>an error.   |
| comment_section,                   | No direct equivalent.                     | With armasm, the option controls the inclusion of a comment section .comment in object files.   |
| no_comment_section                 |   | With the armclang integrated assembler, use the GNU assembly .ident directive to manually add a comment section.  |
| debug,                             | -g  | Instructs the assembler to generate DWARF debug tables.   |
| -g                                 |   | With armasm, the default format for debug tables is<br>DWARF 3. Named local labels are not preserved in<br>the object file, unless thekeep option is used.  |
|                                    |   | With the armclang integrated assembler, the default<br>format for debug tables is DWARF 4. Named local<br>labels are always preserved in the object file. See the<br>entry forkeep in this table for details. |
| diag_warning=1645                  | No equivalent.                            | With armasm, the option enables warnings about instruction substitutions.   |
|                                    |   | With the armclang integrated assembler, instruction substitution support is limited. Where it is not supported, the assembler generates an error message.   |
|                                    |   | Use the armasm warning when migrating code to find instructions being substituted and perform the substitution manually.  |

| armasm option              | armclang integrated assembler op-<br>tion | Description   |
|----------------------------|---|---|
| diag_warning=1763          | No equivalent.                            | With armasm, the option enables warnings about<br>automatic generation of IT blocks when assembling<br>T32 code (formerly Thumb code).  |
|                            |   | With the armclang integrated assembler, automatic<br>generation of IT blocks is disabled by default.<br>The assembler generates an error message when<br>assembling conditional instructions without an<br>enclosing IT block. To enable automatic generation<br>of IT blocks, use the command-line option –<br>mimplicit-it=always or -mimplicit-<br>it=thumb. |
| dllexport_all              | No direct equivalent.                     | With armasm, the option gives all exported global<br>symbols STV_PROTECTED visibility in ELF rather<br>than STV_HIDDEN, unless overridden by source<br>directives.  |
|                            |   | With the armclang integrated assembler, use the GNU assembly .protected directive to manually give exported symbols STV_PROTECTED visibility.   |
| execstack,<br>no_execstack | -Wa,noexecstack                           | With armasm, the option generates a .note.GNU-<br>stack section marking the stack as either executable<br>or non-executable.  |
|                            | execstack.                                | With the armclang integrated assembler, the<br>equivalent option can be used to generate a<br>.note.GNU-stack section marking the stack as<br>non-executable.   |
|                            |   | To generate such a section and mark the stack as executable, use the GNU assembly .section directive as follows:  |
|                            |   | .section .note.GNU-stack, "x"   |
|                            |   | The command-line option -Wa,noexecstack overrides the use of the .section directive.  |
| keep                       | No direct equivalent.                     | With armasm, the option instructs the assembler to<br>keep named local labels in the symbol table of the<br>object file, for use by the debugger.   |
|                            |   | With the armclang integrated assembler, named<br>local labels defined without using the GNU assembly<br>local symbol name prefix .L are always preserved in<br>the object file.   |
|                            |   | Use the command-line option –Wa, –L to<br>automatically preserve all named local labels defined<br>using the GNU assembly local symbol name prefix.   |

| armasm option  | armclang integrated assembler op-<br>tion      | Description   |
|--|--|---|
| -м   | -М   | Instructs the assembler to produce a list of makefile<br>dependency lines suitable for use by a make utility.<br>Note:<br>Only dependencies visible to the preprocessor are<br>included. Files added using the GNU assembler<br>syntax .incbin or .include directives, or<br>armasm syntax INCBIN, INCLUDE, or GET<br>directives, are not included.<br>Note:<br>With the armclang integrated assembler, using this<br>option with -o outputs the makefile dependency<br>lines to the file specified. An object file is not<br>produced. |
| mm   | -MM  | Creates a single makefile dependency file, without the<br>system header files.<br>Note:<br>Only dependencies visible to the preprocessor are<br>included. Files added using the GNU assembler<br>syntax .incbin or .include directives (or<br>armasm syntax INCBIN, INCLUDE, or GET<br>directives) are not included.<br>Note:<br>With the armclang integrated assembler, using this<br>option with -o outputs the makefile dependency file<br>to the file specified. An object file is not produced.                                    |
| no_hide_all  | -fvisibility=default                           | Gives all exported and imported global symbols<br>STV_DEFAULT visibility in ELF rather than<br>STV_HIDDEN, unless overridden using source<br>directives.  |
| predefine " <directive>",<br/>pd "<directive>"</directive></directive> | -Wa,-defsym, <symbol>=<value></value></symbol> | With armasm, the option instructs the assembler<br>to pre-execute one of the SETA, SETL, or SETS<br>directives as specified using <directive>.<br/>With the armclang integrated assembler, the option<br/>instructs the assembler to pre-define the symbol<br/><symbol> with the value <value>. This GNU<br/>assembly .set directive can be used to change this<br/>value in the file being assembled.</value></symbol></directive>   |
| reduce_paths,<br>no_reduce_paths                                       | No direct equivalent.                          | Windows systems impose a 260 character limit on<br>file paths. Arm recommends that you avoid using<br>long and deeply nested file paths, in preference to<br>minimizing path lengths using the armasm option<br>reduce_paths, which only works on 32-bit<br>Windows systems.  |

| armasm option       | armclang integrated assembler op-<br>tion | Description  |
|---------------------|---|--|
| unaligned_access,   | No direct equivalent.                     | With armasm, the options instruct the assembler to set an attribute in the object file to enable or disable                            |
| no_unaligned_access |   | the use of unaligned accesses.   |
|                     |   | With the armclang integrated assembler, use the GNU assembly .eabi_attribute directive instead.  |
|                     |   | To enable the use of unaligned access, use the directive as follows:   |
|                     |   | .eabi_attribute Tag_<br>CPU_unaligned_access, 1  |
|                     |   | To disable the use of unaligned access, use the directive as follows:  |
|                     |   | .eabi_attribute Tag_<br>CPU_unaligned_access, 0  |
| unsafe              | No direct equivalent.                     | With armasm, the option enables instructions for<br>architectures other than the target architecture to be<br>assembled without error. |
|                     |   | With the armclang integrated assembler, use the GNU assembly .inst directive to generate such instructions.                            |

**Related information** GNU Binutils - Using as: .section

# 6.2 Overview of differences between armasm and GNU syntax assembly code

armasm (for assembling legacy assembly code) uses armasm syntax assembly code.

armclang aims to be compatible with GNU syntax assembly code (that is, the assembly code syntax supported by the GNU assembler, as).

If you have legacy assembly code that you want to assemble with armclang, you must convert that assembly code from armasm syntax to GNU syntax.

The specific instructions and order of operands in your UAL syntax assembly code do not change during this migration process.

However, you need to make changes to the syntax of your assembly code. These changes include:

- The directives in your code.
- The format of labels, comments, and some types of literals.

- Some symbol names.
- The operators in your code.

The following examples show simple, equivalent, assembly code in both armasm and GNU syntax.

## **GNU** syntax

```
// Simple GNU syntax example [1]
// Iterate round a loop 10 times, adding 1 to a register each time.
  .section .text,"ax"
                      // [2]
  .global main
 .balign 4
  .type main, %function
                         // [3]
main:
                        // W5 = 100 [4]
         w5,#0x64
 MOV
 MOV
                         //W4 = 0
         w4,#0
          test_loop
                        // branch to test loop
 В
loop:
         w5,w5,#1
 ADD
                       // Add 1 to W5
          w4,w4,#1
                        // Add 1 to W4
 ADD
test loop:
 CM\overline{P}
          w4,#0xa
                        // if W4 < 10, branch back to loop</pre>
 BLT
          loop
                         // [5]
  .end
```

#### Example notes

- [1] See Comments.
- [2] See Sections.
- [3] See Labels.
- [4] See Numeric literals.
- [5] See Miscellaneous directives.

#### armasm syntax

```
; Simple armasm syntax example
;
; Iterate round a loop 10 times, adding 1 to a register each time.
 AREA ||.text||, CODE, READONLY, ALIGN=2
 ENTRY
main PROC
           w5,#0x64 ; W5 = 100
w4,#0 ; W4 = 0
test loop : branch t
 MOV
 MOV
           test loop
                          ; branch to test loop
  В
loop
 ADD
           w5,w5,#1
                          ; Add 1 to W5
           w4,w4,#1
 ADD
                          ; Add 1 to W4
test_loop
 CM\overline{P}
            w4,#0xa
                           ; if W4 < 10, branch back to loop
  BLT
           loop
  ENDP
  END
```

## **Related information**

Comments on page 82 Labels on page 83 Numeric local labels on page 83 Functions on page 85 Sections on page 86 Symbol naming rules on page 88 Numeric literals on page 88 **Operators** on page 90 Alignment on page 90 PC-relative addressing on page 91 Conditional directives on page 93 Data definition directives on page 94 Instruction set directives on page 96 Miscellaneous directives on page 96 Symbol definition directives on page 98 About the Unified Assembler Language

# 6.3 Comments

A comment identifies text that the assembler ignores.

## GNU syntax

GNU syntax assembly code provides two different methods for marking comments:

• The /\* and \*/ markers identify multiline comments:

```
/* This is a comment
that spans multiple
lines */
```

• The // marker identifies the remainder of a line as a comment:

```
MOV R0,#16 // Load R0 with 16
```

#### armasm syntax

A comment is the final part of a source line. The first semicolon on a line marks the beginning of a comment except where the semicolon appears inside a string literal.

The end of the line is the end of the comment. A comment alone is a valid line.

For example:

```
; This whole line is a comment
```

Arm<sup>®</sup> Compiler for Embedded FuSa Migration and Compatibility Guide

; And also this line myProc: PROC MOV r1, #16 ; Load R0 with 16

## **Related information**

GNU Binutils - Using as: Comments

# 6.4 Labels

Labels are symbolic representations of addresses. You can use labels to mark specific addresses that you want to refer to from other parts of the code.

## **GNU** syntax

A label is written as a symbol that either begins in the first column, or has nothing but whitespace between the first column and the label. A label can appear either in a line on its own, or in a line with an instruction or directive. A colon ":" follows the label (whitespace is allowed between the label and the colon):

```
MOV R0,#16
loop: // "loop" label on its own line
SUB R0,R0,#1
CMP R0,#0
BGT loop
MOV R0,#16
loop: SUB R0,R0,#1 // "loop" label in a line with an instruction
CMP R0,#0
```

#### armasm syntax

BGT loop

A label is written as a symbol beginning in the first column. A label can appear either in a line on its own, or in a line with an instruction or directive. Whitespace separates the label from any following instruction or directive:

```
MOV R0,#16
loop SUB R0,R0,#1 ; "loop" is a label
CMP R0,#0
BGT loop
```

**Related information** GNU Binutils - Using as: Labels

# 6.5 Numeric local labels

Numeric local labels are a type of label that you refer to by a number rather than by name. Unlike other labels, the same numeric local label can be used multiple times and the same number can be used for more than one numeric local label.

## **GNU** syntax

A numeric local label is a number in the range 0-99.

Numeric local labels follow the same syntax as all other labels.

Refer to numeric local labels using the following syntax:

<n>{f|b}

Where:

- <n> is the number of the numeric local label in the range 0-99.
- f and b instruct the armclang integrated assembler to search forwards and backwards respectively. There is no default. You must specify one of f or b.

For example, the following code implements an incrementing loop:

|    | MOV               | r4,#1                     | // r4=1   |
|----|-------------------|---------------------------|---|
| 1: | ADD<br>CMP<br>BLT | r4,r4,#1<br>r4,#0x5<br>1b | <pre>// Local label // Increment r4 // if r4 &lt; 5 //branch backwards to local label "1"</pre> |



GNU syntax assembly code does not provide mechanisms for restricting the scope of local labels.

#### armasm syntax

A numeric local label is a number in the range 0-99, optionally followed by a scope name corresponding to a ROUT directive.

Numeric local labels follow the same syntax as all other labels.

Refer to numeric local labels using the following syntax:

%[F|B][A|T]<n>[<routname>]

Where:

• F and B instruct the legacy assembler to search forwards and backwards respectively. By default, the legacy assembler searches backwards first, then forwards.

Copyright © 2024 Arm Limited (or its affiliates). All rights reserved. Non-Confidential

- A and  $\pi$  instruct the legacy assembler to search all macro levels or only the current macro level respectively. By default, the assembler searches all macros from the current level to the top level, but does not search lower level macros.
- <n> is the number of the numeric local label in the range 0-99.
- <routname> is an optional scope label corresponding to a ROUT directive. If <routname> is specified in either a label or a reference to a label, the legacy assembler checks it against the name of the nearest preceding ROUT directive. If it does not match, the legacy assembler generates an error message and the assembly fails.

For example, the following code implements an incrementing loop:

MOV r4,#1 ; r4=1 1 ; Local label ADD r4,r4,#1 ; Increment r4 CMP r4,#0x5 ; if r4 < 5... BLT %b1 ; ...branch backwards to local label "1"

Here is the same example using a ROUT directive to restrict the scope of the local label:

ROUT ; Start of "routA" scope routA r4,#1 ; r4=1 MOV 1routA ; Local label ; Increment r4 ADD r4,r4,#1 CMP r4,#0x9 ; if r4 < 9... ; ...branch backwards to local label "1routA"
; Start of "routB" scope (and therefore end of "routA" BLT %b1routA routB ROUT scope)

## **Related information**

GNU Binutils - Using as: Labels ROUT directive

# 6.6 Functions

Assemblers can identify the start of a function when producing DWARF call frame information for ELF.

## **GNU** syntax

Use the .type directive to identify symbols as functions. For example:

```
.type myproc, "function"
myproc:
// Procedure body
```

GNU syntax assembly code provides the .func and .endfunc directives. However, these are not supported by armclang.armclang uses the .size directive to set the symbol size:


```
.type myproc, "function"

myproc:

// Procedure body

.Lmyproc_end0:

.size myproc, .Lmyproc end0-myproc
```



#### armasm syntax

The FUNCTION directive marks the start of a function. PROC is a synonym for FUNCTION.

The ENDFUNC directive marks the end of a function. ENDP is a synonym for ENDFUNC.

For example:

```
myproc PROC
; Procedure body
ENDP
```

## **Related information** GNU Binutils - Using as: .type

# 6.7 Sections

Sections are independent, named, indivisible chunks of code or data that are manipulated by the linker.

## GNU syntax

The .section directive instructs the armclang integrated assembler to assemble a new code or data section.

Flags provide information about the section. Available section flags include the following:

- a specifies that the section is allocatable.
- x specifies that the section is executable.
- w specifies that the section is writable.
- s specifies that the section contains null-terminated strings.

For example:

.section mysection,"ax"

Not all armasm syntax AREA attributes map onto GNU syntax .section flags. For example, the armasm syntax ALIGN attribute corresponds to the GNU syntax .balign directive, rather than a .section flag:

```
.section mysection,"ax"
.balign 8
```

When using Arm<sup>®</sup> Compiler 5, section names do not need to be unique. Therefore, you could use the same section name to create different section types.

Arm Compiler for Embedded FuSa 6 supports multiple sections with the same section name only if you specify a unique ID. You must ensure that different section types either:

- Have a unique section name.
- Have a unique ID, if they have the same section name.



If you use the same section name for another section or symbol, without a unique ID, then integrated assembler gives an error.

```
.section test, "ax", %progbits
nop
.section test, "aw", %progbits
.word 0
```

The integrated assembler gives an error when you assemble this example with:

#### armasm syntax

The AREA directive instructs the legacy assembler to assemble a new code or data section.

Section attributes within the AREA directive provide information about the section. Available section attributes include the following:

- CODE specifies that the section contains machine instructions.
- READONLY specifies that the section must not be written to.
- ALIGN = <n> specifies that the section is aligned on a  $2^{<n>}$  byte boundary

For example:

AREA mysection, CODE, READONLY, ALIGN=3



The ALIGN attribute does not take the same values as the ALIGN directive. The ALIGN=<n> attribute on the AREA directive aligns on a  $2^{<n>}$  byte boundary. The ALIGN <n> directive aligns on an <n>-byte boundary.

## **Related information**

GNU Binutils - Using as: .section

# 6.8 Symbol naming rules

armasm syntax assembly code and GNU syntax assembly code use similar, but different naming rules for symbols.

Symbol naming rules which are common to both armasm syntax and GNU syntax include:

- Symbol names must be unique within their scope.
- Symbol names are case-sensitive, and all characters in the symbol name are significant.
- Symbols must not use the same name as built-in variable names or predefined symbol names.

Symbol naming rules which differ between armasm syntax and GNU syntax include:

- armasm syntax symbols must start with a letter or the underscore character "\_".
  - GNU syntax symbols must start with a letter, the underscore character "\_", or a period ".".
- armasm syntax symbols use double bars to delimit symbol names containing non-alphanumeric characters (except for the underscore):

IMPORT ||Image\$\$ARM\_LIB\_STACKHEAP\$\$ZI\$\$Limit||

GNU syntax symbols do not require double bars:

.global Image\$\$ARM\_LIB\_STACKHEAP\$\$ZI\$\$Limit

## **Related information**

GNU Binutils - Using as: Symbol Names

# 6.9 Numeric literals

armasm syntax assembly and GNU syntax assembly provide different methods for specifying some types of numeric literal.

#### Implicit shift operations

armasm syntax assembly allows immediate values with an implicit shift operation. For example, the MOVK instruction takes a 16-bit operand with an optional left shift. armasm accepts the instruction MOVK x1, #0x40000, converting the operand automatically to MOVK x1, #0x4, LSL #16.

GNU syntax assembly expects immediate values to be presented as encoded. The instruction MOVK x1, #0x40000 results in the following message: error: immediate must be an integer in range [0, 65535].

## Hexadecimal literals

armasm syntax assembly provides two methods for specifying hexadecimal literals, the prefixes "&" and "0x".

For example, the following are equivalent:

ADD r1, #0xAF ADD r1, #&AF

GNU syntax assembly only supports the "0x" prefix for specifying hexadecimal literals. Convert any "&" prefixes to "0x".

## <n-base>\_<n-digits> format

armasm syntax assembly lets you specify numeric literals using the following format:

```
<n-base>_<n-digits>
```

For example:

- 2 1101 is the binary literal 1101 (13 in decimal).
- 8\_27 is the octal literal 27 (23 in decimal).

GNU syntax assembly does not support the  $<n-base>_<n-digits>$  format. Convert all instances to a supported numeric literal form.

For example:

ADD r1, #2\_1101

You could convert this instruction to:

ADD r1, #13

or:

ADD r1, #0xD

#### **Related information**

GNU Binutils - Using as: Integers

# 6.10 Operators

armasm syntax assembly and GNU syntax assembly provide different methods for specifying some operators.

The following table shows how to translate armasm syntax operators to GNU syntax operators.

#### Table 6-2: Operator translation

| armasm syntax operator | GNU syntax operator |
|------------------------|---------------------|
| :OR:                   | 1                   |
| :EOR:                  | ^                   |
| :AND:                  | ŵ                   |
| :NOT:                  | ~                   |
| :SHL:                  | <<                  |
| :SHR:                  | >>                  |
| :LOR:                  | 11                  |
| :LAND:                 | & &                 |
| :ROL:                  | No GNU equivalent   |
| :ROR:                  | No GNU equivalent   |

#### **Related information**

GNU Binutils - Using as: Infix Operators

## 6.11 Alignment

Data and code must be aligned to appropriate boundaries.

For example, The T32 pseudo-instruction ADR can only load addresses that are word aligned, but a label within T32 code might not be word aligned. You must use an alignment directive to ensure four-byte alignment of an address within T32 code.

An alignment directive aligns the current location to a specified boundary by padding with zeros or NOP instructions.



The integrated assembler sets a minimum alignment of 4 bytes for a .text section. However, if you define your own sections with the integrated assembler, then you must include the .balign directive to set the correct alignment. For a section containing T32 instructions, set the alignment to 2 bytes. For a section containing A32 instructions, set the alignment to 4 bytes.

## GNU syntax

GNU syntax assembly provides the .balign < n > directive, which uses the same format as ALIGN.

Convert all instances of ALIGN <n> to .balign <n>.



GNU syntax assembly also provides the <code>.align <n></code> directive. However, the format of <n> varies from system to system. The <code>.balign</code> directive provides the same alignment functionality as <code>.align</code> with a consistent behavior across all architectures.

Convert all instances of preserve8 to .eabi\_attribute Tag\_ABI\_align\_preserved, 1.

#### armasm syntax

armasm syntax assembly provides the ALIGN < n> directive, where <n> specifies the alignment boundary in bytes. For example, the directive ALIGN 128 aligns addresses to 128-byte boundaries.

armasm syntax assembly also provides the preserves directive. The preserves directive specifies that the current file preserves eight-byte alignment of the stack.

## **Related information**

GNU Binutils - Using as: ARM Machine Directives

## 6.12 PC-relative addressing

armasm syntax assembly and GNU syntax assembly provide different methods for performing PC-relative addressing.

## **GNU** syntax

GNU syntax assembly does not support the  ${pc}$  symbol. Instead, it uses the special dot "." character, as follows:

ADRP x0, .

#### armasm syntax

armasm syntax assembly provides the symbol {pc} to let you specify an address relative to the current instruction.

For example:

ADRP x0, {pc}

## Related information

GNU Binutils - Using as: The Special Dot Symbol

# 6.13 Instruction substitutions

When the value of an Operand2 constant is not available with a given instruction, but its logical inverse or negation is available, then both armasm and armclang produce an equivalent instruction with the inverted or negated constant.

For more information, see A32 and T32 instruction substitutions.

## Substitutions when using armasm

To find instruction substitutions in code assembled using armasm, use the command-line option -- diag\_warning=1645.

## Substitutions when using armclang integrated assembler

armclang does not generate a warning when instruction substitutions occur. You can disable this substitution using the armclang option -mno-neg-immediates.

## **Related information**

-mno-neg-immediates armclang option

# 6.14 A32 and T32 pseudo-instructions

armasm supports several A32 and T32 pseudo-instructions. The support for the pseudo-instructions varies with the armclang integrated assembler.

More information about the A32 and T32 pseudo-instructions is available in the *Arm Compiler for Embedded FuSa Reference Guide*. The following table shows how to migrate the pseudo-instructions for use with the armclang integrated assembler:

#### Table 6-3: A32 and T32 pseudo-instruction migration

| A32 and T32 pseudo-instruction              | armclang integrated assembler equivalent  |
|---|---|
| ADRL <i>cond</i> <rd>, <label></label></rd> | No equivalent.  |
|   | Use an ADR instruction if <i>label</i> is within the supported offset range.                                |
|   | Use an LDR pseudo-instruction if <i>label</i> is outside the supported offset range for an ADR instruction. |
| CPY <i>cond</i> <rd>, <rm></rm></rd>        | mov <i>cond</i> <rd>, <rm></rm></rd>  |

| A32 and T32 pseudo-instruction                             | armclang integrated assembler equivalent  |
|--|---|
| LDR <i>cond</i> {.W} <rt>, =<expr></expr></rt>             | Identical.  |
| LDR <i>cond</i> {.W} <rt>, =<label_expr></label_expr></rt> | Identical.  |
| MOV32 <i>cond</i> <rd>, <expr></expr></rd>                 | Use the following instruction sequence:   |
|  | <pre>movw{cond} Rd, #:lower16:expr</pre>  |
|  | <pre>movt{cond} Rd, #:upper16:expr</pre>  |
| NEG <i>cond</i> <rd>, <rm></rm></rd>                       | rsbs <i>cond</i> <rd>, <rm>, #0</rm></rd>                                       |
| UNDcond{.W} {# <expr>}</expr>                              | Use the following instruction for the A32 instruction set:                      |
|  | udf{c}{q} {#}imm  |
|  | Use the following instruction for the T32 instruction set with 8-bit encoding:  |
|  | udf{c}{q} {#}imm  |
|  | Use the following instruction for the T32 instruction set with 16-bit encoding: |
|  | udf{c}.w {#}imm   |

## **Related information**

ADRL pseudo-instruction

# 6.15 Conditional directives

Conditional directives specify conditions that control whether or not to assemble a sequence of assembly code.

The following table shows how to translate <code>armasm</code> syntax conditional directives to GNU syntax directives:

#### Table 6-4: Conditional directive translation

| armasm syntax directive | GNU syntax directive     |
|-------------------------|--------------------------|
| IF                      | .if family of directives |
| IF :DEF:                | .ifdef                   |
| IF :LNOT::DEF:          | .ifndef                  |
| ELSE                    | .else                    |
| ELSEIF                  | .elseif                  |
| ENDIF                   | .endif                   |

In addition to the change in directives shown, the following syntax differences apply:

• In armasm syntax, the conditional directives can use forward references. This is possible as armasm is a two-pass assembler. In GNU syntax, forward references are not supported, as the armclang integrated assembler only performs one pass over the main text.

If a forward reference is used with the .ifdef directive, the condition will always fail implicitly. Similarly, if a forward reference is used with the .ifndef directive, the condition will always pass implicitly.

• In armasm syntax, the maximum total nesting depth for directive structures such as IF...ELSE...ENDIF is 256. In GNU syntax, this limit is not applicable.

#### **Related information**

GNU Binutils - Using as: .if

# 6.16 Data definition directives

Data definition directives allocate memory, define data structures, and set initial contents of memory.

The following table shows how to translate armasm syntax data definition directives to GNU syntax directives:



This list only contains examples of common data definition assembly directives. It is not exhaustive.

| armasm syntax directive | GNU syntax directive | Description   |
|-------------------------|----------------------|---|
| DCB                     | .byte                | Allocate one-byte blocks of memory, and specify the initial contents.   |
| DCW                     | .hword               | Allocate two-byte blocks of memory, and specify the initial contents.   |
| DCD                     | .word                | Allocate four-byte blocks of memory, and specify the initial contents.  |
| DCI                     | .inst                | Allocate a block of memory in the code, and specify<br>the opcode. In A32 code, this is a four-byte block. In<br>T32 code, this can be a two-byte or four-byte block.<br>.inst.n allocates a two-byte block and .inst.w<br>allocates a four-byte block. |
| DCQ                     | .quad                | Allocate eight-byte blocks of memory, and specify the initial contents.   |

| armasm syntax directive | GNU syntax directive | Description   |  |
|-------------------------|----------------------|---|--|
| SPACE                   | .org                 | Allocate a zeroed block of memory.<br>The armasm syntax SPACE directive allocates a<br>zeroed block of memory with the specified size. The<br>GNU assembly .org directive zeroes the memory<br>up to the given address. The address must be greater |  |
|                         |                      | than the address at which the directive is placed.  |  |

# Example: Creating a 100-byte zeroed block of memory using the armasm syntax SPACE directive

The following example shows the armasm syntax and GNU syntax methods of creating a 100-byte zeroed block of memory using these directives:

```
; armasm syntax
; implementation
start address SPACE 0x100
```

# Example: Creating a 100-byte zeroed block of memory using the GNU syntax .org directive

```
// GNU syntax implementation
start_address:
.org start address + 0x100
```



If label arithmetic is not required, you can use the GNU assembly .space directive instead of the .org directive. However, Arm recommends using the .org directive wherever possible.

#### Example: Write a vector table in armasm syntax

| Vectors   | LDR PC,<br>LDR PC,<br>LDR PC,<br>LDR PC,<br>B.<br>LDR PC, | Reset_Addr<br>Undefined_Addr<br>SVC_Addr<br>Prefetch_Addr<br>Abort_Addr<br>; Reserved vector<br>IRQ_Addr<br>FIQ_Addr |
|---|---|--|
| Undefined_Addr<br>SVC_Addr<br>Prefetch_Addr<br>Abort_Addr | DCD<br>DCD<br>DCD<br>DCD<br>DCD<br>DCD<br>DCD             | Reset Handler<br>Undefined Handler<br>SVC Handler<br>Prefetch Handler<br>Abort Handler<br>IRQ Handler<br>FIQ Handler |

## Example: Rewrite a vector table in GNU syntax

Vectors:

ldr pc, Reset Addr

```
ldr pc, Undefined Addr
                  ldr pc, SVC_Addr
                  ldr pc, Prefetch_Addr
ldr pc, Abort_Addr
                  b.
                                                // Reserved vector
                  ldr pc, IRQ_Addr
ldr pc, FIQ_Addr
                  .balign 4
Reset Addr:
                  .word Reset Handler
Undefined Addr:
                  .word Undefined Handler
SVC Addr:
                  .word SVC_Handler
Prefetch Addr:
                  .word Prefetch Handler
Abort Addr:
                  .word Abort Handler
IRQ Addr:
                  .word IRQ Handler
FIQ Addr:
                  word FIQ Handler
```

## Related information

GNU Binutils - Using as: .byte

# 6.17 Instruction set directives

Instruction set directives instruct the assembler to interpret subsequent instructions as either A32 or T32 instructions.

The following table shows how to translate armasm syntax instruction set directives to GNU syntax directives:

#### Table 6-6: Instruction set directives translation

| armasm syntax directive | GNU syntax directive | Description  |  |
|-------------------------|----------------------|--|--|
| ARM or CODE32           |                      | Interpret subsequent instructions as A32 instructions. |  |
| THUMB or CODE16         | .thumb or .code 16   | Interpret subsequent instructions as T32 instructions. |  |

## **Related information**

GNU Binutils - Using as: ARM Machine Directives

# 6.18 Miscellaneous directives

Miscellaneous directives perform a range of different functions.



This topic includes descriptions of [COMMUNITY] features. See Support level definitions.

The following table shows how to translate armasm syntax miscellaneous directives to GNU syntax directives:

#### Table 6-7: Miscellaneous directives translation

| armasm syntax directive | GNU syntax directive | Description  |
|-------------------------|----------------------|--|
| foo EQU 0x1C            | .equ foo, 0x1C       | Assigns a value to a symbol. Note the rearrangement of operands.   |
|                         |                      | .equ is a synonym for .set.  |
| EXPORT StartHere        | .global StartHere    | Declares a symbol that can be used by the linker (that is, a symbol that is visible to the linker).  |
| GLOBAL StartHere        |                      | armasm automatically determines the types of<br>exported symbols. However, by default armclang<br>declares symbols as the %object type. For a<br>function call or function address you must specify<br>the %function type using the .type directive, for<br>example: |
|                         |                      | .type StartHere, %function   |
|                         |                      | For more information, see Type directive.  |
|                         |                      | If the symbol type is incorrect, the linker outputs warnings of the form:  |
|                         |                      | Warning: L6437W: Relocation #RELA:1<br>in test.o(.text) with respect to<br><symbol></symbol>   |
|                         |                      | Warning: L6318W: test.o(.text)<br>contains branch to a non-code symbol<br><symbol>.</symbol>   |
| GET file                | .include file        | Includes a file within the file being assembled.   |
| INCLUDE file            |                      |  |
| IMPORT foo              | .global foo          | Provides the assembler with a name that is not defined in the current assembly.  |
| INCBIN                  | .incbin              | Includes a file within the file being assembled. The file<br>is included verbatim. The assembler always emits a<br>\$d (data) mapping symbol for the .incbin directive.<br>[COMMUNITY]   |

| armasm syntax directive | GNU syntax directive                           | Description  |
|-------------------------|--|--|
| INFO <n>, "string"</n>  | .warning "string"                              | The INFO directive supports diagnostic generation<br>on either pass of the assembly (specified by <n>).<br/>The .warning directive does not let you specify a<br/>particular pass, because the armclang integrated<br/>assembler only performs one pass.</n>   |
| ENTRY                   | armlinkentry= <location></location>            | The ENTRY directive declares an entry point in an<br>armasm legacy assembler file. armclang does<br>not provide an equivalent directive. Use either the<br>armclang option -e or the armlink option<br>entry= <location> to specify the initial entry point<br/>directly to the linker. If you need additional entry<br/>points in other objects, then use the armlink option<br/>keep=<section_id> to identify them. This<br/>option ensures the sections for the additional entry<br/>points are not removed by unused section elimination.</section_id></location>                            |
| END                     | .end   | Marks the end of the assembly file.  |
| PRESERVE8               | .eabi_attribute Tag_<br>ABI_align_preserved, 1 | Emits a build attribute which guarantees that the functions in the file preserve 8-byte stack alignment.   |
|                         |  | Note:<br>For armasm syntax assembly language source files,<br>even if you do not specify the PRESERVE8 directive,<br>armasm automatically emits the build attribute if all<br>functions in the file preserve 8-byte stack alignment.<br>For GNU syntax assembly language source files,<br>the armclang integrated assembler does not<br>automatically emit this build attribute. Therefore you<br>must manually inspect and ensure that all functions<br>in your GNU syntax assembly language source file<br>preserve 8-byte stack alignment and then manually<br>add the directive to the file. |

## **Related information**

-e

- --entry=location
- --keep=section\_id (armlink)
- GNU Binutils Using as: .type

# 6.19 Symbol definition directives

In armasm, symbol definition directives declare and set arithmetic, logical, or string variables. In the GNU assembler syntax, these directives define ELF symbols. There are no direct GNU syntax equivalents for armasm variables.

The following table shows how to translate armasm syntax symbol definition directives to GNU syntax directives:



This list only contains examples of common symbol definition directives. It is not exhaustive.

#### Table 6-8: Symbol definition directives translation

| armasm syntax directive | GNU syntax directive   | Description  |
|-------------------------|------------------------|--|
| foo RN 11               | foo .req r11           | Define an alias foo for register R11.  |
| foo QN q5.I32           | foo .req q5            | Define an I32-typed alias foo for the quad-precision register Q5.  |
| VADD foo, foo, foo      | VADD.I32 foo, foo, foo | When using the armasm syntax, you can specify a typed alias for quad-precision registers. The example defines an I32-typed alias foo for the quad-precision register Q5.<br>When using GNU syntax, you must specify the type on the instruction rather than on the register. The example specifies the I32 type on the VADD instruction.                       |
| foo DN d2.I32           | foo .req d2            | Define an I32-typed alias foo for the double-<br>precision register D2.  |
| VADD foo, foo, foo      | VADD.I32 foo, foo, foo | When using the armasm syntax, you can specify<br>a typed alias for double-precision registers. The<br>example defines an I32-typed alias foo for the<br>double-precision register D2.<br>When using GNU syntax, you must specify the<br>type on the instruction rather than on the register.<br>The example specifies the I32 type on the VADD<br>instruction. |

## **Related information**

GNU Binutils - Using as: ARM Machine Directives

# 6.20 Migration of armasm macros to integrated assembler macros

The armclang integrated assembler provides similar macro features to those provided by armasm. The macro syntax is based on GNU assembler macro syntax.

Additional information about macro features is available:

- The Arm Compiler for Embedded FuSa Reference Guide provides more detail about the macro directives supported, and examples of using macros.
- The GNU Binutils Using as document provides more detail about GNU assembly macro directives.

## Macro directive features

The following table describes the most common armasm macro directive features, and shows the equivalent features for the armclang integrated assembler.

| armasm feature  | armclang integrated assembler feature  | Description  |
|---|--|--|
| MACRO,  | .macro,  | Directives to mark the start and end of the definition of a macro.   |
| MEND directives   | .endm directives   |  |
| {\$label} macro parameter   | Use a normal macro parameter.  | Optionally define an internal label to use within the macro.   |
| {\$cond} macro parameter  | Use a normal macro parameter.  | Optionally define a condition code to use within the macro.  |
| {\$parameter{,\$parameter}}<br>custom macro parameter specification | <pre>{parameter{:type}{,parameter{:type}}} custom macro parameter and parameter type specification</pre> | <ul> <li>With armasm, any number of custom<br/>macro parameters can be defined.</li> <li>Unspecified parameters are substituted<br/>with an empty string.</li> <li>With the armclang integrated<br/>assembler, the custom macro<br/>parameters can optionally have a<br/>parameter type type. This can be<br/>either req or vararg. Unspecified<br/>parameters are substituted with an<br/>empty string.</li> </ul>        |
|   |  | The req type specifies a required<br>parameter. The assembler generates<br>an error when instantiating a macro if<br>a required parameter is missing and a<br>default value is not available.<br>The vararg type collects all remaining<br>parameters as one parameter. It can<br>only be used as the last parameter<br>within the list of parameters for a given<br>macro. Only one vararg parameter<br>can be specified. |
| MEXIT directive   | .exitm directive   | Exit early from a macro definition.  |

| armasm feature                        | armclang integrated assembler feature | Description   |
|---------------------------------------|---------------------------------------|---|
| IF,                                   | .if family of directives,             | The directives allow conditional assembly of instructions.  |
| ELSE,                                 | and the .else,                        | With armasm, the conditional assembly   |
| ELIF,                                 | .elseif,                              | directives use a logical expression that evaluates to either TRUE or FALSE as   |
| ENDIF conditional assembly directives | .endif directives                     | their controlling expression.   |
|                                       |                                       | With the armclang integrated<br>assembler, multiple variants of the<br>GNU assembly .if directive are<br>available, referred to as the .if family<br>of directives.   |
|                                       |                                       | For the .if and .elseif directives,<br>the controlling expression is a logical<br>expression that evaluates to either<br>TRUE or FALSE.   |
|                                       |                                       | For other directives in the .if family<br>of directives, the controlling expression<br>is an implicit part of the directive used,<br>and varies for each such directive.  |
| WHILE,                                | .rept,                                | The directives allow a sequence<br>of instructions or directives to be  |
| WEND directives                       | .endr directives                      | assembled repeatedly.<br>With armasm, the WHILE directive uses  |
|                                       |                                       | a logical expression that evaluates to<br>either TRUE or FALSE as its controlling   |
|                                       |                                       | expression. The sequence enclosed between a WHILE and WEND directive  |
|                                       |                                       | pair is assembled until the logical expression evaluates to FALSE.  |
|                                       |                                       | With the armclang integrated<br>assembler, the GNU assembly .rept<br>directive takes a fixed number of<br>repetitions as a parameter. The<br>sequence enclosed between a .rept<br>and .endr directive pair is assembled<br>the specified fixed number of times. |
|                                       |                                       | To replicate the effect of using a logical<br>expression to repeatedly assemble a<br>code sequence, the .rept directive<br>can be used within a macro. See the<br>example provided later in this section.   |

| armasm feature   | armclang integrated assembler feature                                       | Description  |
|------------------|---|--|
| ASSERT directive | Use a combination of the .if family of directives and the .error directive. | With armasm, the ASSERT directive<br>generates an error message during<br>assembly if a given assertion is false.<br>A logical expression that evaluates to<br>TRUE or FALSE is used as the assertion.<br>With the armclang integrated<br>assembler, this functionality can be<br>achieved by using a GNU assembly<br>directive from the .if family of<br>directives to conditionally display an<br>error message during assembly using<br>the GNU assembly .error directive.<br>Macros can be created to simplify this<br>process. See the example provided later<br>in this section. |

#### Notable differences between armasm macro syntax and GNU macro syntax

The following syntax restrictions apply to GNU macro syntax in addition to the differences due to macro directives:

- In armasm macro syntax, using the pipe character \| as the parameter value when instantiating a macro selects the default value of the parameter. In GNU macro syntax, leaving the parameter value empty when instantiating a macro selects the default value of the parameter. If a default value is not specified in the macro definition, an empty string is used.
- In armasm macro syntax, a dot can be used between a parameter and subsequent text, or another parameter, if a space is not required in the expansion. In GNU macro syntax, a set of parentheses () can be used between a parameter and subsequent text, if a space is not required in the expansion. There is no need to separate a parameter from another subsequent parameter.
- Although the integrated assembler is case-insensitive to register names, the GNU assembly .ifc directive always performs a case-sensitive comparison. Manually check that the register names use the same case-sense when comparing them using the directive.

# Migration of macro examples provided in the Arm Compiler for Embedded FuSa Reference Guide

#### NOT EQUALS assertion - armasm syntax implementation:

ASSERT arg1 <> arg2

NOT EQUALS assertion - GNU syntax implementation:

```
/* Helper macro to replicate ASSERT <> directive
  functionality from armasm.
  Displays error if NE assertion fails. */
.macro assertNE argl:req, arg2:req, message:req
.ifc \arg1, \arg2
  .error "\message"
.endif
.endif
.endm
```

#### Unsigned integer division macro - armasm syntax implementation

The macro takes the following parameters:

#### \$Bot

The register that holds the divisor.

#### \$Тор

The register that holds the dividend before the instructions are executed. After the instructions are executed, it holds the remainder.

#### \$Div

The register where the quotient of the division is placed. It can be NULL ("") if only the remainder is required.

#### \$Temp

A temporary register used during the calculation.

```
MACRO
$Lab
         DivMod $Div,$Top,$Bot,$Temp
         ASSERT $Top <> $Bot ; Produce an error message if the
ASSERT $Top <> $Temp ; registers supplied are
ASSERT $Bot <> $Temp ; not all different
IF "SDiv" <> ""
                  "$Div" <> ""
         ΤF
             ASSERT $Div <> $Top ; These three only matter if $Div
ASSERT $Div <> $Bot ; is not null ("")
ASSERT $Div <> $Temp ;
         ENDIF
$Lab
         MOV
                   $Temp, $Bot
                                                  ; Put divisor in $Temp
                  $Temp, $Dot; Put divisor in$Temp, $Top, LSR #1; double it until$Temp, $Temp, LSL #1; 2 * $Temp > $To
         CMP
90
         MOVLS
                                                 ; 2 * $Temp > $Top
         CMP
                   $Temp, $Top, LSR #1
                                                  ; The b means search backwards
         BLS
                  %b90
                   "$Div" <> ""
         ΤF
                                                  ; Omit next instruction if $Div
                                                  ; is null
                                                  ; Initialize quotient
                       $Div, #0
             MOV
         ENDIF
                  $Top, $Top,$Temp
"$Div" <> ""
                                                  ; Can we subtract $Temp?
91
         CMP
         SUBCS
                                                  ; If we can, do so
         ΤF
                                                  ; Omit next instruction if $Div
                                                  ; is null
                       $Div, $Div, $Div
              ADC
                                                  ; Double $Div
         ENDIF
                   $Temp, $Temp, LSR #1
         MOV
                                                 ; Halve $Temp,
                   $Temp, $Bot
                                                  ; and loop until
         CMP
         BHS
                   %b91
                                                  ; less than divisor
         MEND
```

#### Unsigned integer division macro - GNU syntax implementation

The macro takes the following parameters:

#### Lab

A label to mark the start of the code. This parameter is required.

#### BotRegNum

The register number for the register that holds the divisor. This parameter is required.

#### TopRegNum

The register number for the register that holds the dividend before the instructions are executed. After the instructions are executed, it holds the remainder. This parameter is required.

#### DivRegNum

The register number for the register where the quotient of the division is placed. It can be NULL ("") if only the remainder is required. This parameter is optional.

#### TempRegNum

The register number for a temporary register used during the calculation. This parameter is required.

```
.macro DivMod Lab:req, DivRegNum, TopRegNum:req, BotRegNum:req,
TempRegNum: req
   assertNE \TopRegNum, \BotRegNum, "Top and Bottom cannot be the same
register"
   assertNE \TopRegNum, \TempRegNum, "Top and Temp cannot be the same
register"
   assertNE \BotRegNum, \TempRegNum, "Bottom and Temp cannot be the same
register"
    .ifnb \DivRegNum
       assertNE \DivRegNum, \TopRegNum, "Div and Top cannot be the same
register"
       assertNE \DivRegNum, \BotRegNum, "Div and Bottom cannot be the same
register"
       assertNE \DivReqNum, \TempReqNum, "Div and Temp cannot be the same
register"
    .endif
\Lab•
   mov
           r\TempRegNum, r\BotRegNum
                                                // Put divisor in r\TempRegNum
           r\TempRegNum, r\TopRegNum, lsr #1 // double it until
   cmp
90:
   movls
           r\TempReqNum, r\TempReqNum, lsl #1 // 2 * r\TempReqNum > r
\TopRegNum
   cmp
           r\TempRegNum, r\TopRegNum,
                                       lsr #1
                               // The 'b' means search backwards
   .ifnb \DivRegNum
           90b
                                // Omit next instruction if r\DivRegNum is null
       mov r\DivRegNum, #0
                               // Initialize quotient
    .endif
91:
           r\TopRegNum, r\TempRegNum
                                                    // Can we subtract r
   cmp
\TempRegNum?
   subcs r\TopRegNum, r\TopRegNum, r\TempRegNum // If we can, then do so
    .ifnb \DivRegNum
                               // Omit next instruction if r\DivRegNum is null
       adc r\DivRegNum, r\DivRegNum, r\DivRegNum // Double r\DivRegNum
    .endif
           r\TempRegNum, r\TempRegNum, lsr #1 // Halve r\TempRegNum
   mov
                                               // and loop until
// less than divisor
           r\TempRegNum, r\BotRegNum
   CMD
   bhs
           91b
    .endm
```

Notable differences from the armasm syntax implementation:

- A custom macro, assertNE, is used instead of the armasm directive ASSERT.
- Register numbers are used instead of registers as parameters. This is because the GNU assembly .ifc directive used for the assertNE assertions treats its operands as case-sensitive.
- The GNU assembly .ifnb directive is used to check if the parameter DivRegNum has been defined. In the armasm syntax implementation, the armasm directive IF is used.

#### Assembly-time diagnostics macro - armasm syntax implementation

|         |   | MACRO                            |   |   |    | ;  | Macro definition |
|---------|---|----------------------------------|---|---|----|--|------------------|
| ; macro | diagnose \$param1="default"<br>INFO 0,"\$param1"<br>MEND<br>expansion |                                  | ; | This macro produces<br>assembly-time diagnostics<br>(on second assembly pass) |    |  |                  |
|         |   | diagnose ;<br>diagnose "hello" ; | ; | Prints  | "ł | lank line at assembly-time<br>hello" at assembly-time<br>default" at assembly-time |                  |

Assembly-time diagnostics macro - GNU syntax implementation

Notable differences from the armasm syntax implementation:

- It is not possible to print a blank line at assembly-time using the GNU assembly .warning directive. Only a warning with an empty message can be printed.
- The format of the diagnostic message displayed is different between armasm and the armclang integrated assembler.

With armasm, the diagnostic messages displayed at assembly-time by the macro example are:

```
"macros_armasm.S", line 11:
"macros_armasm.S", line 12: hello
"macros_armasm.S", line 13: default
```

With the armclang integrated assembler, the diagnostic messages displayed at assembly-time by the macro example are:

```
<instantiation>:1:1: warning:
.warning ""
^
macros_armclang.S:11:5: note: while in macro instantiation
diagnose ""
^
<instantiation>:1:1: warning: hello
.warning "hello"
^
macros_armclang.S:13:5: note: while in macro instantiation
diagnose "hello"
^
<instantiation>:1:1: warning: default
.warning "default"
^
macros_armclang.S:14:5: note: while in macro instantiation
diagnose
```

Copyright © 2024 Arm Limited (or its affiliates). All rights reserved. Non-Confidential

#### Conditional loop macro - armasm syntax implementation

The macro takes the following parameters:

#### \$counter

The assembly-time variable for the loop counter. This parameter is required. The {*\$label*} parameter for the MACRO directive has been used for this parameter. If a normal macro parameter is used, the parameter cannot be instantiated as a label.

\$N

The maximum number of iterations for the loop. This parameter is required.

#### \$decr

The loop decrement value. This parameter is optional.

#### do

The text to which \$counter is appended in each iteration of the loop. This parameter is required.

```
MACRO
   ASSERT "$counter" <> "" ; check that $counter has been
$counter
                                       ; specified
   ASSERT "$N" <> ""
                                       ; check that $N has been specified
   ASSERT "$do" <> ""
                                       ; check that $do has been
                                        ; specified
   GBLA
                                       ; create new local variable
           $counter
                                       ; $counter
$counter
          SETA $N
                                       ; initialize $counter
   WHILE $counter > 0
                                       ; loop while $counter > 0
           $do$counter
                                       ; assemble in each iteration
                                       ; of the loop
$counter
          SETA $counter-$decr
                                       ; decrement the counter by $decr
   WEND
   MEND
; macro instantiation
   AREA
          WhileLoopMacro,CODE
   THUMB
           WhileLoop 10, 2, "mov r0, #"
counter
   END
```

#### Conditional loop macro - GNU syntax implementation

The macro takes the following parameters:

#### counter

The assembly-time variable for the loop counter. This parameter is required.

N

The maximum number of iterations for the loop. This parameter is required.

#### decr

The loop decrement value. This parameter is optional.

do

The text to which \counter is appended in each iteration of the loop. This parameter is required.

```
/* Macro that inserts the \counter value
  at the end of all \do varargs,
  up to N times. */
.macro WhileLoop, counter:req, N:req, decr=1, do:vararg
.set \counter, \N // initialise the variable \counter to 0
.rept \N // loop up to \N times
.ifgt \counter // loop up to \N times
.ifgt \counter // assemble only if \counter is greater than zero
  \do\counter
  .set \counter, \counter-\decr // decrement the counter by \decr
.endif
.endr
.endm
/ macro instantiation
.section "WhileLoopMacro", "ax"
WhileLoop counter, 10, 2, mov r0, #
```



The order in which the GNU assembly .ifgt, .endif, .rept, and .endr directives are used is important. Including the .endr directive as a statement within the .ifgt ... .endif structure produces an error. Similarly, placing the .endif directive outside the .rept ... .endr structure produces an error.

The macro expansion produces the following code:

mov r0, #0xa
mov r0, #8
mov r0, #6
mov r0, #4
mov r0, #2

Notable differences from the armasm syntax implementation:

- In the armasm syntax implementation, the ASSERT directive is used to raise an error if a required parameter is missing. In the GNU syntax implementation, this can be achieved by using the parameter type req for required parameters in the macro definition.
- In the armasm syntax implementation, the macro instantiation uses a string as the value to the \$do parameter. The quotes are implicitly removed at assembly-time. Quotes are required as the parameter value contains spaces. In the GNU syntax implementation, this is achieved using the parameter type vararg for the \do parameter in the macro definition.
- In the GNU syntax implementation, the .rept ... .endr structure is always evaluated \n times at assembly-time. This is because the .ifgt ... .endif structure must be placed within the .rept ... .endr structure. In the armasm syntax implementation, the wHILE...WEND structure is only evaluated the required number of times at assembly-time based on the controlling expression of the WHILE directive.

## **Related information**

GNU Binutils - Using as: .error

# 7. Changes Between Different Versions of Arm Compiler for Embedded FuSa 6

A description of the changes that affect migration and compatibility between different versions of Arm<sup>®</sup> Compiler for Embedded FuSa 6.

• Arm does not guarantee the compatibility of C++ compilation units compiled with different major or minor versions of Arm Compiler for Embedded FuSa and linked into a single image. Therefore, Arm recommends that you always build your C++ code from source with a single version of the toolchain.



You can mix C++ with C code or C libraries.

• All C++ compilation units that are to be linked into a single image must be compiled with the same version of the C++ standard library ABI. If the ABI version changes between Arm Compiler for Embedded FuSa releases, then you must recompile your object files.

If you are unable to recompile some of your object files, then contact Arm Support at https://developer.arm.com/support.



The documentation changes for Arm Compiler for Embedded FuSa 6.22.1 releases are listed in an appendix for each document.

# 7.1 Documentation changes between Arm Compiler for Embedded FuSa releases

Each document contains a list of technical changes that have been made to the Arm<sup>®</sup> Compiler for Embedded FuSa 6.22.1 documentation.

The following appendixes list these changes:

- Arm Compiler for Embedded FuSa User Guide Changes.
- Arm Compiler for Embedded FuSa Reference Guide Changes.
- Arm Compiler for Embedded FuSa Migration and Compatibility Guide Changes.
- Arm Compiler for Embedded FuSa Arm C and C++ Libraries and Floating-Point Support User Guide Changes.
- Arm Compiler for Embedded FuSa Errors and Warnings Reference Guide Changes.

# 7.2 Summary of changes between Arm Compiler for Embedded FuSa 6.16 LTS and Arm Compiler for Embedded FuSa 6.22.1 LTS

A summary of the changes between Arm<sup>®</sup> Compiler for Embedded FuSa 6.16 LTS and Arm Compiler for Embedded FuSa 6.22.1 LTS.



This topic includes descriptions of [ALPHA] and [BETA] features. See Support level definitions.

### Architecture and optional extension changes

### Architectures supported

- Armv8.8-A [ALPHA]
- Armv8.9-A
- Armv9-A
- Armv9.1-A
- Armv9.2-A
- Armv9.3-A
- Armv9.4-A
- Armv9.5-A
- Added support for Armv8-R AArch64 with and without hardware floating-point. Implementations without hardware floating-point are supported only in C language mode.
- The Cortex<sup>®</sup>-M85 processor features are fully supported.

#### Architecture extensions supported

- b16b16 is supported as [ALPHA]
- cpa is supported as [ALPHA]
- cssc
- d128
- faminmax
- fp8 is supported as [ALPHA]
- fp8dot2
- fp8dot4
- fp8fma
- hbc

- ite
- lse128
- lut
- mops
- pactbi
- pauth-lr is supported as [BETA]
- pmuv3
- predres2
- rasv2
- rcpc3
- Realm Management Extension (RME) [ALPHA]
- Scalable Matrix Extension (SME) [ALPHA]
- sme-fp8f16
- sme-fp8f32
- sve2
- sve2p1 is supported as [ALPHA]
- the
- tlbiw is supported as [BETA]

For more information, see:

- -march
- -mcpu
- Predefined macros

#### Security features

The following security features are now supported:

- Return address signing hardening
- Straight-Line Speculation (SLS) hardening
- Stack tagging is now fully supported.
- Added a topic on memory-safety best practices. See Memory-safety best practices for more information.

#### Command-line option support

#### armclang options:

- -faggressive-jump-threading and -mrestrict-it options:
  - -faggressive-jump-threading, -fno-aggressive-jump-threading

- -mrestrict-it, -fno-restrict-it
- -faligned-new
- -fcomplete-member-pointers
- -feliminate-unused-debug-types and -fno-eliminate-unused-debug-types are supported as [COMMUNITY] features.
- -ffp-contract
- -ffreestanding
- -foptimize-sibling-calls and -fno-optimize-sibling-calls
- -fsanitize and -fno-sanitize
- -fsanitize=memtag-heap and -fsanitize=memtag-stack
- -fsanitize-ignorelist=<ignorelistfile> and -fno-sanitize-ignorelist
- -fsanitize-minimal-runtime
- -fsanitize-recover and -fno-sanitize-recover
- -fsanitize-trap=<option>
- -fstack-usage
- -isystem
- -mabi
- -mdefault-build-attributes and -mno-default-build-attributes
- Compiling with -mexecute-only always generates an empty .text section that is readonly.
- -mframe-chain
- -mtune is supported as a [COMMUNITY] feature.
- -mpure-code is supported as an alias for -mexecute-only.
- -mglobal-merge and -mno-global-merge
- -mharden-sls
- -mharden-pac-ret
- -nobuiltininc
- -Wformat=<n>
- --verbose
- *Scalable Vector Extension* (SVE) auto-vectorization is supported, but without SVE optimized libraries:
  - -fvectorize, -fno-vectorize
  - - <del>|</del>
- The following armclang options are supported for the \_\_attribute\_\_((target("<options>"))) function attribute:

- harden-pac-ret=none
- harden-pac-ret=load-return-address

#### armlink Options:

- --check\_pac\_mismatch and --info=pac
- --mcmodel=large is now fully supported.
- --elf-output-format, --scatterload-enabled, and --no-scatterload-enabled
- --require-bti and --info=bti options, and there is a change in behavior when linking BTI with non-BTI user objects:
  - --info=topic (armlink)
  - -- library security=protection
  - --require-bti

For more information, see:

- armclang Command-line Options
- armlink Command-line Options

#### armclang attributes, pragmas, and predefined macros

#### Attributes supported

- \_\_attribute\_\_((no\_sanitize("<option>")))
- \_\_attribute\_\_((optnone)) function attribute
- \_\_attribute\_\_((target("arm"|"thumb"))) function attribute

#### **Pragmas supported**

- #pragma import(\_\_use\_two\_region\_memory)
- #pragma message is supported
- #pragma STDC FP\_CONTRACT
- The relro option is now supported for #pragma clang section.

#### Predefined macros supported

• \_\_\_ARM\_FEATURE\_MOPS

#### For more information, see:

- Compiler-specific Function, Variable, and Type Attributes
- Compiler-specific Pragmas
- Predefined macros

#### Changes to default command-line options

The default C++ language standard is gnu++17.

## C and C++ standards changes

Added support for C++17.

## C and C++ Library changes

- The strnlen() library function is supported.
- The function \_\_ARM\_TPL\_condvar\_monotonic\_timedwait() is supported as [ALPHA]:
  - Condition variables [ALPHA]

### Deprecated features

The following features are deprecated:

- The armasm legacy assembler.
- The \_sys\_tmpnam() function.
- The Base Platform linking model and Base Platform Application Binary Interface (BPABI).
- The following linker options:
  - --base\_platform
  - ° --bpabi
  - ° --dll
  - --pltgot=type
  - --pltgot\_opts=mode

### Other changes

The following are additional changes to Arm Compiler for Embedded FuSa:

- DWARF 5 is supported, except for fromelf disassembly.
- -fsanitize=memtag is not supported.
- The \_sys\_tmpnam2 () function is supported.
- Execute-only code is now supported on the Armv6-M architecture. However, execute-only is not supported on Armv6-M for any form of position independent code.
- You can now use the armlink option --cpu for Armv8-R AArch64 targets.
- Added documentation for the longjmp() and setjmp() functions.
- Added information for math\_errhandling in relation to the -ffp-mode command-line option.
- Added overview information for aligned and unaligned accesses. See Alignment support in Arm Compiler for Embedded FuSa 6.
- Added overview information and an example that you can build and run for *Thread Local Storage* (TLS). See Thread Local Storage.
- Added documentation on How to build for an Armv8-R AArch64 target without hardware floating-point support.

## 7.3 Summary of changes between Arm Compiler for Embedded 6.22 and Arm Compiler for Embedded FuSa 6.22.1 LTS

A summary of the changes between Arm<sup>®</sup> Compiler for Embedded 6.22 and Arm Compiler for Embedded FuSa 6.22.1 LTS.

### **Removed features**

• Licensing through the FlexNet product is no longer supported. Use the User-based licensing model instead.

# 8. Code Examples

Provides source code examples for Arm<sup>®</sup> Compiler 5 and Arm Compiler for Embedded FuSa 6.

# 8.1 Example startup code for Arm Compiler 5 project

This is an example startup code that compiles without errors using Arm<sup>®</sup> Compiler 5.

This code has been modified to demonstrate migration from Arm Compiler 5 to Arm Compiler for Embedded FuSa 6. This code requires other modifications for use in a real application.

```
// startup ac5.c:
/*
* Copyright (c) 2009-2017 ARM Limited. All rights reserved.
* SPDX-License-Identifier: Apache-2.0
* Licensed under the Apache License, Version 2.0 (the License); you may
* not use this file except in compliance with the License.
* You may obtain a copy of the License at
* www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
/*_____
 Definitions
            _____*/
#define USR_MODE 0x10 // User mode
#define FIQ_MODE 0x11 // Fast Interrupt Request mode
#define IRQ_MODE 0x12 // Interrupt Request mode
#define SVC_MODE 0x13 // Supervisor mode
#define ABT_MODE 0x17 // Abort mode
#define UND_MODE 0x18 // Undefined Instruction mode
#define SYS_MODE 0x1F // System mode
/*_____
 Internal References
                                                               _____* /
void Vectors (void) __attribute__ ((section("RESET")));
void Reset Handler(void);
extern int printf(const char *format, ...);
  declspec(noreturn) void main (void)
    enable irq();
  printf("Starting main\n");
 while(1);
#pragma import ( use no semihosting)
/*_____
 Exception / Interrupt Handler
                        _____
                                         ----*/
void Undef_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
```

Copyright © 2024 Arm Limited (or its affiliates). All rights reserved. Non-Confidential

```
void SVC_Handler (void) __attribute_ ((weak, alias("Default Handler")));
void PAbt_Handler (void) __attribute_ ((weak, alias("Default Handler")));
void DAbt_Handler (void) __attribute_ ((weak, alias("Default Handler")));
void IRQ_Handler (void) __attribute_ ((weak, alias("Default Handler")));
void FIQ_Handler (void) __attribute_ ((weak, alias("Default Handler")));
                                                           _____
  Exception / Interrupt Vector Table
                                                             ----*/
__asm void Vectors(void) {
   IMPORT Undef Handler
   IMPORT SVC Handler
   IMPORT PAbt Handler
IMPORT DAbt Handler
IMPORT IRQ Handler
   IMPORT FIQ_Handler
              PC, =Reset_Handler
PC, =Undef_Handler
   LDR
   LDR
   LDR
               PC, =SVC_Handler
              PC, =PAbt_Handler
PC, =DAbt_Handler
   LDR
   LDR
   NOP
            PC, =IRQ Handler
   LDR
             PC, =FIQ Handler
   LDR
}
/*--
   Reset Handler called on controller reset
                                                                      ._____* /
  asm void Reset Handler(void) {
   // Mask interrupts
   CPSID if
    // Put any cores other than 0 to sleep
            p15, 0, R0, c0, c0, 5 // Read MPIDR
R0, R0, #3
   MRC
   ANDS
goToSleep
   WFINE
   BNE
                goToSleep
   // Reset SCTLR Settings

      p15, 0, R0, c1, c0, 0
      // Read CP15 System Control register

      R0, R0, #(0x1 << 12)</td>
      // Clear I bit 12 to disable I Cache

      R0, R0, #(0x1 << 2)</td>
      // Clear C bit 2 to disable D Cache

   MRC
                                                              // Clear I bit 12 to disable I Cache
// Clear C bit 2 to disable D Cache
// Clear M bit 0 to disable MMU
   BIC
   BIC
                R0, R0, #0x1
   BIC
                                                              // Clear Z bit 11 to disable branch prediction
// Clear V bit 13 to disable hivecs
// Write value back to CP15 System Control
                R0, R0, #(0x1 << 11)
R0, R0, #(0x1 << 13)
p15, 0, R0, c1, c0, 0
   BIC
   BIC
   MCR
  register
   ISB
    // Configure ACTLR
            p15, 0, r0, c1, c0, 1// Read CP15 Auxiliary Control Registerr0, r0, #(1 << 1)</td>// Enable L2 prefetch hint (UNK/WI since r4p1)p15, 0, r0, c1, c0, 1// Write CP15 Auxiliary Control Register
   MRC
   ORR
   MCR
   // Set Vector Base Address Register (VBAR) to point to this application's vector
  table
   LDR
               R0, =Vectors
               p15, 0, R0, c12, c0, 0
   MCR
   // Setup Stack for each exceptional mode
   IMPORT |Image$$FIQ_STACK$$ZI$$Limit|
IMPORT |Image$$IRQ_STACK$$ZI$$Limit|
IMPORT |Image$$SVC_STACK$$ZI$$Limit|
   IMPORT |Image$$ABT_STACK$$ZI$$Limit|
IMPORT |Image$$ABT_STACK$$ZI$$Limit|
IMPORT |Image$$ARM_LIB_STACK$$ZI$$Limit|
   CPS
               #0x11
               SP, =|Image$$FIQ STACK$$ZI$$Limit|
   LDR
```

Copyright © 2024 Arm Limited (or its affiliates). All rights reserved. Non-Confidential

```
#0x12
 CPS
        SP, =|Image$$IRQ STACK$$ZI$$Limit|
 LDR
        #0x13
 CPS
        SP, =|Image$$SVC_STACK$$ZI$$Limit|
#0x17
 LDR
 CPS
        SP, =|Image$$ABT STACK$$ZI$$Limit|
 LDR
        #0x1B
 CPS
        SP, =|Image$$UND STACK$$ZI$$Limit|
 LDR
        #0x1F
 CPS
 LDR
       SP, =|Image$$ARM LIB STACK$$ZI$$Limit|
  // Call SystemInit
 IMPORT SystemInit
       SystemInit
 BL
  // Unmask interrupts
 CPSIE if
  // Call main
  IMPORT main
 BL
       main
}
/*----
 Default Handler for Exceptions / Interrupts
                                                   -----*/
void Default Handler(void) {
   while(1);
}
```

### **Related information**

Apache License on page 120

# 8.2 Example startup code for Arm Compiler for Embedded FuSa 6 project

This is an example startup code that compiles without errors using Arm<sup>®</sup> Compiler for Embedded FuSa 6.

This code has been modified to demonstrate migration from Arm Compiler 5 to Arm Compiler for Embedded FuSa 6. This code requires other modifications for use in a real application.

```
// startup_ac6.c:
/*
* Copyright (c) 2009-2017 ARM Limited. All rights reserved.
*
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the License); you may
* not use this file except in compliance with the License.
* You may obtain a copy of the License at
* www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
```

\* See the License for the specific language governing permissions and \* limitations under the License. \*/ /\*---Definitions -----\* / \_\_\_\_\_ #define USR\_MODE 0x10 // User mode #define FIQ\_MODE 0x11 // Fast Interrupt Request mode #define IRQ\_MODE 0x12 // Interrupt Request mode #define SVC\_MODE 0x13 // Supervisor mode #define ABT\_MODE 0x17 // Abort mode #define UND\_MODE 0x18 // Undefined Instruction mode #define SYS\_MODE 0x1F // System mode /\*-----------Internal References \*\_\_\_\_\_\*/ void Vectors (void) \_\_attribute\_\_ ((naked, section("RESET"))); void Reset\_Handler (void) \_\_attribute\_\_ ((naked)); extern int printf(const char \*format, ...); declspec(noreturn) int main (void) { \_\_asm("CPSIE i"); printf("Starting main\n"); while(1) \_\_asm volatile(""); } \_asm(".global \_\_use\_no\_semihosting"); /\*-----Exception / Interrupt Handler \_\_\_\_\* / \_\_\_\_\_ void Undef\_Handler (void) \_\_attribute\_\_ ((weak, alias("Default\_Handler"))); void SVC Handler (void) \_\_attribute\_\_ ((weak, alias("Default\_Handler"))); void PAbt\_Handler (void) \_\_attribute\_\_ ((weak, alias("Default\_Handler"))); void DAbt\_Handler (void) \_\_attribute\_\_ ((weak, alias("Default\_Handler"))); void IRQ\_Handler (void) \_\_attribute\_\_ ((weak, alias("Default\_Handler"))); void FIQ\_Handler (void) \_\_attribute\_\_ ((weak, alias("Default\_Handler"))); /\*-----Exception / Interrupt Vector Table \_\_\_\_\_\* void Vectors(void) { asm volatile( "LDR PC, =Reset Handler "LDR PC, =Undef Handler \n" \n" \n" "LDR PC, =SVC Handler PC, =PAbt Handler \n" "LDR \n" "LDR PC, =DAbt Handler "NOP \n" "LDR \n" PC, =IRQ\_Handler "LDR PC, =FIQ\_Handler \n" ); } /\*\_\_\_\_\_ Reset Handler called on controller reset void Reset Handler(void) { \_\_asm volatile( // Mask interrupts "CPSID if \n" // Put any cores other than 0 to sleep "MRC p15, 0, R0, c0, c0, 5 "ANDS R0, R0, #3 \n" // Read MPIDR \n" \n" "goToSleep: \n" "WFINE "BNE goToSleep \n"

> Copyright © 2024 Arm Limited (or its affiliates). All rights reserved. Non-Confidential

// Reset SCTLR Settings "MRC p15, 0, R0, c1, c0, 0 \n" // Read CP15 System Control register "BIC \n" // Clear I bit 12 to disable RO, RO, #(0x1 << 12) I Cache "BIC R0, R0, #(0x1 << 2)\n" // Clear C bit 2 to disable D Cache "BIC R0, R0, #0x1 \n" // Clear M bit 0 to disable MMU "BIC RO, RO, #(0x1 << 11)\n" // Clear Z bit 11 to disable branch prediction R0, R0, #(0x1 << 13) "BIC \n" // Clear V bit 13 to disable hivecs "MCR \n" // Write value back to CP15 p15, 0, R0, c1, c0, 0 System Control register "ISB \n" // Configure ACTLR "MRC \n" // Read CP15 Auxiliary p15, 0, r0, c1, c0, 1 Control Register "ORR r0, r0, #(1 << 1) \n" // Enable L2 prefetch hint (UNK/WI since r4p1) "MCR p15, 0, r0, c1, c0, 1 \n" // Write CP15 Auxiliary Control Register // Set Vector Base Address Register (VBAR) to point to this application's vector table "LDR R0, =Vectors \n" "MCR \n" p15, 0, R0, c12, c0, 0 // Setup Stack for each exceptional mode "CPS #0x11 \n" "LDR SP, =Image\$\$FIQ STACK\$\$ZI\$\$Limit \n" "CPS \n" #0x12 "LDR SP, =Image\$\$IRQ STACK\$\$ZI\$\$Limit \n" "CPS #0x13 \n" "LDR SP, =Image\$\$SVC STACK\$\$ZI\$\$Limit \n" "CPS #0x17 \n" "LDR \n" SP, =Image\$\$ABT STACK\$\$ZI\$\$Limit "CPS #0x1B \n" #UX1B SP, =Image\$\$UND\_STACK\$\$ZI\$\$Limit "LDR \n" \n" "CPS #0x1F "LDR \n" SP, =Image\$\$ARM LIB STACK\$\$ZI\$\$Limit // Call SystemInit "BL \n" SystemInit // Unmask interrupts "CPSIE if \n" // Call main "BL \n" main ); } /\*----Default Handler for Exceptions / Interrupts \_\_\_\_\_\* / void Default Handler(void) { while(1); }

#### **Related information**

Apache License on page 120

# 9. Licenses

Describes the Apache license.

# 9.1 Apache License

Version 2.0, January 2004

http://www.apache.org/licenses/ TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION

1. Definitions. "License" shall mean the terms and conditions for use, reproduction, and distribution as defined by Sections 1 through 9 of this document.

"Licensor" shall mean the copyright owner or entity authorized by the copyright owner that is granting the License.

"Legal Entity" shall mean the union of the acting entity and all other entities that control, are controlled by, or are under common control with that entity. For the purposes of this definition, "control" means (i) the power, direct or indirect, to cause the direction or management of such entity, whether by contract or otherwise, or (ii) ownership of fifty percent (50%) or more of the outstanding shares, or (iii) beneficial ownership of such entity.

"You" (or "Your") shall mean an individual or Legal Entity exercising permissions granted by this License.

"Source" form shall mean the preferred form for making modifications, including but not limited to software source code, documentation source, and configuration files.

"Object" form shall mean any form resulting from mechanical transformation or translation of a Source form, including but not limited to compiled object code, generated documentation, and conversions to other media types.

"Work" shall mean the work of authorship, whether in Source or Object form, made available under the License, as indicated by a copyright notice that is included in or attached to the work (an example is provided in the Appendix below).

"Derivative Works" shall mean any work, whether in Source or Object form, that is based on (or derived from) the Work and for which the editorial revisions, annotations, elaborations, or other modifications represent, as a whole, an original work of authorship. For the purposes of this License, Derivative Works shall not include works that remain separable from, or merely link (or bind by name) to the interfaces of, the Work and Derivative Works thereof.

"Contribution" shall mean any work of authorship, including the original version of the Work and any modifications or additions to that Work or Derivative Works thereof, that is intentionally submitted to Licensor for inclusion in the Work by the copyright owner or by an individual or Legal Entity authorized to submit on behalf of the copyright owner. For the purposes of this definition, "submitted" means any form of electronic, verbal, or written communication sent to the Licensor or its representatives, including but not limited to communication on electronic mailing lists, source code control systems, and issue tracking systems that are managed by, or on behalf of, the Licensor for the purpose of discussing and improving the Work, but excluding communication that is conspicuously marked or otherwise designated in writing by the copyright owner as "Not a Contribution."

"Contributor" shall mean Licensor and any individual or Legal Entity on behalf of whom a Contribution has been received by Licensor and subsequently incorporated within the Work.

- 2. Grant of Copyright License. Subject to the terms and conditions of this License, each Contributor hereby grants to You a perpetual, worldwide, non-exclusive, no-charge, royalty-free, irrevocable copyright license to reproduce, prepare Derivative Works of, publicly display, publicly perform, sublicense, and distribute the Work and such Derivative Works in Source or Object form.
- 3. Grant of Patent License. Subject to the terms and conditions of this License, each Contributor hereby grants to You a perpetual, worldwide, non-exclusive, no-charge, royalty-free, irrevocable (except as stated in this section) patent license to make, have made, use, offer to sell, sell, import, and otherwise transfer the Work, where such license applies only to those patent claims licensable by such Contributor that are necessarily infringed by their Contribution(s) alone or by combination of their Contribution(s) with the Work to which such Contribution(s) was submitted. If You institute patent litigation against any entity (including a cross-claim or counterclaim in a lawsuit) alleging that the Work or a Contribution incorporated within the Work constitutes direct or contributory patent infringement, then any patent licenses granted to You under this License for that Work shall terminate as of the date such litigation is filed.
- 4. Redistribution. You may reproduce and distribute copies of the Work or Derivative Works thereof in any medium, with or without modifications, and in Source or Object form, provided that You meet the following conditions:
  - a. You must give any other recipients of the Work or Derivative Works a copy of this License; and
  - b. You must cause any modified files to carry prominent notices stating that You changed the files; and
  - c. You must retain, in the Source form of any Derivative Works that You distribute, all copyright, patent, trademark, and attribution notices from the Source form of the Work, excluding those notices that do not pertain to any part of the Derivative Works; and
  - d. If the Work includes a "NOTICE" text file as part of its distribution, then any Derivative Works that You distribute must include a readable copy of the attribution notices contained within such NOTICE file, excluding those notices that do not pertain to any part of the Derivative Works, in at least one of the following places: within a NOTICE text file distributed as part of the Derivative Works; within the Source form or documentation, if provided along with the Derivative Works; or, within a display generated by the Derivative Works, if and wherever such third-party notices normally appear. The contents of the NOTICE file are for informational purposes only and do not modify the License. You may add Your own attribution notices within Derivative Works, provided that such additional attribution notices cannot be construed as modifying the License. You may add Your own copyright statement to Your modifications and may provide additional or different license terms and conditions for use, reproduction, or distribution of Your modifications, or for any

such Derivative Works as a whole, provided Your use, reproduction, and distribution of the Work otherwise complies with the conditions stated in this License.

- 5. Submission of Contributions. Unless You explicitly state otherwise, any Contribution intentionally submitted for inclusion in the Work by You to the Licensor shall be under the terms and conditions of this License, without any additional terms or conditions. Notwithstanding the above, nothing herein shall supersede or modify the terms of any separate license agreement you may have executed with Licensor regarding such Contributions.
- 6. Trademarks. This License does not grant permission to use the trade names, trademarks, service marks, or product names of the Licensor, except as required for reasonable and customary use in describing the origin of the Work and reproducing the content of the NOTICE file.
- 7. Disclaimer of Warranty. Unless required by applicable law or agreed to in writing, Licensor provides the Work (and each Contributor provides its Contributions) on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied, including, without limitation, any warranties or conditions of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A PARTICULAR PURPOSE. You are solely responsible for determining the appropriateness of using or redistributing the Work and assume any risks associated with Your exercise of permissions under this License.
- 8. Limitation of Liability. In no event and under no legal theory, whether in tort (including negligence), contract, or otherwise, unless required by applicable law (such as deliberate and grossly negligent acts) or agreed to in writing, shall any Contributor be liable to You for damages, including any direct, indirect, special, incidental, or consequential damages of any character arising as a result of this License or out of the use or inability to use the Work (including but not limited to damages for loss of goodwill, work stoppage, computer failure or malfunction, or any and all other commercial damages or losses), even if such Contributor has been advised of the possibility of such damages.
- 9. Accepting Warranty or Additional Liability. While redistributing the Work or Derivative Works thereof, You may choose to offer, and charge a fee for, acceptance of support, warranty, indemnity, or other liability obligations and/or rights consistent with this License. However, in accepting such obligations, You may act only on Your own behalf and on Your sole responsibility, not on behalf of any other Contributor, and only if You agree to indemnify, defend, and hold each Contributor harmless for any liability incurred by, or claims asserted against, such Contributor by reason of your accepting any such warranty or additional liability.

#### END OF TERMS AND CONDITIONS

### APPENDIX: HOW TO APPLY THE APACHE LICENSE TO YOUR WORK

To apply the Apache License to your work, attach the following boilerplate notice, with the fields enclosed by brackets "[]" replaced with your own identifying information. (Don't include the brackets!) The text should be enclosed in the appropriate comment syntax for the file format. We also recommend that a file or class name and description of purpose be included on the same "printed page" as the copyright notice for easier identification within third-party archives.

Copyright [yyyy] [name of copyright owner] Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0 Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

# Appendix A Arm Compiler for Embedded FuSa Migration and Compatibility Guide Changes

Describes the technical changes that have been made to the Arm<sup>®</sup> Compiler for Embedded FuSa Migration and Compatibility Guide.

# A.1 Changes for the Arm Compiler for Embedded FuSa Migration and Compatibility Guide

Changes that have been made to the Arm<sup>®</sup> Compiler for Embedded FuSa Migration and Compatibility Guide are listed with the latest version first.

#### Table A-1: Changes between 6.22.1 LTS and 6.22

| Change  | Topics affected   |
|---|---|
| Removed information about FlexNet licensing and replaced with user-based licensing information.                                   | • Summary of changes between Arm Compiler for Embedded 6.22 and Arm Compiler for Embedded FuSa 6.22.1 LTS.                |
|   | Configuration and Support Information.  |
| Added a summary of the changes between Arm Compiler for<br>Embedded FuSa 6.16 LTS and Arm Compiler for Embedded FuSa<br>6.22 LTS. | • Summary of changes between Arm Compiler for Embedded<br>FuSa 6.16 LTS and Arm Compiler for Embedded FuSa 6.22.1<br>LTS. |
| Moved the topic Compiling with -mexecute-only generates an<br>empty .text section to the User Guide.                              | -   |