

# AMBA<sup>®</sup> LTI

## Protocol Specification



# AMBA LTI

## Protocol Specification

Copyright © 2020, 2021, 2023, 2024 Arm Limited or its affiliates. All rights reserved.

### Release Information

The following changes have been made to this specification:

Change history			
Date	Issue	Confidentiality	Change
7 April 2020	A	Non-Confidential	First release
21 July 2021	A.b	Non-Confidential	Terminology update
26 September 2023	B	Non-confidential	Release with support for Realm Management Extension (RME) and Memory Encryption Contexts (MEC)
01 July 2024	C	Non-Confidential	Release with support for Device Permission Table (DPT) and coherent interfaces

### Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the use or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm Limited ("Arm"). **No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.**

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether the subject matter of this document infringes any third party patents.

The content of this document is informational only. Any solutions presented herein are subject to changing conditions, information, scope, and data. This document was produced using reasonable efforts based on information available as of the date of issue of this document. The scope of information in this document may exceed that which Arm is required to provide, and such additional information is merely intended to further assist the recipient and does not represent Arm's view of the scope of its obligations. You acknowledge and agree that you possess the necessary expertise in system security and functional safety and that you shall be solely responsible for compliance with all legal, regulatory, safety and security related requirements concerning your products, notwithstanding any information or support that may be provided by Arm herein. In addition, you are responsible for any applications which are used in conjunction with any Arm technology described in this document, and to minimize risks, adequate design and operating safeguards should be provided for by you.

This document may include technical inaccuracies or typographical errors. THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, any patents, copyrights, trade secrets, trademarks, or other rights.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Reference by Arm to any third party's products or services within this document is not an express or implied approval or endorsement of the use thereof.

This document consists solely of commercial items. You shall be responsible for ensuring that any permitted use, duplication, or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of this document shall prevail.

The validity, construction and performance of this notice shall be governed by English Law.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. Please follow Arm's trademark usage guidelines at <http://www.arm.com/company/policies/trademarks>. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners.

Copyright © 2016-2018, 2020-2024 Arm Limited or its affiliates. All rights reserved.

Arm Limited. Company 02557590 registered in England.  
110 Fulbourn Road, Cambridge, England CB1 9NJ.  
PRE-21451 version 3

## AMBA SPECIFICATION LICENCE

THIS END USER LICENCE AGREEMENT ("LICENCE") IS A LEGAL AGREEMENT BETWEEN YOU (EITHER A SINGLE INDIVIDUAL, OR SINGLE LEGAL ENTITY) AND ARM LIMITED ("ARM") FOR THE USE OF ARM'S INTELLECTUAL PROPERTY (INCLUDING, WITHOUT LIMITATION, ANY COPYRIGHT) IN THE RELEVANT AMBA SPECIFICATION ACCOMPANYING THIS LICENCE. ARM LICENSES THE RELEVANT AMBA SPECIFICATION TO YOU ON CONDITION THAT YOU ACCEPT ALL OF THE TERMS IN THIS LICENCE. BY CLICKING "I AGREE" OR OTHERWISE USING OR COPYING THE RELEVANT AMBA SPECIFICATION YOU INDICATE THAT YOU AGREE TO BE BOUND BY ALL THE TERMS OF THIS LICENCE.

"LICENSEE" means You and your Subsidiaries.

"Subsidiary" means, if You are a single entity, any company the majority of whose voting shares is now or hereafter owned or controlled, directly or indirectly, by You. A company shall be a Subsidiary only for the period during which such control exists.

1. Subject to the provisions of Clauses 2, 3 and 4, Arm hereby grants to LICENSEE a perpetual, non-exclusive, non-transferable, royalty free, worldwide licence to:
  - (i) use and copy the relevant AMBA Specification for the purpose of developing and having developed products that comply with the relevant AMBA Specification;
  - (ii) manufacture and have manufactured products which either: (a) have been created by or for LICENSEE under the licence granted in Clause 1(i); or (b) incorporate a product(s) which has been created by a third party(s) under a licence granted by Arm in Clause 1(i) of such third party's AMBA Specification Licence; and
  - (iii) offer to sell, sell, supply or otherwise distribute products which have either been (a) created by or for LICENSEE under the licence granted in Clause 1(i); or (b) manufactured by or for LICENSEE under the licence granted in Clause 1(ii).
2. LICENSEE hereby agrees that the licence granted in Clause 1 is subject to the following restrictions:
  - (i) where a product created under Clause 1(i) is an integrated circuit which includes a CPU then either: (a) such CPU shall only be manufactured under licence from Arm; or (b) such CPU is neither substantially compliant with nor marketed as being compliant with the Arm instruction sets licensed by Arm from time to time;
  - (ii) the licences granted in Clause 1(iii) shall not extend to any portion or function of a product that is not itself compliant with part of the relevant AMBA Specification; and
  - (iii) no right is granted to LICENSEE to sublicense the rights granted to LICENSEE under this Agreement.
3. Except as specifically licensed in accordance with Clause 1, LICENSEE acquires no right, title or interest in any Arm technology or any intellectual property embodied therein. In no event shall the licences granted in accordance with Clause 1 be construed as granting LICENSEE, expressly or by implication, estoppel or otherwise, a licence to use any Arm technology except the relevant AMBA Specification.
4. THE RELEVANT AMBA SPECIFICATION IS PROVIDED "AS IS" WITH NO REPRESENTATION OR WARRANTIES EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OF SATISFACTORY QUALITY, MERCHANTABILITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE, OR THAT ANY USE OR IMPLEMENTATION OF SUCH ARM TECHNOLOGY WILL NOT INFRINGE ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.
5. NOTWITHSTANDING ANYTHING TO THE CONTRARY CONTAINED IN THIS AGREEMENT, TO THE FULLEST EXTENT PERMITTED BY LAW, THE MAXIMUM LIABILITY OF ARM IN AGGREGATE FOR ALL CLAIMS MADE AGAINST ARM, IN CONTRACT, TORT OR OTHERWISE, IN CONNECTION WITH THE SUBJECT MATTER OF THIS AGREEMENT (INCLUDING WITHOUT LIMITATION (I) LICENSEE'S USE OF THE ARM TECHNOLOGY; AND (II) THE IMPLEMENTATION OF THE ARM TECHNOLOGY IN ANY PRODUCT CREATED BY LICENSEE UNDER THIS AGREEMENT) SHALL NOT EXCEED THE FEES PAID (IF ANY) BY LICENSEE TO ARM UNDER THIS AGREEMENT. THE EXISTENCE OF MORE THAN ONE CLAIM OR SUIT WILL NOT ENLARGE OR EXTEND THE LIMIT. LICENSEE RELEASES ARM FROM ALL OBLIGATIONS, LIABILITY, CLAIMS OR DEMANDS IN EXCESS OF THIS LIMITATION.
6. No licence, express, implied or otherwise, is granted to LICENSEE, under the provisions of Clause 1, to use the Arm tradename, or AMBA trademark in connection with the relevant AMBA Specification or any products based thereon. Nothing in Clause 1 shall be construed as authority for LICENSEE to make any representations on behalf of Arm in respect of the relevant AMBA Specification.
7. This Licence shall remain in force until terminated by you or by Arm. Without prejudice to any of its other rights if LICENSEE is in breach of any of the terms and conditions of this Licence then Arm may terminate this Licence immediately upon giving written notice to You. You may terminate this Licence at any time. Upon expiry or termination

of this Licence by You or by Arm LICENSEE shall stop using the relevant AMBA Specification and destroy all copies of the relevant AMBA Specification in your possession together with all documentation and related materials. Upon expiry or termination of this Licence, the provisions of clauses 6 and 7 shall survive.

8. The validity, construction and performance of this Agreement shall be governed by English Law.

PRE-21451 version 3

#### **Confidentiality Status**

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

#### **Product Status**

The information in this document is final, that is for a developed product.

#### **Web Address**

<http://www.arm.com>



# Contents

## AMBA LTI Protocol Specification

### Preface

About this specification .....	xii
Intended audience .....	xii
Using this specification .....	xii
Conventions .....	xiii
Typographic conventions .....	xiii
Timing diagrams .....	xiii
Signals .....	xiv
Numbers .....	xiv
Additional reading .....	xv
Arm publications .....	xv
Other publications .....	xv
Feedback .....	xvi
Inclusive terminology commitment .....	xvi

### Chapter 1

#### Introduction

1.1	About the LTI protocol .....	1-18
1.2	Use cases .....	1-19
1.2.1	In-line integration .....	1-19
1.2.2	Lookaside integration .....	1-20
1.2.3	Cached integration .....	1-20
1.3	Differences between DTI and LTI .....	1-21
1.4	Supported translation flows .....	1-22
1.4.1	Stall flow .....	1-22
1.4.2	ATST flow .....	1-22
1.4.3	NoStall flow .....	1-22
1.4.4	PRI flow .....	1-23

<b>Chapter 2</b>	<b>Channels</b>	
	2.1 Transaction flow .....	2-26
	2.2 Virtual Channels .....	2-28
	2.3 Flow control .....	2-29
	2.4 Reserved encodings .....	2-30
	2.5 Signal validity .....	2-31
<b>Chapter 3</b>	<b>Properties</b>	
	3.1 LTI properties .....	3-34
<b>Chapter 4</b>	<b>Request channel</b>	
	4.1 Signals .....	4-38
	4.2 Transaction types .....	4-43
	4.3 Transaction attributes .....	4-45
	4.4 Transaction scope .....	4-46
<b>Chapter 5</b>	<b>Response channel</b>	
	5.1 Signals .....	5-48
	5.2 LRRESP details .....	5-54
	5.2.1 Restrictions based on LATRANS .....	5-54
	5.2.2 Downgrade types .....	5-54
	5.2.3 Restrictions based on LAFLOW .....	5-55
	5.2.4 Out of range address .....	5-55
	5.3 Attribute restrictions for specific transaction types .....	5-56
<b>Chapter 6</b>	<b>Completion channel</b>	
	6.1 Signals .....	6-58
	6.2 Completion channel characteristics .....	6-59
	6.2.1 Deadlock avoidance .....	6-59
	6.2.2 Use of LTI translations for multiple transactions .....	6-59
<b>Chapter 7</b>	<b>Interface management</b>	
	7.1 Interface management overview .....	7-62
	7.2 Open and close handshake .....	7-63
	7.3 Properties of interface states .....	7-64
	7.4 Management Signals .....	7-65
	7.4.1 LMASKCLOSE .....	7-65
	7.4.2 LMACTIVE .....	7-65
<b>Chapter 8</b>	<b>Clock and reset</b>	
	8.1 Clock and reset .....	8-70
<b>Chapter 9</b>	<b>Pipelining</b>	
	9.1 Pipelining between Manager and Subordinate interfaces .....	9-72
<b>Chapter 10</b>	<b>Interoperability</b>	
	10.1 LTI-A compatibility .....	10-74
	10.2 LTI_MMU and LTI_GPC properties .....	10-75
	10.3 MPAM compatibility .....	10-76
	10.4 LAMECID and LAHWATTR signals compatibility .....	10-77
<b>Appendix A</b>	<b>Considerations for AXI5</b>	
	A.1 LATRANS mapping .....	A-80
	A.2 LAATTR mapping .....	A-81
	A.3 LAIDENT mapping .....	A-82
	A.4 LRATTR mapping .....	A-83
	A.5 xRESP mapping .....	A-84



A.6	Transactions that are legal in AXI5 and illegal in LTI .....	A-85
A.7	Memory Tagging .....	A-86

## Appendix B

### Considerations for DTI

B.1	DTI_TBU_TRANS_REQ.PERM mapping .....	B-88
B.2	Special handling for specific LATRANS values .....	B-89
B.2.1	LATRANS = DCP .....	B-89
B.2.2	LATRANS = W-DCP .....	B-89
B.2.3	LATRANS = CMO .....	B-89
B.2.4	LATRANS = R-CMO .....	B-89
B.2.5	LATRANS = DCMO .....	B-89
B.2.6	LATRANS = R-DCMO .....	B-89
B.2.7	LATRANS = DHCMO .....	B-89
B.3	Attribute mapping .....	B-91
B.3.1	LTI to Armv8 conversion .....	B-91
B.3.2	Armv8 to LTI conversion .....	B-92
B.4	DTI_TBU_TRANS_FAULT.FAULT_TYPE mapping .....	B-94

## Appendix C

### Considerations for PCIe

C.1	PCIe integration .....	C-96
-----	------------------------	------

## Appendix D

### Considerations for coherent interfaces

D.1	LTI properties .....	D-100
D.2	LA mapping from CHI .....	D-101
D.3	LATRANS mapping .....	D-102
D.4	LAATTR mappings .....	D-104
D.5	LRATTR mappings .....	D-105
D.6	CHI completion response flit opcode mapping .....	D-106
D.7	Transaction flow examples .....	D-107
D.7.1	Coherent read from CHI C2C device .....	D-107
D.7.2	Coherent write from CXL.cache device .....	D-108

## Appendix E

### Signal list

E.1	Signal list .....	E-112
-----	-------------------	-------

## Appendix F

### Revisions



# Preface

This preface introduces the *AMBA<sup>®</sup> LTI Protocol Specification*. It contains the following sections:

- *About this specification* on page xii
- *Additional reading* on page xv
- *Feedback* on page xvi

## About this specification

### Intended audience

This specification is written for hardware engineers who wish to design components that implement *Local Translation Interface* (LTI).

### Using this specification

#### Chapter 1 *Introduction*

Introduction to the AMBA LTI protocol specification.

#### Chapter 2 *Channels*

Describes LTI information flow.

#### Chapter 3 *Properties*

Describes the set of LTI properties that specify the supported behavior and interface signaling requirements.

#### Chapter 4 *Request channel*

Defines the LTI request (LA) channel.

#### Chapter 5 *Response channel*

Defines the LTI response (LR) channel.

#### Chapter 6 *Completion channel*

Defines the LTI completion (LC) channel.

#### Chapter 7 *Interface management*

Describes the LTI interface management function.

#### Chapter 8 *Clock and reset*

Describes a mapping strategy for clock and reset.

#### Chapter 9 *Pipelining*

Defines pipelining requirements for LTI.

#### Chapter 10 *Interoperability*

Describes how to connect LTI interfaces with different properties.

#### Appendix A *Considerations for AXI5*

Describes how to map LTI concepts onto AXI5.

#### Appendix B *Considerations for DTI*

Describes how to map LTI concepts onto DTI-TBU.

#### Appendix C *Considerations for PCIe*

Describes the integration of PCIe.

#### Appendix D *Considerations for coherent interfaces*

Describes how to map LTI concepts onto coherent interfaces.

#### Appendix E *Signal list*

Describes which signals are present on LTI-A and LTI-B interfaces.

#### Appendix F *Revisions*

Describes the technical changes between issues of this specification.

Conventions

The following sections describe conventions that this specification can use:

- [Typographic conventions](#)
- [Timing diagrams](#)
- [Signals on page xiv](#)
- [Numbers on page xiv](#)

Typographic conventions


The typographical conventions are:

<i>italic</i>	Highlights important notes, introduces special terminology, and denotes internal cross-references and citations.
<b>bold</b>	Denotes signal names, and is used for terms in descriptive lists, where appropriate.
monospace	Used for assembler syntax descriptions, pseudocode, and source code examples. Also used in the main text for instruction mnemonics and for references to other items appearing in assembler syntax descriptions, pseudocode, and source code examples.
SMALL CAPITALS	Used for a few terms that have specific technical meanings.

Timing diagrams

The components used in timing diagrams are explained in figure [Key to timing diagram conventions](#). Variations have clear labels, when they occur. Do not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.



Key to timing diagram conventions

Timing diagrams sometimes show single-bit signals as HIGH and LOW at the same time and they look similar to the bus change shown in [Key to timing diagram conventions](#). If a timing diagram shows a single-bit signal in this way then its value does not affect the accompanying description.

Signals

The signal conventions are:

Signal level	The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means: <ul style="list-style-type: none"><li>HIGH for active-HIGH signals</li><li>LOW for active-LOW signals.</li></ul>
Lowercase n	At the start or end of a signal name denotes an active-LOW signal.
Lowercase x	At the second letter of a signal name denotes a collective term for both Read and Write. For example, <b>AxCACHE</b> refers to both the <b>ARCACHE</b> and <b>AWCACHE</b> signals.

Numbers

Numbers are normally written in decimal. Binary numbers are preceded by 0b, and hexadecimal numbers by 0x. Both are written in a monospace font.

## Additional reading

This section lists relevant publications from Arm.

See Arm Developer <https://developer.arm.com/documentation> for access to Arm documentation.

### Arm publications

- *AMBA<sup>®</sup> AXI Protocol Specification* (ARM IHI 0022)
- *AMBA<sup>®</sup> DTI Protocol Specification* (ARM IHI 0088)
- *AMBA<sup>®</sup> CHI Architecture Specification* (ARM IHI 0050)
- *AMBA<sup>®</sup> CHI Chip-to-Chip (C2C) Architecture Specification* (ARM IHI 0098)
- *Arm<sup>®</sup> System Memory Management Unit Architecture Specification* (ARM IHI 0070)
- *Arm<sup>®</sup> Architecture Reference Manual for A-profile Architecture* (ARM DDI 0487)

### Other publications

- *PCIe Express Base Specification, Revision 6, PCI-SIG*
- *Compute Express Link (CXL), CXL Consortium*

## Feedback

Arm welcomes feedback on its documentation.

If you have any comments or suggestions for additions and improvements, create a ticket at <https://support.developer.arm.com>. As part of the ticket, include:

- The title, AMBA LTI Protocol Specification.
- The number, ARM IHI0089C.
- The section name to which your comments refer.
- The page number(s) to which your comments apply.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.

## Inclusive terminology commitment

Arm values inclusive communities. Arm recognizes that we and our industry have terms that can be offensive. Arm strives to lead the industry and create change.

Previous issues of this document included language that can be offensive. We have replaced this language. To report offensive language in this document, email [terms@arm.com](mailto:terms@arm.com).



# Chapter 1

## Introduction

This chapter introduces the AMBA LTI protocol specification:

- *About the LTI protocol on page 1-18*
- *Differences between DTI and LTI on page 1-21*
- *Supported translation flows on page 1-22*

## 1.1 About the LTI protocol

The AMBA LTI protocol specification aligns with the SMMU architecture and complements AMBA *Distributed Translation Interface* (DTI) to provide higher performance and more efficient translation services.

LTI is a point-to-point protocol and defines the communication between an IO Manager and a *Translation Buffer Unit* (TBU). LTI enables devices to directly request a translation for each transaction while leaving the TBU to manage the *Translation Lookaside Buffer* (TLB). This enables translations to be requested before ordering requirements are met and avoiding the need to pass transactions through the TBU. This provides improved performance and reduced silicon area.

This specification describes the LTI protocol and the components of an LTI-compliant implementation. The LTI protocol is used by implementations of the Arm *System MMUv3* (SMMUv3) Architecture Specification.

## 1.2 Use cases

A system incorporating an LTI-based *System Memory Management Unit* (SMMU) might have the following components:

- A client device whose transactions require translation.
- A *Bus Interface Unit* (BIU), which fetches a translation for each transaction using LTI.
- A *TLB Unit* (TLBU) caches translations in a TLB. TLBU receives translation requests using LTI, and if the requested translation is not available in its TLB, it requests translations from a TCU using DTI.
- A *Translation Control Unit* (TCU), which calculates translations, reading translation tables when required.


Typically, the BIU and TLBU are packaged together as a TBU. Alternatively, the TBU might consist of just the TLBU.

A device can be integrated in one of the following ways:

- [In-line integration](#)
- [Lookaside integration on page 1-20](#)
- [Cached integration on page 1-20](#)

### 1.2.1 In-line integration

When in-line integration is implemented, every transaction passes through the SMMU, typically using AXI. The device is not aware of translation. [Figure 1-1](#) shows the in-line integration option.



**Figure 1-1 In-line SMMU Integration**

1.2.2 Lookaside integration

When lookaside integration is implemented, a translation request is made over LTI for each transaction, but the transaction data does not pass through the SMMU. Transaction completion is signaled to the TLBU using the LTI interface. This option is more complex than in-line integration, and enables the device to connect to the system using its native interface. [Figure 1-2](#) shows the lookaside integration option.




Figure 1-2 Lookaside SMMU integration

1.2.3 Cached integration

When cached integration is implemented, the device requests translations over DTI when required and caches them locally in an integrated TLB. The device must support invalidation messages. This option is the most complex, but gives the device control over how translations are cached, and can be the most efficient option for devices with specific caching requirements. [Figure 1-3](#) shows the cached integration option.




Figure 1-3 Cached SMMU integration

## 1.3 Differences between DTI and LTI

Table 1-1 shows the differences between the DTI and LTI protocols.

**Table 1-1 LTI and DTI comparison**

	<b>LTI</b>	<b>DTI</b>
Topology	Designed for connecting to a single, local TLBU over a short distance.	Designed for connecting multiple TBUs to a TCU over a longer distance.
Caching	Translations must be used immediately and must not be not cached.	Translations can be cached.
Invalidation	No invalidation is required, because translations are not cached.	The DTI Translation Buffer Unit (TBU) or PCIe <i>Root Port</i> (RP) must support invalidation messages to invalidate translations that are previously returned.
Transport	AXI-like channel-based protocol gives dedicated signals for each data field to maximize throughput and avoid protocol conversion latency.	Message-based protocol can easily be passed over generic transports.
Mapping translations to transactions	Provides the translated transaction information directly, making it simple to use.	Requires the TBU or PCIe RP to follow rules on how to map configuration cache entries and TLB entries on to each transaction.
Ordering	Supports ordering of translations to match transaction ordering, or out of order operation.	Supports fully out-of-order operation.

## 1.4 Supported translation flows

Several translation flows are supported by LTI.

### 1.4.1 Stall flow

When the Stall flow is used, software can configure the SMMU to take one of the following actions when a translation fault occurs:

- Immediately terminate the transaction and optionally record an error record that informs software that the transaction was terminated.
- Stall the translation and inform software that the translation is stalled. Software can then terminate the transaction, or update the translation tables and retry the translation. The LTI Manager is not aware of the stall.

Stall flow enables software to manage translation faults and demand paging without the client device being aware. However, it has some limitations:

- The LTI Manager can see long translation times, potentially triggering timeouts.
- Due to the dependence of software activity, the Stall flow can cause deadlocks in some systems.

For example, Stall flow is not recommended for use with PCIe, because of dependencies between outgoing transactions to PCIe from a CPU, and incoming transactions from PCIe through the SMMU.

Stall flow is the most common flow for LTI Managers.

Enabling the Stall flow does not necessarily cause a stall when a translation fault occurs. Stalls only occur when enabled by software. Software does not normally enable stalling for PCIe endpoints.

### 1.4.2 ATST flow

The *Address Translation Service Translated* (ATST) flow is a flow that is used by PCIe Root Ports only. The flow is:

1. A PCIe endpoint requests a translation over ATS, which is passed to the SMMU by the PCIe RP using the DTI-ATS protocol.
2. The SMMU responds to the ATS request over DTI-ATS, which is passed back to the PCIe endpoint by the PCIe RP. If a translation fault occurs, then the response indicates the condition, and does not make any software-visible record.
3. The PCIe endpoint uses the ATS translation to translate the address of transaction, and then issues a transaction that is marked as ATS Translated.

An ATS Translated transaction uses the ATST flow. In all other respects, it is translated the same way as any other transaction. Normally this translation is fast because it is already translated by ATS, but some additional translation might still occur. For example, the SMMU can be configured to perform stage 1 translation when an ATS request is made, and perform stage 2 translation when the ATS Translated transaction is presented to the SMMU.

ATS translations are cached in the PCIe endpoint *Address Translation Cache* (ATC), for future use. These translations can be invalidated by ATS invalidation messages, which is conveyed over DTI-ATS.

If a translation fault occurs, the PCIe endpoint can issue a page request using the *Page Request Interface* (PRI), before retrying the ATS translation request if the PRI request is successful. PRI is an extension to ATS, and is also conveyed to the SMMU using DTI-ATS. The fault is not visible to LTI.

### 1.4.3 NoStall flow

NoStall flow is used by a Manager that is not able to be stalled. If a translation fault occurs, the transaction is terminated, even if software has configured the device to be stalled when a translation fault occurs.

#### 1.4.4 PRI flow

The PRI flow is designed for use with a PCIe-enumerated endpoint. The device uses the LTI PRI flow to enable software to respond to translation faults without risking deadlock.

From a software point of view:

- The device is a PCIe endpoint.
- The device uses the ATS protocol to fetch translations.
- When a translation fault occurs, the device makes a page request using PRI.

The behavior of the LTI PRI flow is as follows:

- The SMMU ATS features are not required and not used, even though ATS is enabled in software. Transactions are translated on-demand.
- If a translation fault occurs, no error is reported to software by the SMMU. Instead, a PRI fault response is returned to the LTI Manager.
- When the LTI Manager receives a PRI fault response, it uses a DTI-ATS connection to issue a page request. If the PRI response is successful, then the LTI Manager retries the transaction.

A device using this flow uses DTI-ATS for PRI requests only and does not make any ATS requests. In DTIv2, a device can implement a DTI-ATS connection that just performs PRI requests and does not receive ATS invalidation messages.

A device must be assigned page request credits by system software before it can issue PRI requests. These credits are not visible to the LTI or DTI protocols and are managed by PCIe software.





# Chapter 2

## Channels

This chapter describes LTI information flow:

- *Transaction flow* on page 2-26
- *Virtual Channels* on page 2-28
- *Flow control* on page 2-29
- *Reserved encodings* on page 2-30
- *Signal validity* on page 2-31

## 2.1 Transaction flow

Table 2-1 shows the three LTI channels. For each channel, the TX is the component that sends a message on the channel and the RX is the component that receives the message.

**Table 2-1 LTI interface channels**

Channel name	Channel prefix	Channel TX	Channel RX
LTI request	LA	Manager	Subordinate
LTI response	LR	Subordinate	Manager
LTI completion	LC	Manager	Subordinate

Additionally, interface management signals are included with the prefix LM.


In this specification, the term, Lx, is used to collectively refer to LA, LR, and LC.

A complete LTI transaction consists of a message on all three channels in sequence:

1. The Manager sends a request on the LA channel.
2. The Subordinate sends a response on the LR channel. Only after receiving the transaction can the translated transaction be issued downstream.
3. The Manager sends a completion on the LC channel, once the downstream transaction is complete.

There are no flows where any of these three stages can be skipped.

The relationship between LTI messages and the translated transaction are shown in Figure 2-1.



**Figure 2-1 Relationship of messages**

The LTI Subordinate does not correlate the completion messages to a specific LTI transaction, but instead counts the number of completions corresponding to each completion tag. The purpose of the Completion channel is to enable the LTI Subordinate to determine when all transactions with a completion tag have completed. This checking of the number of completions for a tag is part of the translation invalidation process. There are two completion tags to enable invalidation to take place without stopping the transaction flow.

An LTI response is permitted in the same cycle that the corresponding request is made. This response timing enables tightly coupled TLBs with low latency.

An LTI completion is not permitted in the same cycle that the corresponding response is returned. An LTI response can be followed by its completion in the following cycle or later.

All signals are driven by the channel TX, except LxCREDIT signals, which are driven by the channel RX.

An LTI transaction is considered to be outstanding from the cycle in which the LA request is used until the cycle in which the LC completion is issued.

## 2.2 Virtual Channels

The LA and LR channels can be composed of multiple Virtual Channels. The LA and LR channels must support the same number of Virtual Channels.

The LC channel does not support multiple Virtual Channels. The LTI Subordinate must always be able to provide a credit on the LC channel without dependence on progress of other channels.

In an LTI transaction, messages on the LA and LR channels must use the same *Virtual Channel* (VC).

Because LC messages are not associated with a particular VC, it is necessary that any counter in the LTI Subordinate that is counting outstanding completions does not overflow. The LTI Subordinate must be able to track at least 65535 translation responses awaiting a completion. When this number is exceeded, the LTI Subordinate is permitted to introduce dependencies between Virtual Channels, by not returning a translation response until translation completions from previous translations are returned.

The intent of Virtual Channels is to enable one VC to progress when another is blocked, to avoid deadlock scenarios. Components implementing LTI must ensure that if progress is blocked on one VC it does not result in progress being blocked on a different VC.

In some cases, the forward progress properties of a single Virtual Channel is sufficient for an implementation.

Within a VC, LTI must make independent forward progress on all LTI transactions when:

1. The LA STALL flow is not used on any request.
2. The LTI Manager is able to provide a credit to the LR channel without dependence on the progress of any other transaction.
3. The total number of translations that have sent an LTI request but haven't sent the LTI completion must not exceed the completion tracking limit of the LTI Subordinate.

## 2.3 Flow control

Flow control in the LTI protocol has the following rules:

- Each channel includes **LxVALID** and **LxCREDIT** signals. If more than one VC is supported, the LA and LR channels include **LxVC** signals.
- Each cycle that **LxCREDIT[n]** is asserted grants one credit on VC  $n$  to the channel TX.
- The channel TX consumes a credit on VC  $n$  each cycle that **LxVALID** is asserted with **LxVC** =  $n$ .
- **LxVALID** cannot be asserted with **LxVC** =  $n$  when the channel TX has zero credits for VC  $n$ .
- The maximum number of credits that the channel RX can grant the channel TX for each VC is 15.

In addition, there must not be combinatorial paths between **LxCREDIT** and other signals on a channel in either direction, such as **LxVALID**. This restriction has the following consequences:

- A credit cannot be used by **LxVALID** in the same cycle that it is granted by **LxCREDIT** when there are no other credits granted.
- A credit cannot be returned on **LxCREDIT** in the same cycle that it is used by **LxVALID** when the maximum number of credits that are permitted to be granted is reached.

## 2.4 Reserved encodings

Where encodings are given, unused encodings are Reserved.

Use of a Reserved encoding in a field that is not ignored is a protocol error and can lead to UNPREDICTABLE behavior.

## 2.5 Signal validity

A signal can be defined as not valid within this specification. When a signal is not valid:

- The channel TX can drive it to any value.
- The channel RX must ignore its value.





# Chapter 3

## Properties

This chapter describes the set of LTI properties that specifies the supported behavior and interface signaling requirements:

- [LTI properties on page 3-34](#)

3.1 LTI properties

Table 3-1 describes the LTI properties.

All LTI properties have a minimum value of 0 and have no defined maximum value, unless otherwise specified.

Table 3-1 LTI Properties

Name	Type	Unit	Description
LTI_VC_COUNT	Integer	-	Number of Virtual Channels. Minimum 1.
LTI_ID_WIDTH	Integer	bits	Width of translation request ID.
LTI_SID_WIDTH	Integer	bits	Width of StreamID. Maximum 32. Higher-order bits of StreamID might be statically defined by the LTI Subordinate, for example using a tie-off.
LTI_SSID_WIDTH	Integer	bits	Width of SubstreamID. Maximum 20.
LTI_OG_WIDTH	Integer	bits	Width of order group.
LTI_TLBLOC_WIDTH	Integer	bits	Width of TLB location.
LTI_LOOP_WIDTH	Integer	bits	Width of loopback signals.
LTI_LRADDR_WIDTH	Integer	-	Width of translated address. LTI_LRADDR_WIDTH must be one of the following values: <ul style="list-style-type: none"><li>• 32</li><li>• 36</li><li>• 40</li><li>• 42</li><li>• 44</li><li>• 48</li><li>• 52</li></ul>
LTI_LAUSER_WIDTH LTI_LRUSER_WIDTH LTI_LCUSER_WIDTH	Integer	bits	Width of channel user signals.
LTI_GPC	Boolean	-	Set True to indicate that the SMMU is configured to perform Granule Protection Checks (GPC) as part of Realm Management Extension (RME).

**Table 3-1 LTI Properties (continued)**

Name	Type	Unit	Description
LTI_MMU	Boolean	-	Set True to indicate that the SMMU is configured to perform Stage 1 and Stage 2 translations.
LTI_MECID_WIDTH	Integer	bits	Width of <i>Memory Encryption Context Identifier</i> (MECID). LTI_MECID_WIDTH must be one of the following values: <ul style="list-style-type: none"> <li>0</li> <li>16</li> </ul>
LTI_MPAM_SUPPORT	Enumeration	-	Used to indicate whether the interface supports MPAM. There are three values: <p><b>MPAM_9_1</b></p> <p>This is the default value. The interface is enabled for MPAM and includes <b>LRMPAM</b>. The width of PARTID is 9 and PMG is 1.</p> <p><b>MPAM_12_1</b></p> <p>The interface is enabled for MPAM and includes <b>LRMPAM</b>. The width of PARTID is 12 and PMG is 1.</p> <p><b>False</b></p> <p>MPAM is not supported and <b>LRMPAM</b> is not present.</p> <p>See <a href="#">Table 10-3 on page 10-77</a> for more information on interoperability between an LTI Manager and Subordinate.</p>

When the value of a property results in a signal being zero bits in width, that signal is omitted from the interface.

[Table 3-2](#) shows how translations are affected by the combinations of properties LTI\_GPC and LTI\_MMU, and the signal **LAMMUV**.

**Table 3-2 Legal combinations of properties LTI\_GPC and LTI\_MMU**

LTI_GPC	LTI_MMU	Interface usage
True	True	RME is supported. When <b>LAMMUV</b> is HIGH, SMMU performs stage 1 and stage 2 translations, as well as a GPC. When <b>LAMMUV</b> is LOW, SMMU only performs a GPC.
True	False	RME is supported. SMMU only performs a GPC. <b>LAMMUV</b> must be LOW.
False	True	RME is not supported. When <b>LAMMUV</b> is HIGH, SMMU only performs stage 1 and stage 2 translations. When <b>LAMMUV</b> is LOW, SMMU does not perform stage 1 and stage 2 translations, or a GPC.

LTI\_GPC and LTI\_MMU must not both be False.



# Chapter 4

## Request channel

This chapter defines the LTI request (LA) channel:

- [\*Signals on page 4-38\*](#)
- [\*Transaction types on page 4-43\*](#)
- [\*Transaction attributes on page 4-45\*](#)
- [\*Transaction scope on page 4-46\*](#)

## 4.1 Signals

Table 4-1 describes the signals in the LA channel.

**Table 4-1 Request channel signals**

Signal	Category	Width	Description
<b>LAVALID</b>	Transport	1	Channel valid. When this signal is LOW, other TX signals on the LA channel are not valid.
<b>LAVC</b>	Transport	$\text{ceil}(\log_2(\text{LTI\_VC\_COUNT}))$	VC number.
<b>LACREDIT</b>	Transport	LTI_VC_COUNT	Channel credit grant. <b>LACREDIT</b> is an RX signal that flows in the other direction from other LA channel signals. It is not affected by <b>LAVALID</b> .
<b>LAID</b>	Flow	LTI_ID_WIDTH	Translation request ID. The ID must not match the ID of a previous request on the same VC that has not yet returned its LR channel response, unless <b>LAOGV</b> = 1 in both requests and the value of <b>LAOG</b> is the same for both requests.
<b>LAOGV</b>	Flow	1	Order group valid. <b>0</b> No ordering required <b>1</b> The responses of all requests with this <b>LAOG</b> value must be returned in order. There is no order requirement between requests on different Virtual Channels. When <b>LATRANS</b> = UNSPEC, <b>LAOGV</b> must be LOW. This signal is present even if LTI_OG_WIDTH = 0. In this case, there is a single order group, and <b>LAOGV</b> indicates whether each LTI request is ordered or unordered.  ———— <b>Note</b> ———— If an LTI Manager uses <b>LAFLOW</b> = Stall for transactions issued downstream with order requirements, it is recommended for the LTI Manager to set <b>LAOGV</b> = 1 and use LTI order group instead of using unordered LTI requests. This prevents reordering the LTI responses and avoids deadlock. It is permitted to use unordered LTI requests for transactions issued downstream without order requirements.
<b>LAOG</b>	Flow	LTI_OG_WIDTH	Order group. When <b>LAOGV</b> is LOW, this signal is not valid.

Table 4-1 Request channel signals (continued)

Signal	Category	Width	Description
<b>LAFLOW</b>	Context	2	<p>Indicates the translation flow required.</p> <p><b>0: Stall</b> The SMMU stall fault flow can be used for this request, when it is enabled.</p> <p><b>1: ATST</b> The transaction has already been translated by ATS.</p> <p><b>2: NoStall</b> If a translation fault occurs, then even if the SMMU has enabled stall faulting for this translation context, a fault response is returned without dependence on software activity.</p> <p><b>3: PRI</b> If a translation fault occurs, a fault response is returned indicating that a PRI request might resolve the fault. Architecturally, the request is treated as an ATS request, and translation faults do not result in an event record. This option is for use by PCIe enumerated endpoints. For more information, see <a href="#">PRI flow on page 1-23</a>.</p> <p>If LAFLOW is not Stall, then the Subordinate must return the response in reasonable time, without dependence on software activity. It must not be Stall for PCIe Managers.</p> <p>This signal is not valid when <b>LAMMUV</b> is LOW.</p> <p>This signal is present only when LTI_MMU is True.</p>
<b>LAMMUV</b>	Context	1	<p>Indicates if SMMU translation is required.</p> <p>When <b>LAMMUV</b> is LOW, SMMU Stage 1 and Stage 2 translation is not performed. The <i>Granule Protection Check</i> (GPC) is always performed if implemented, regardless of the <b>LAMMUV</b> signal.</p> <p>When <b>LAMMUV</b> is HIGH, transactions that support Memory Tagging are not supported.</p> <p>If LTI_MMU is False, <b>LAMMUV</b> must be LOW.</p>
<b>LASECSID</b>	Context	LTI_GPC == True ? 2:1	<p>StreamID security level.</p> <p>When LTI_GPC is False:</p> <p>0 Non-secure StreamID</p> <p>1 Secure StreamID</p> <p>When LTI_GPC is True:</p> <p>00 Non-secure StreamID</p> <p>01 Secure StreamID</p> <p>10 Realm StreamID</p> <p>11 Reserved</p> <p>When <b>LAFLOW</b> is ATST, this signal must be Non-secure or Realm.</p> <p>This signal is not valid when <b>LAMMUV</b> is LOW.</p> <p>This signal is present only when LTI_MMU is True.</p>
<b>LASID</b>	Context	LTI_SID_WIDTH	<p>StreamID.</p> <p>This signal is not valid when <b>LAMMUV</b> is LOW.</p> <p>This signal is present only when LTI_MMU is True.</p>

Table 4-1 Request channel signals (continued)

Signal	Category	Width	Description
LASSIDV	Context	LTI_SSID_WIDTH > 0 ? 1:0	SubstreamID valid. This signal is not valid when LAMMUV is LOW. This signal is present only when LTI_MMU is True. When LAFLOW = ATST, the TBU implementation may ignore PASID. In such an implementation, the TBU must treat LASSIDV, LASSID, LAPROT[0], and LAPROT[2] as 0 when LAFLOW = ATST.
LASSID	Context	LTI_SSID_WIDTH	SubstreamID. When LASSIDV is LOW, this signal must be 0. This signal is not valid when LAMMUV is LOW. This signal is present only when LTI_MMU is True.



Table 4-1 Request channel signals (continued)

Signal	Category	Width	Description																				
LAPROT	Transaction	LTI_MMU == True ? 3:1	<p>Protection information. <b>LAPROT</b> uses the same encoding as the AXI <b>AxPROT</b> signals.</p> <p><b>LAPROT[0]: PnU</b></p> <table><tr><td>0</td><td>Unprivileged access</td></tr><tr><td>1</td><td>Privileged access</td></tr></table> <p><b>LAPROT[1]: NS</b></p> <p>Used in conjunction with <b>LANSE</b> to define <i>Physical Address Space</i> (PAS) of the transaction.</p> <p><b>LAPROT[2]: InD</b></p> <table><tr><td>0</td><td>Data access</td></tr><tr><td>1</td><td>Instruction access</td></tr></table> <p>When LTI_GPC is False, the PAS is encoded as <b>LAPROT[1]</b> and is defined by the following:</p> <table><tr><td>0</td><td>Secure</td></tr><tr><td>1</td><td>Non-secure</td></tr></table> <p>When LTI_GPC is True, the PAS encoded as {<b>LANSE</b> <b>LAPROT[1]</b>} and is defined as followed:</p> <table><tr><td>00</td><td>Secure</td></tr><tr><td>01</td><td>Non-secure</td></tr><tr><td>10</td><td>Root</td></tr><tr><td>11</td><td>Realm</td></tr></table> <p>If <b>LAMMUV</b> is HIGH and <b>LASECSID</b> is Non-secure, the PAS must be Non-secure.</p> <p>If <b>LAMMUV</b> is HIGH and <b>LASECSID</b> is Secure, the PAS must be Non-secure or Secure.</p> <p>If <b>LAMMUV</b> is HIGH and <b>LASECSID</b> is Realm, the PAS must be Non-secure or Realm.</p> <p>If <b>LATRANS</b> is SPEC or UNSPEC, <b>LAPROT[0]</b> must be 0.</p> <p>If <b>LATRANS</b> is W, RW, SPEC, UNSPEC, W-CMO, DHCMO, DCP, or W-DCP, <b>LAPROT[2]</b> must be 0.</p> <p>If <b>LAFLOW</b> is ATST and <b>LASSIDV</b> = 0, <b>LAPROT[0]</b> must be 0.</p> <p>If <b>LAFLOW</b> is ATST and <b>LASSIDV</b> = 0, <b>LAPROT[2]</b> must be 0.</p> <p><b>LAPROT[0]</b> and <b>LAPROT[2]</b> are not valid when <b>LAMMUV</b> is LOW.</p> <p><b>LAPROT[0]</b> and <b>LAPROT[2]</b> is present only when LTI_MMU is True.</p> <p>When LTI_MMU is False, <b>LAPROT</b> is 1b wide and contains the NS bit.</p>	0	Unprivileged access	1	Privileged access	0	Data access	1	Instruction access	0	Secure	1	Non-secure	00	Secure	01	Non-secure	10	Root	11	Realm
0	Unprivileged access																						
1	Privileged access																						
0	Data access																						
1	Instruction access																						
0	Secure																						
1	Non-secure																						
00	Secure																						
01	Non-secure																						
10	Root																						
11	Realm																						
LANSE	Transaction	1	<p>Used in conjunction with <b>LAPROT[1]</b> to define the PAS of the transaction.</p> <p>See the definition of <b>LAPROT</b> for more information.</p> <p>This signal is only present if LTI_GPC is True.</p>																				

Table 4-1 Request channel signals (continued)

Signal	Category	Width	Description
<b>LAADDR</b>	Transaction	LTI_MMU == True: 64 LTI_MMU == False: LTI_LRADDR_WIDTH	Address.  When LTI_MMU is True, this signal is always 64 bits because virtual addresses are always 64 bits, even if the system address bus is narrower.  <b>LAADDR[11:0]</b> does not affect the translation result, but is used to provide information to software when a translation fault occurs.
<b>LATRANS</b>	Transaction	4	Type of the transaction that the LTI request is translating. See <a href="#">Transaction types on page 4-43</a> .
<b>LAATTR</b>	Transaction	4	Attributes for the untranslated transaction. See <a href="#">Transaction attributes on page 4-45</a> .
<b>LALOOP</b>	Impdef	LTI_LOOP_WIDTH	IMPLEMENTATION DEFINED loopback signaling.
<b>LATLBLOC</b>	Impdef	LTI_TLBLOC_WIDTH	Location to access in the TLB.  This meaning of this signal is IMPLEMENTATION DEFINED. The intended use of this signal is to control allocation and lookup in a TLB.  For example, an implementation might guarantee that if a request is made with a particular value of <b>LATLBLOC</b> , and this request is followed by another request with the same value of <b>LATLBLOC</b> , then any translation that is cached from the first request is available to be used by the second request.  Alternatively, <b>LATLBLOC</b> might be used to indicate a portion of a TLB to use. This specification does not provide any guarantees about any such functionality.
<b>LAUSER</b>	Impdef	LTI_LAUSER_WIDTH	IMPLEMENTATION DEFINED additional signaling.
<b>LAIDENT</b>	Context	1	Indicates an identity translation is required. <b>LAIDENT</b> can only be HIGH if <b>LAFLOW</b> = ATST. When <b>LAMMUV</b> is LOW, <b>LAIDENT</b> is not valid. This signal is only present if LTI_MMU is True.

## 4.2 Transaction types

Table 4-2 describes the valid values of **LATRANS** and how those values correspond to types of translated transaction.

**Table 4-2 Request channel transactions**

Encoding	Name	Definition
0	SPEC	Speculative request. Intended to prefetch a translation for later use and is not used by a transaction.  <div> <div>Note</div> <p>The AMBA DTI specification permits speculative translation requests being used for speculative read transactions in some circumstances.</p> <p>The LTI SPEC transaction type cannot be used for speculative read transactions. The LTI SPEC transaction type prefetches a translation into translation caches and the translation that is returned cannot be used by transactions.</p> <p>If an LTI Manager requires a speculative read transaction that is guaranteed not to fault, then it should issue an LTI request with <b>LATRANS</b> = R, <b>LAFLOW</b> = PRI.</p> </div>
1	R	Read.
2	W	Write.
3	RW	Read and Write. Intended for atomic operations. Operations that perform any form of read-modify-write sequence on data in memory are defined as atomic operations, even if no read data is returned to the upstream Manager. For example, the AXI AtomicStore transaction type is atomic and must use <b>LATRANS</b> = RW, even though it does not return read data.
4	CMO	Cache Maintenance Operation.
5	R-CMO	Read with Cache Maintenance Operation. R-CMO is a read that also performs a Cache Maintenance Operation.
6	W-CMO	Write with Cache Maintenance Operation. W-CMO is a write that also performs a Cache Maintenance Operation.
7	UNSPEC	Hint that the translation can be deallocated and is no longer required.
8	DCMO	Destructive Cache Maintenance Operation. Invalidated cache lines that are dirty are not required to be cleaned before being invalidated. DCMO operations require extra permission because they can enable old versions of a memory location to be recovered after they have been overwritten.
9	R-DCMO	Read with DCMO.

**Table 4-2 Request channel transactions (continued)**

Encoding	Name	Definition
11	DHCMO	Hint that the cache line is no longer required. Downstream caches are permitted but not required to invalidate the line. If the line is invalidated and dirty, it is not required to be cleaned before being invalidated. Unlike a DCMO, the cache maintenance operation can be ignored with a DHCMO.
12	DCP	Directed Cache Prefetch. DCP is a request to prefetch data into a particular cache.
14	W-DCP	Write with Directed Cache Prefetch. W-DCP is a write that includes a request to stash the written data into a particular cache.

## 4.3 Transaction attributes

Table 4-3 gives the valid encodings of **LAATTR** and how those values represent the untranslated transaction attributes.

**Table 4-3 Request channel transaction attributes**

Encoding	Type
0	Device-nGnRnE
1	Device-nGnRE
2	Device-nGRE
3	Device-GRE
4	Normal Non-cacheable
5	Normal Inner Non-cacheable Outer Cacheable
6	Normal Write-Back No-allocate Outer Shareable
7	Normal Write-Back Allocate Outer Shareable
14	Normal Write-Back No-allocate Non-shareable
15	Normal Write-Back Allocate Non-shareable

Most transactions should use the value 7 for **LAATTR**, Normal Write-Back Allocate Outer Shareable. This value is the common type for accessing normal memory locations when the translation tables have not selected a different set of transaction attributes.

Table 4-4 shows the attribute restrictions for specific transaction types.

**Table 4-4 Attribute restrictions for specific transaction types**

LATRANS	Legal values of LAATTR
CMO, DCMO, DHCMO, or DCP	Normal Write-Back No-Allocate Outer Shareable
	Normal Write-Back Allocate Outer Shareable
	Normal Write-Back No-Allocate Non-shareable
	Normal Write-Back Allocate Non-shareable
W-DCP, R-CMO, or R-DCMO	Normal Write-Back No-allocate Outer Shareable
	Normal Write-Back Allocate Outer Shareable

### ———— Note ————

No-allocate is treated as Allocate for CMO, DCMO, and DHCMO.

There is no attribute restriction for **LAATTR** when **LATRANS** is R, W, RW, SPEC, W-CMO, or UNSPEC.

### ———— Note ————

In Issue A and Issue B, W-CMO had attribute restrictions on **LAATTR**. This is no longer required for Issue C.

## 4.4 Transaction scope

An LTI translation can only be used for accesses to data within a single 4KB page. If a memory transaction accesses data in more than one 4KB page, a separate LTI request must be made for the part of the transaction in each 4KB page.

# Chapter 5

## Response channel

This chapter defines the LTI response (LR) channel:

- [\*Signals on page 5-48\*](#)
- [\*LRRESP details on page 5-54\*](#)
- [\*Attribute restrictions for specific transaction types on page 5-56\*](#)

5.1 Signals

Table 5-1 describes the signals in the LR channel.

Table 5-1 Response channel signals

Signal	Category	Width	Description
LRVALID	Transport	1	Channel valid. When this signal is LOW, other TX signals on the LR channel are not valid.
LRVC	Transport	$\text{ceil}(\log_2(\text{LTI\_VC\_COUNT}))$	VC number.
LRCREDIT	Transport	LTI_VC_COUNT	Channel credit grant. <b>LRCREDIT</b> is an RX signal that flows in the other direction from other LR channel signals. It is not affected by <b>LRVALID</b> .
LRID	Flow	LTI_ID_WIDTH	Translation request ID. The value of <b>LRID</b> must match a translation request that has not yet had a response.
LRCTAG	Flow	1	Translation completion tag. <b>LRCTAG</b> can be either value and must be returned by the LTI Manager with the completion.



Table 5-1 Response channel signals (continued)

Signal	Category	Width	Description
LRRESP	Translation	3	<p>Translation response:</p> <p><b>0: Success</b></p> <p>The translation was successful.</p> <p><b>1: Downgrade1</b></p> <p>The translation was successful but the transaction type must be downgraded. The meaning of this for each transaction type is described in <a href="#">Downgrade types on page 5-54</a>.</p> <p><b>2: Downgrade2</b></p> <p>The translation was successful but the transaction type must be downgraded. The meaning of this for each transaction type is described in <a href="#">Downgrade types on page 5-54</a>.</p> <p><b>4: FaultAbort</b></p> <p>The translation was not successful and the transaction must be terminated. The Manager should indicate to the upstream device that the transaction was not successful.</p> <p><b>5: FaultRAZWI</b></p> <p>The translation was not successful and the transaction must be terminated. If possible, the LTI Manager should indicate to the Requester that the transaction was successful, by returning 0 if the data was a read, and ignoring the transaction if it was a write. Cache maintenance and prefetch effects of the transaction are ignored.</p> <p><b>6: FaultPRI</b></p> <p>The translation was not successful but it might be resolved by issuing a PRI request. The Manager should issue a PRI request, and if the response from that indicates success, retry the LTI request. For more information, see <a href="#">PRI flow on page 1-23</a>.</p> <p>Restrictions that are associated with this field are described in more detail in <a href="#">Attribute restrictions for specific transaction types on page 5-56</a>.</p>

**Table 5-1 Response channel signals (continued)**

Signal	Category	Width	Description												
LRPROT	Translation	3	<p>Translated protection information. <b>LRPROT</b> uses the same encoding as <b>LAPROT</b>.</p> <p>When LTI_GPC is False, the PAS is encoded as <b>LRPROT[1]</b> and is defined by the following:</p> <table><tr><td>0</td><td>Secure</td></tr><tr><td>1</td><td>Non-secure</td></tr></table> <p>When LTI_GPC is True, the PAS encoded as {<b>LRNSE</b> <b>LRPROT[1]</b>} and is defined as follows:</p> <table><tr><td>00</td><td>Secure</td></tr><tr><td>01</td><td>Non-secure</td></tr><tr><td>10</td><td>Root</td></tr><tr><td>11</td><td>Realm</td></tr></table> <p>If <b>LAMMUV</b> is HIGH and <b>LASECSID</b> is Non-secure, the PAS must be Non-secure.</p> <p>If <b>LAMMUV</b> is HIGH and <b>LASECSID</b> is Secure, the PAS must be Non-secure or Secure.</p> <p>If <b>LAMMUV</b> is HIGH and <b>LASECSID</b> is Realm, the PAS must be Non-secure or Realm.</p> <p>If <b>LATRANS</b> is SPEC, <b>LRPROT[0]</b> must be 0.</p> <p>If <b>LATRANS</b> is W, RW, SPEC, W-CMO, DHCMO, DCP, or W-DCP, <b>LRPROT[2]</b> must be 0.</p> <p>When <b>LAMMUV</b> is LOW, <b>LRPROT[1]</b> must match <b>LAPROT[1]</b>.</p> <p>When <b>LAMMUV</b> is LOW, <b>LRPROT[0]</b> and <b>LRPROT[2]</b> are not valid.</p> <p>When <b>LRRESP</b> is FaultAbort, FaultRAZWI or FaultPRI, this signal is not valid.</p> <p><b>LRPROT[0]</b> and <b>LRPROT[2]</b> are present only when LTI_MMU is True.</p> <p>When LTI_MMU is False, <b>LRPROT</b> is 1b wide and contains the NS bit.</p>	0	Secure	1	Non-secure	00	Secure	01	Non-secure	10	Root	11	Realm
0	Secure														
1	Non-secure														
00	Secure														
01	Non-secure														
10	Root														
11	Realm														
LRNSE	Translation	1	<p>Used in conjunction with <b>LRPROT[1]</b> to define the PAS of the translation.</p> <p>When <b>LAMMUV</b> is LOW, <b>LRNSE</b> must match <b>LANSE</b>.</p> <p>When <b>LRRESP</b> is FaultAbort, FaultRAZWI or FaultPRI, this signal is not valid.</p> <p>This signal is only present when LTI_GPC is True.</p>												
LRADDR	Translation	LTI_LRADDR_WIDTH	<p>Translated address.</p> <p>The least significant 12 bits must equal the least significant 12 bits of <b>LAADDR</b>. These bits are included in the response to avoid them needing to be included in loopback and provided in the request.</p> <p>When <b>LAMMUV</b> is LOW, <b>LRADDR</b> must match <b>LAADDR</b>.</p> <p>When <b>LAMMUV</b> is HIGH and <b>LAIDENT</b> is HIGH, <b>LRADDR</b> must match <b>LAADDR</b>.</p> <p>When <b>LRRESP</b> is FaultAbort, FaultRAZWI or FaultPRI, this signal is not valid.</p>												

Table 5-1 Response channel signals (continued)

Signal	Category	Width	Description
<b>LRATTR</b>	Translation	4	<p>Translated transaction attributes.</p> <p><b>LRATTR</b> uses the same encoding as <b>LAATTR</b>.</p> <p>The permitted values of <b>LRATTR</b> depend on <b>LATRANS</b> after any downgrades have been applied, using the same rules as stated in <i>Attribute restrictions for specific transaction types</i> on page 5-56. For more information, see <i>LRRESP details</i> on page 5-54 and <i>Downgrade types</i> on page 5-54.</p> <p>When <b>LAMMUV</b> is LOW:</p> <ul style="list-style-type: none"> <li>• If <b>LATRANS</b> is not CMO, DCMO, DHCMO, or SPEC, <b>LRATTR</b> must match <b>LAATTR</b>.</li> <li>• If <b>LATRANS</b> is CMO, DCMO, or DHCMO, the memory type and shareability in <b>LRATTR</b> must match <b>LAATTR</b>, and the allocation hint in <b>LRATTR</b> must be Allocate.</li> <li>• When <b>LATRANS</b> is SPEC: <ul style="list-style-type: none"> <li>— If <b>LATRANS</b> is not one of the Normal Write-Back memory types, <b>LRATTR</b> must match <b>LAATTR</b>.</li> <li>— If <b>LATRANS</b> is one of the Normal Write-Back memory types, the memory type and shareability in <b>LRATTR</b> must match <b>LAATTR</b>, and the allocation hint in <b>LRATTR</b> must be Allocate.</li> </ul> </li> </ul> <p>When <b>LAFLOW</b> = ATST, <b>LAIDENT</b> = 1, and <b>LATRANS</b> != CMO, DCMO, or DHCMO:</p> <ul style="list-style-type: none"> <li>• If <b>LAATTR</b> is Normal Inner Non-cacheable Outer Cacheable, <b>LRATTR</b> must be Normal Non-cacheable.</li> <li>• If <b>LAATTR</b> is not Normal Inner Non-cacheable Outer Cacheable, the memory type and shareability in <b>LRATTR</b> must match <b>LAATTR</b>. The allocation hint is permitted to be modified by the translation.</li> </ul> <p>When <b>LRRESP</b> is FaultAbort, FaultRAZWI or FaultPRI, this signal is not valid.</p>
<b>LRHWATTR</b>	Translation	4	<p>IMPLEMENTATION DEFINED hardware attributes.</p> <p>When <b>LRRESP</b> is FaultAbort, FaultRAZWI or FaultPRI, this signal is not valid.</p> <p>When <b>LAMMUV</b> is LOW, <b>LRHWATTR</b> must be 0<sup>a</sup>.</p>

Table 5-1 Response channel signals (continued)

Signal	Category	Width	Description
<b>LRMPAM</b>	Translation	When LTI_MPAM_SUPPORT is MPAM_9_1, width is (LTI_GPC == True ? 12 : 11). When LTI_MPAM_SUPPORT is MPAM_12_1, width is (LTI_GPC == True ? 15 : 14).	<p>MPAM information.</p> <p>The mapping of MPAM fields to the <b>LRMPAM</b> signal depends on the LTI_GPC property.</p> <p>When LTI_MPAM_SUPPORT is MPAM_9_1:</p> <ul style="list-style-type: none"> <li>When LTI_GPC is False: <ul style="list-style-type: none"> <li><b>LRMPAM[0]</b> MPAM_NS</li> <li><b>LRMPAM[9:1]</b> PARTID</li> <li><b>LRMPAM[10]</b> PMG</li> </ul> </li> <li>When LTI_GPC is True: <ul style="list-style-type: none"> <li><b>LRMPAM[1:0]</b> MPAM_SP</li> <li><b>LRMPAM[10:2]</b> PARTID</li> <li><b>LRMPAM[11]</b> PMG</li> </ul> </li> </ul> <p>When LTI_MPAM_SUPPORT is MPAM_12_1:</p> <ul style="list-style-type: none"> <li>When LTI_GPC is False: <ul style="list-style-type: none"> <li><b>LRMPAM[0]</b> MPAM_NS</li> <li><b>LRMPAM[12:1]</b> PARTID</li> <li><b>LRMPAM[13]</b> PMG</li> </ul> </li> <li>When LTI_GPC is True: <ul style="list-style-type: none"> <li><b>LRMPAM[1:0]</b> MPAM_SP</li> <li><b>LRMPAM[13:2]</b> PARTID</li> <li><b>LRMPAM[14]</b> PMG</li> </ul> </li> </ul> <p>When <b>LAMMUV</b> is HIGH and LTI_GPC is False:</p> <ul style="list-style-type: none"> <li>When <b>LASECSID</b> is Non-secure, MPAM_NS must be Non-secure.</li> <li>When <b>LASECSID</b> is Secure, MPAM_NS must be Non-secure or Secure.</li> </ul> <p>When <b>LAMMUV</b> is HIGH and LTI_GPC is True:</p> <ul style="list-style-type: none"> <li>When <b>LASECSID</b> is Non-secure, MPAM_SP must be Non-secure.</li> <li>When <b>LASECSID</b> is Secure, MPAM_SP must be Non-secure or Secure.</li> <li>When <b>LASECSID</b> is Realm, MPAM_SP must be Non-secure or Realm.</li> </ul> <p>When <b>LAMMUV</b> is LOW or LTI_MMU is False:</p> <ul style="list-style-type: none"> <li>When LTI_GPC is False, MPAM_NS is <b>LRPROT[1]</b>. When LTI_GPC is True, MPAM_SP is the PAS in <b>LRPROT[1]</b> and <b>LRNSE</b>.</li> <li>PARTID is 0.</li> <li>PMG is 0.</li> </ul> <p>When <b>LRRESP</b> is FaultAbort, FaultRAZWI or FaultPRI, this signal is not valid.</p> <p>This signal is only present when LTI_MPAM_SUPPORT != False.</p>

Table 5-1 Response channel signals (continued)

Signal	Category	Width	Description
<b>LRMECID</b>	Translation	LTI_MECID_WIDTH	Memory Encryption Context Identifier (MECID). When { <b>LRNSE</b> , <b>LRPROT</b> [1]} != Realm, this signal must be 0. When <b>LAMMUV</b> is LOW, <b>LRMECID</b> must be 0 <sup>b</sup> .  When <b>LRRESP</b> is FaultAbort, FaultRAZWI or FaultPRI, this signal is not valid.
<b>LRLOOP</b>	Translation	LTI_LOOP_WIDTH	Loopback signaling. Must match the value of <b>LALOOP</b> in the request.
<b>LRUSER</b>	Impdef	LTI_LRUSER_WIDTH	IMPLEMENTATION DEFINED additional signaling.

- a. This rule does not apply to an LTI-B interface which has a different rule for **LRHWATTR** value when **LAMMUV** is LOW. For more details, see Issue B.
- b. This rule does not apply to an LTI-B interface which has a different rule for **LRMECID** value when **LAMMUV** is LOW. For more details, see Issue B.

## 5.2 LRRESP details

This section gives further information about **LRRESP**.

### 5.2.1 Restrictions based on LATRANS

[Table 5-2](#) shows the permitted encodings of **LRRESP**, depending on the value of **LATRANS** in the request.

**Table 5-2 Response channel LATRANS restrictions**

<b>LATRANS</b>	<b>LRRESP encodings permitted when LTI_MMU is True and LAMMUV is HIGH</b>	<b>LRRESP encodings permitted when LTI_MMU is False or LAMMUV is LOW</b>
SPEC	Success, FaultRAZWI	Success, FaultRAZWI
R	Success, FaultAbort, FaultRAZWI, FaultPRI	Success, FaultAbort
W	Success, FaultAbort, FaultRAZWI, FaultPRI	Success, FaultAbort
RW	Success, FaultAbort, FaultRAZWI, FaultPRI	Success, FaultAbort
CMO	Success, FaultAbort, FaultRAZWI, FaultPRI	Success, FaultAbort
R-CMO	Success, Downgrade1, FaultAbort, FaultRAZWI, FaultPRI	Success, FaultAbort
W-CMO	Success, FaultAbort, FaultRAZWI, FaultPRI	Success, FaultAbort
UNSPEC	FaultRAZWI	FaultRAZWI <sup>a</sup>
DCMO	Success, Downgrade2, FaultAbort, FaultRAZWI, FaultPRI	Success, FaultAbort
R-DCMO	Success, Downgrade1, Downgrade2, FaultAbort, FaultRAZWI, FaultPRI	Success, FaultAbort
DHCMO	Success, FaultRAZWI	Success, FaultRAZWI
DCP	Success, FaultRAZWI	Success, FaultRAZWI
W-DCP	Success, Downgrade1, FaultAbort, FaultRAZWI, FaultPRI	Success, FaultAbort

a. This is always FaultRAZWI because the transaction is always terminated without an error response. No fault is reported in the SMMU.

### 5.2.2 Downgrade types

The LTI response might require the transaction type to be downgraded when the translation gives permission for part of the operation but does not give permission for another part of the operation. [Table 5-3](#) shows the transaction type changes when a downgrade response is received.

**Table 5-3 Response channel downgrade types**

<b>LATRANS</b>	<b>LRRESP</b>	<b>Translated transaction type</b>	<b>Effect</b>
R-CMO	Downgrade1	R	The CMO part of the operation is not performed
DCMO	Downgrade2	CMO	Change to the equivalent non-destructive CMO

Table 5-3 Response channel downgrade types (continued)

LATRANS	LRRESP	Translated transaction type	Effect
R-DCMO	Downgrade1	R	The CMO part of the operation is not performed
R-DCMO	Downgrade2	R-CMO	Change to the equivalent non-destructive R-CMO
W-DCP	Downgrade1	W	The directed cache prefetch part of the operation is not performed

### 5.2.3 Restrictions based on LAFLOW

Table 5-4 shows the permitted encodings of LRRESP depend on the value of LAFLOW in the request.

Table 5-4 Response channel restrictions based on LAFLOW

LAFLOW	LRRESP encodings permitted
Stall	Success, Downgrade1, Downgrade2, FaultAbort, FaultRAZWI
NoStall	Success, Downgrade1, Downgrade2, FaultAbort, FaultRAZWI
PRI	Success, Downgrade1, Downgrade2, FaultAbort, FaultRAZWI, FaultPRI
ATST	Success, Downgrade1, Downgrade2, FaultAbort, FaultRAZWI

### 5.2.4 Out of range address

When LTI\_MMU is True and LAADDR[63:LTI\_LRADDR\_WIDTH] != 0 and any of the following conditions are true, LRRESP must be FaultAbort or FaultRAZWI:

- LAMMUV is LOW
- LAMMUV is HIGH and LAFLOW = ATST and LAIDENT is HIGH

5.3 Attribute restrictions for specific transaction types

Some transaction types require certain attributes. Table 5-5 describes the restrictions that apply to **LRATTR** depending on the transaction type that is given by combining **LATRANS** and **LRRESP**, taking account of any downgrade required by **LRRESP**, where required.

Table 5-5 Attribute restrictions for specific transaction types

Transaction type after downgrade	Legal values of LRATTR
CMO, DCMO, DHCMO	Normal Write-Back Allocate Outer Shareable
	Normal Write-Back Allocate Non-shareable
R-CMO, R-DCMO, W-DCP	Normal Write-Back No-Allocate Outer Shareable
	Normal Write-Back Allocate Outer Shareable
DCP	Normal Write-Back No-Allocate Outer Shareable
	Normal Write-Back Allocate Outer Shareable
	Normal Write-Back No-Allocate Non-shareable
	Normal Write-Back Allocate Non-shareable
SPEC	Device-nGnRnE
	Device-nGnRE
	Device-nGRE
	Device-GRE
	Normal Non-cacheable
	Normal Inner Non-cacheable Outer Cacheable
	Normal Write-Back Allocate Outer Shareable
	Normal Write-Back Allocate Non-shareable

There is no attribute restriction for **LRATTR** when **LATRANS** is R, W, RW, W-CMO, or UNSPEC.

**Note**

In Issue A and Issue B, W-CMO had attribute restrictions on **LRATTR**. This is no longer required for Issue C.



# Chapter 6

## Completion channel

This chapter defines the LTI completion (LC) channel:

- [Signals on page 6-58](#)
- [Completion channel characteristics on page 6-59](#)

6.1 Signals

Table 6-1 describes the signals in the LC channel.

Table 6-1 Completion channel signals

Signal	Category	Width	Description
LCVALID	Transport	1	Channel valid. When this signal is LOW, other TX signals on the LC channel are not valid.
LCCREDIT	Transport	1	Channel credit grant. <b>LCCREDIT</b> is an RX signal which flows in the other direction from other LC channel signals. It is not affected by <b>LCVALID</b> .
LCCTAG	Flow	1	Translation completion tag. <b>LCCTAG</b> must match the value that is given in <b>LRCTAG</b> .
LCUSER	Impdef	LTI_LCUSER_WIDTH	IMPLEMENTATION DEFINED additional signaling.

## 6.2 Completion channel characteristics

Completions can be returned in any order.

### 6.2.1 Deadlock avoidance

When a translation response is received by an LTI Manager, the completion must be returned without dependence on either:

- Subsequent software activity.
- Return of other translation responses for which **LAFLOW** = Stall.

### 6.2.2 Use of LTI translations for multiple transactions

In most cases, each untranslated transaction causes an LTI request and response. However, it is possible to use a single LTI transaction for multiple untranslated transactions if the following conditions apply:

- The LTI response is not a fault indicated by **LRRESP** = FaultAbort, FaultRAZWI, or FaultPRI.
- All data that is accessed by the transactions is within the same single 4KB address region.
- All Context and Transaction fields in the translation request would be the same for all transactions.
- The completion is still returned on the LC channel in reasonable time.

All transactions using the translation must be globally observed before the completion message is sent by the LTI Manager.

CPU barrier instructions that must wait for completion of an invalidation might block while awaiting LC messages. The block may occur even if the translation used for that transaction has not been invalidated. If LC messages take a long time to return, it can impact CPU performance.

It is recommended that a single LTI response is only shared between transactions that can be issued together and are all outstanding at the same time, so that the overall latency to return the LC message is not substantially larger than the DRAM access latency. In most situations, it is better for the LTI Manager to rely on the translation caching of the LTI Subordinate and use a separate LTI request for each transaction, even if the LTI Manager knows that the translation is likely to be reused.



# Chapter 7

## Interface management

This chapter describes the LTI interface management function:

- [\*Interface management overview on page 7-62\*](#)
- [\*Open and close handshake on page 7-63\*](#)
- [\*Properties of interface states on page 7-64\*](#)
- [\*Management Signals on page 7-65\*](#)
- [\*LMACTIVE on page 7-65\*](#)

7.1
Interface management overview

Signals with the LM prefix manage opening and closing the interface to enable power and clock control.

Table 7-1 describes the interface management signals.

Table 7-1 Interface management signals

Signal	Driven by	Width	Description
LMOPENREQ	Manager	1	LTI interface open request
LMOPENACK	Subordinate	1	LTI interface open acknowledge
LMACTIVE	Manager	1	Request to open the interface or keep it open
LMASKCLOSE	Subordinate	1	Request to close the interface

## 7.2 Open and close handshake

The **LMOPENREQ** and **LMOPENACK** signals control the LTI interface state. The LTI interface can be in one of the four states shown in [Table 7-2](#).

**Table 7-2 LTI states**

Interface state	<b>LMOPENREQ</b>	<b>LMOPENACK</b>
ST_CLOSED	0	0
ST_OPENING	1	0
ST_OPEN	1	1
ST_CLOSING	0	1


The LTI interface transitions through the states in the following order:

1. **LMOPENREQ** can transition from LOW to HIGH only if **LMOPENACK** is LOW.
2. **LMOPENREQ** can transition from HIGH to LOW only if **LMOPENACK** is HIGH.
3. **LMOPENACK** can transition from LOW to HIGH only if **LMOPENREQ** is HIGH.
4. **LMOPENACK** can transition from HIGH to LOW only if **LMOPENREQ** is LOW.

There must be no combinatorial paths between **LMOPENACK** and **LMOPENREQ** in either direction. A consequence of this is that the interface must spend at least one cycle in each state before moving to the next state.

Upon reset, the LTI interface is in state ST\_CLOSED.

[Figure 7-1](#) shows how **LMOPENREQ** and **LMOPENACK** correspond to the interface states.



**Figure 7-1 Interface states**

## 7.3 Properties of interface states

The Manager can only issue new requests on the LA channel when in state ST\_OPEN. **LAVALID** and **LCVALID** must be deasserted when **LMOPENREQ** is deasserted.

The Manager must wait for all outstanding responses on the LR channel and send all outstanding completions on the LC channel before transitioning from state ST\_OPEN to state ST\_CLOSING. **LMOPENREQ** must be asserted while there are outstanding transactions on the interface. The Manager must not deassert **LMOPENREQ** until the cycle after it has asserted **LCVALID** for the completion.

**LACREDIT** and **LCCREDIT** can only be asserted in states ST\_OPEN and ST\_CLOSING. **LACREDIT** and **LCCREDIT** must be deasserted when **LMOPENACK** is deasserted.

**LRCREDIT** can only be asserted in state ST\_OPEN. **LRCREDIT** must be deasserted when **LMOPENREQ** or **LMOPENACK** are deasserted.

All credits on all channels are lost when in state ST\_CLOSED. When the state ST\_OPEN is entered, each channel TX has zero credits.



## 7.4 Management Signals

This section describes the behavior of the interface management signals.

### 7.4.1 LMASKCLOSE

The **LMASKCLOSE** signal enables the Subordinate to request that the interface is to be closed. For example, **LMASKCLOSE** may be asserted in response to a quiescence request on a Q-Channel interface on the Subordinate.

When **LMASKCLOSE** is asserted by the Subordinate and **LMACTIVE** is deasserted by the Manager, the Manager must, in a timely manner, either:

- Deassert **LMOPENREQ**, to move into **ST\_CLOSING**.
- Assert **LMACTIVE**, to enable the Manager to issue new LTI requests. The Subordinate will usually then deassert **LMASKCLOSE**.

**LMASKCLOSE** must not be asserted when **LMOPENACK** is deasserted.

### 7.4.2 LMACTIVE

The **LMACTIVE** signal serves two purposes:

- When asserted while the interface is closed, it indicates that the system should provide clock and power to the Subordinate and the interface can be opened.
- When asserted while the interface is opened, it indicates that the Subordinate should not request closing the interface.

There are no protocol rules linking **LMACTIVE** to outstanding LTI requests, however **LMACTIVE** is normally asserted while any LTI requests are outstanding.

**LMACTIVE** must be glitch-free and suitable for sampling in a different clock domain.

The Subordinate is permitted to remain in state **ST\_OPENING** indefinitely when **LMACTIVE** is not asserted.

The Subordinate is permitted to assert **LMASKCLOSE** when **LMACTIVE** is asserted. This is because there might be a delay between **LMASKCLOSE** being asserted and it affecting **LMACTIVE**. However, it is expected that the Subordinate deasserts **LMASKCLOSE** when it detects that **LMACTIVE** is asserted.

The Manager is permitted to assert and deassert **LMACTIVE** without asserting **LMOPENREQ**. This is because **LMACTIVE** might be driven combinatorially, before **LMOPENREQ** can be asserted.

#### Expected usage of LMACTIVE

A component can use an AXI **AWAKEUP** interface as a combinatorial input to **LMACTIVE**, because **AWAKEUP** is also required to be driven from a register and be glitch-free. It is expected that when **LMACTIVE** is asserted:

- If the Subordinate implements a Q-Channel, the Subordinate asserts **QACTIVE**.
- The Subordinate will deny Q-Channel quiescence requests.
- The Manager ignores **LMASKCLOSE**.

Examples of the use of **LMACTIVE** include:

- **LMASKCLOSE** might be asserted by the Subordinate when **LMACTIVE** is deasserted, but the new activity begins at the Manager before it begins to close the LTI interface. In this case, it asserts **LMACTIVE** and ignores **LMASKCLOSE**.
- The Manager might assert **LMACTIVE** to give early notice to the Subordinate to start its clocks, before the Manager is ready for the interface to be opened.

## Opening sequence example

Figure 7-2 shows an example of an interface opening sequence.

1. The Manager asserts **LMACTIVE** and **LMOPENREQ** to request opening the interface.
  - a. The Manager might assert **LMACTIVE** before **LMOPENREQ**.
  - b. It is permitted, but not expected, for the Manager to assert **LMACTIVE** after asserting **LMOPENACK**.
2. The Subordinate asserts **LMOPENACK** to accept opening the interface, and asserts **LACREDIT** and **LCCREDIT** to send request and completion credits. These can be asserted in any cycle that **LMOPENACK** is asserted.
3. The Manager sees that **LMOPENACK** is asserted and in the next cycle, asserts **LRCREDIT** to send response credits and starts providing LR credits. It also uses LA credits to start issuing requests on the LA channel.





Figure 7-2 Example interface opening sequence

## Closing sequence examples

Figure 7-3 on page 7-67 shows an interface closing sequence that is initiated by the Subordinate.


1. The Subordinate observes **LMACTIVE** is not asserted and requests that the interface be closed by asserting **LMASKCLOSE**.
2. The Manager accepts the request to close the interface by deasserting **LMOPENREQ**.
3. The Subordinate completes the close sequence by deasserting **LMOPENACK** and **LMASKCLOSE**.



**Figure 7-3 Closing sequence initiated by the Subordinate**

Figure 7-4 shows a close request that is ignored by the Manager.

1. The Subordinate requests that the interface be closed by asserting **LMASKCLOSE**.  
The Subordinate asserts **LMASKCLOSE** in the same cycle that the Manager asserts **LMACTIVE**, which indicates that the Manager has work to do, and will ignore **LMASKCLOSE**.
2. The Subordinate observes **LMACTIVE** and withdraws the interface closing request by deasserting **LMASKCLOSE**.



**Figure 7-4 Denied interface closing sequence**

The assertion of **LMACTIVE** and **LMASKCLOSE** are independent events, with no fixed relationship between them. Figure 7-4 shows them being asserted in the same cycle, but this is coincidental. A combinatorial path between the signals is not permitted.



## Chapter 8

# Clock and reset

This section describes the mapping strategy for the clock and reset. It contains the following section:

- [Clock and reset on page 8-70](#)

## 8.1 Clock and reset

An LTI interface is associated with a clock signal, **CLK**, and a reset signal, **RESETn**.

Table 8-1 shows the clock and reset signals.

Table 8-1 Clock and reset signals

Signal	Driven by	Width (bits)	Description
CLK	External	1	Global clock signal
RESETn	External	1	Global reset signal

Typically, an LTI interface shares its clock and reset with other interfaces on a component. For this reason, the clock and reset signals do not have an LTI-specific prefix in this specification.

An implementation might give the clock and reset signals different names from those signals used in the specification, or employ a different clock and reset strategy. It is recommended that there is a mapping between the clock and reset signals in an implementation and the signals that are defined here.

The signals that are not defined as asynchronous are sampled on the rising edge of **CLK**.

**RESETn** is asserted asynchronously and deasserted synchronously with **CLK**.

**RESETn** is active LOW.

- When **RESETn** is LOW, it is asserted and the other interface signals can be any value.
- When **RESETn** is HIGH, it is deasserted and the interface runs normally.

On the first rising edge of **CLK** where **RESETn** is HIGH, the following signals must be 0:

- **LxVALID**
- **LxCREDIT**
- **LMOPENREQ**
- **LMOPENACK**
- **LMASKCLOSE**

# Chapter 9

## Pipelining

This chapter defines pipelining requirements for LTI. It contains the following section:

- [\*Pipelining between Manager and Subordinate interfaces on page 9-72\*](#)

## 9.1 Pipelining between Manager and Subordinate interfaces

Pipeline stages or registers can be added to the signals between LTI Manager and Subordinate interfaces. The number of pipeline stages applied must comply with the following rules:

- All signals on each of the LA, LR, and LC channels must be pipelined by the same number of cycles as all other signals in the same channel going in the same direction.
- **LMOPENREQ** must be pipelined by at least as many cycles as **LAVALID**, **LRCREDIT**, and **LCVALID**.
- **LMOPENACK** and **LMASKCLOSE** must each be pipelined by the same number of cycles, and both by at least as many cycles as **LACREDIT**, **LRVALID** and **LCCREDIT**.

It is expected that in most implementations that require pipelining, all LTI signals that go in the same direction are pipelined by the same number of cycles.



# Chapter 10

## Interoperability

This appendix describes how to connect interfaces with different properties. It contains the following sections:

- [\*LTI-A compatibility on page 10-74\*](#)
- [\*LTI\\_MMU and LTI\\_GPC properties on page 10-75\*](#)
- [\*MPAM compatibility on page 10-76\*](#)
- [\*LAMECID and LAHWATTR signals compatibility on page 10-77\*](#)

## 10.1 LTI-A compatibility

Table 10-1 shows the compatibility between LTI-A Manager and Subordinate interfaces with LTI-B and onwards Subordinate.

**Table 10-1 Compatibility between LTI-A Manager and Subordinate with LTI-B and onwards**

	<b>LTI-A Subordinate</b>	<b>Subordinate with LTI-B and onwards</b>
LTI-A Manager	Compatible	<p>Compatible if LTI_MMU = True. Otherwise, not compatible.</p> <p>Subordinate <b>LAMMUV</b> input is tied HIGH.  Subordinate <b>LAIDENT</b> input is tied LOW.  Subordinate <b>LRMECID</b> output unconnected  If LTI_GPC = True:</p> <ul style="list-style-type: none"> <li>Subordinate <b>LASECSID</b>[1] input is tied LOW</li> <li>Subordinate <b>LANSE</b> is tied LOW</li> <li>Subordinate <b>LRNSE</b> output unconnected</li> <li>Subordinate <b>LRMPAM.MPAM_SP</b>[0] output connected to Manager <b>LRMPAM.MPAM_NS</b> input</li> <li>Subordinate <b>LRMPAM.MPAM_SP</b>[1] output unconnected</li> </ul> <p>If LTI_GPC = False:</p> <ul style="list-style-type: none"> <li>Subordinate <b>LRMPAM.MPAM_NS</b> output connected to Manager <b>LRMPAM.MPAM_NS</b> input.</li> </ul> <p>If the Subordinate has an LTI-B interface <sup>a</sup>:</p> <ul style="list-style-type: none"> <li>Subordinate <b>LAMECID</b> input is tied to any value</li> <li>Subordinate <b>LAHWATTR</b> input is tied to any value</li> </ul>
Manager with LTI-B and onwards	Not compatible	See Table 10-2 on page 10-75.

- a. The **LAMECID** and **LAHWATTR** signals are only defined on an LTI-B interface. These signals are not described in this issue of the specification. For more details, see Issue B.

## 10.2 LTI\_MMU and LTI\_GPC properties

Table 10-2 shows the compatibility between a Manager and a Subordinate of LTI-B and onwards interfaces, according to the values of LTI\_MMU and LTI\_GPC properties.

**Table 10-2 Compatibility between LTI Manager and Subordinate interfaces**

LTI Manager	LTI Subordinate		
	LTI_MMU = True LTI_GPC = False	LTI_MMU = True LTI_GPC = True	LTI_MMU = False LTI_GPC = True
<b>LTI_MMU = True LTI_GPC = False</b>	Compatible	Compatible. Subordinate <b>LASECSID[1]</b> input is tied LOW Subordinate <b>LANSE</b> is tied LOW Subordinate <b>LRNSE</b> output unconnected Subordinate <b>LRMPAM.MPAM_SP[0]</b> output connected to Manager <b>LRMPAM.MPAM_NS</b> input Subordinate <b>LRMPAM.MPAM_SP[1]</b> output unconnected If the Subordinate has an LTI-B interface <sup>a</sup> : <ul style="list-style-type: none"> <li>Subordinate <b>LAMECID</b> is tied to 0</li> </ul>	Not compatible
<b>LTI_MMU = True LTI_GPC = True</b>	Not compatible	Compatible	Not compatible
<b>LTI_MMU = False LTI_GPC = True</b>	Not compatible	Compatible. Subordinate <b>LAADDR[63:LTI_LRADDR_WIDTH]</b> input is tied to all 0 Subordinate <b>LAFLOW</b> input is tied to any value Subordinate <b>LASECSID</b> is tied to any value Subordinate <b>LASID</b> is tied to any value Subordinate <b>LASSIDV</b> is tied to any value Subordinate <b>LASSID</b> is tied to any value Subordinate <b>LAPROT[2]</b> is tied to any value Subordinate <b>LAPROT[0]</b> is tied to any value Subordinate <b>LRPROT[2]</b> output unconnected Subordinate <b>LRPROT[0]</b> output unconnected Subordinate <b>LAIDENT</b> is tied to any value	Compatible

- a. The **LAMECID** signal is only defined on an LTI-B interface. These signals are not described in this issue of the specification. For more details, see Issue B.

## 10.3 MPAM compatibility

The compatibility of **LRMPAM** between the Manager and Subordinate is affected by properties **LTI\_MPAM\_SUPPORT** and **LTI\_GPC**.

When connecting a LTI Manager with **LTI\_MPAM\_SUPPORT** = **MPAM\_9\_1** to a LTI Subordinate with **LTI\_MPAM\_SUPPORT** = **MPAM\_12\_1**:

- Subordinate **LRMPAM.PARTID**[8:0] output is connected to Manager **LRMPAM.PARTID** input and Subordinate **LRMPAM.PARTID**[11:9] output is unconnected.
- Subordinate **LRMPAM.PMG** output is connected to Manager **LRMPAM.PMG** input.
- The connection of the PARTID space field **LRMPAM.MPAM\_SP** or **LRMPAM.MPAM\_NS** is also affected by **LTI\_GPC** property. See [Compatibility between LTI Manager and Subordinate interfaces on page 10-75](#) for more details.

When connecting a LTI Manager with **LTI\_MPAM\_SUPPORT** = **MPAM\_12\_1** to a LTI Subordinate with **LTI\_MPAM\_SUPPORT** = **MPAM\_9\_1**:

- Subordinate **LRMPAM.PARTID** output is connected to Manager **LRMPAM.PARTID**[8:0] input and Manager **LRMPAM.PARTID**[11:9] input is tied to 0.
- Subordinate **LRMPAM.PMG** output is connected to Manager **LRMPAM.PMG** input.
- The connection of the PARTID space field **LRMPAM.MPAM\_SP** or **LRMPAM.MPAM\_NS** is also affected by **LTI\_GPC** property. See [Compatibility between LTI Manager and Subordinate interfaces on page 10-75](#) for more details.

When connecting a LTI Manager with **LTI\_MPAM\_SUPPORT** != **False** to a LTI Subordinate with **LTI\_MPAM\_SUPPORT** = **False**, the system must add MPAM information. The default is **IMPLEMENTATION\_DEFINED**, but one option is:

- Manager **LRMPAM.PARTID** and **LRMPAM.PMG** inputs are tied to 0.
- When Manager **LTI\_GPC** is **True**, copy the physical address space {**LRNSE**, **LRPROT**[1]} onto Manager **LRMPAM.MPAM\_SP** input.
- When Manager **LTI\_GPC** is **False**, copy the physical address space **LRPROT**[1] onto Manager **LRMPAM.MPAM\_NS** input.

When connecting a LTI Manager with **LTI\_MPAM\_SUPPORT** = **False** to a LTI Subordinate with **LTI\_MPAM\_SUPPORT** != **False**, Subordinate **LRMPAM** output is unconnected.

## 10.4 LAMECID and LAHWATTR signals compatibility

Table 10-3 shows the compatibility of LAMECID and LAHWATTR signals between LTI-B and LTI-C interfaces.

Table 10-3 Compatibility of LAMECID and LAHWATTR signals

	LTI-B Subordinate	LTI-C Subordinate
LTI-B Manager	Compatible.	Compatible. Manager must drive LAMECID and LAHWATTR outputs to 0. Manager LAMECID and LAHWATTR outputs unconnected.
LTI-C Manager	Compatible. Manager LAMECID and LAHWATTR inputs are tied to 0.	Compatible.

For the compatibility of LAMECID and LAHWATTR signals between LTI-A and LTI-B interfaces, see Table 10-1 on page 10-74.

**Note**

The LAMECID and LAHWATTR signals are only defined on the LTI-B interface. These signals are not described in this issue of the specification. For more details, see Issue B.



# Appendix A

## Considerations for AXI5

This appendix describes how to map LTI concepts onto an AXI5 interface. It contains the following sections:

- [\*LATRANS mapping on page A-80\*](#)
- [\*LAATTR mapping on page A-81\*](#)
- [\*LAIDENT mapping on page A-82\*](#)
- [\*LRATTR mapping on page A-83\*](#)
- [\*xRESP mapping on page A-84\*](#)

## A.1 LATRANS mapping

Table A-1 shows the expected mapping of AXI5 transactions to LATRANS.

**Table A-1 LATRANS mapping**

AXI5 AR channel transactions	AXI5 AW channel transactions	LATRANS
-	StashTranslation	SPEC
ReadNoSnoop, ReadOnce	-	R
-	WriteNoSnoop, WriteUniquePtl, WriteUniqueFull, WriteNoSnoopFull, WriteDeferrable, WriteZero	W
-	AtomicLoad, AtomicSwap, AtomicCompare, AtomicStore <sup>a</sup>	RW
CleanShared, CleanInvalid, CleanSharedPersist	CMO	CMO
ReadOnceCleanInvalid	-	R-CMO
-	WritePtlCMO, WriteFullCMO	W-CMO
MakeInvalid	-	DCMO
ReadOnceMakeInvalid	-	R-DCMO
-	InvalidateHint	DHCMO
-	StashOnceShared, StashOnceUnique	DCP
-	WriteUniquePtlStash, WriteUniqueFullStash	W-DCP
-	UnstashTranslation	UNSPEC

a. AtomicStore operations are defined as type RW, not W, even though no read data is returned. This is required by the SMMUv3 architecture.

The following AXI5 transactions are not supported for mapping to LTI:

- ReadShared
- ReadClean
- WriteBackFull
- WriteEvictFull
- Prefetch
- DVM Complete



## A.2 LAATTR mapping

In a coherent memory system, all coherent Managers must use consistent attributes to the same memory location. The mapping of Armv8 memory types to AMBA memory types must be done consistently so this property is not broken.

Table A-2 shows the recommended mapping of the AXI5 **AxCACHE** and **AxDOMAIN** signals to **LAATTR** values.

**Table A-2 AxCACHE and AxDOMAIN mapping to LAATTR**

<b>AxCACHE</b>	<b>AxDOMAIN</b>	<b>LAATTR</b>
Device Non-bufferable	System	Device-nGnRnE
Device Bufferable	System	Device-nGnRE
Normal Non-cacheable Bufferable, Normal Non-cacheable Non-bufferable	System, Non-shareable, Shareable	Normal Non-cacheable
Write-Through No-allocate <sup>a</sup> , Write-Through Read and Write-Allocate <sup>b</sup>	Non-shareable, Shareable	Normal Non-cacheable
Write-Back No-allocate <sup>a</sup>	Shareable	Normal Write-Back No-allocate Outer Shareable
Write-Back Read and Write-Allocate <sup>b</sup>	Shareable	Normal Write-Back Allocate Outer Shareable
Write-Back No-allocate <sup>a</sup>	Non-shareable	Normal Write-Back No-allocate Non-shareable
Write-Back Read and Write-Allocate <sup>b</sup>	Non-shareable	Normal Write-Back Allocate Non-shareable

a. Includes Read-Allocate for writes, and Write-Allocate for reads

b. Includes Read-Allocate for reads, and Write-Allocate for writes

When **LATRANS** is DCP, W-CMO, W-DCP, R-CMO, or R-DCMO, the allocation hint in **LAATTR** is Allocate if the memory type in **AxCACHE** is Normal Non-cacheable or Write-Through.

### A.3 LAIDENT mapping

An AXI5 interface does not have an equivalent signal to **LAIDENT**.

When mapping AXI5 transactions to LTI, **LAIDENT** is always 0.

## A.4 LRATTR mapping

In a coherent memory system, all coherent Managers must use consistent attributes to the same memory location. The mapping of Armv8 memory types to AMBA memory types must be done consistently so this property is not broken.

Table A-3 shows the recommended mapping of the **LRATTR** values to the AXI5 **AxCACHE** and **AxDOMAIN** signals.

**Table A-3 LRATTR mapping to AxCACHE and AxDOMAIN**

<b>LRATTR</b>	<b>AxCACHE</b>	<b>AxDOMAIN</b>
Device-nGnRnE	Device Non-bufferable	System
Device-nGnRE	Device Bufferable	System
Device-nGRE		
Device-GRE		
Normal Non-cacheable	Normal Non-cacheable Bufferable	System
Normal Inner Non-cacheable Outer Cacheable		
Normal Write-Back No-allocate Outer Shareable	Write-Back No-allocate	Shareable
Normal Write-Back Allocate Outer Shareable	Write-Back Read and Write-Allocate	Shareable
Normal Write-Back No-allocate Non-shareable	Write-Back No-allocate	Non-shareable
Normal Write-Back Allocate Non-shareable	Write-Back Read and Write-Allocate	Non-shareable

It is recommended that transactions with **AxBURST** = **FIXED** are terminated with a **SLVERR** response. It is recommended that Managers which are translated by an SMMU do not use the **FIXED** burst type.

If **AxLOCK** = 1, **AxCACHE** is not permitted to indicate a Cacheable type without additional knowledge of the structure of the downstream interconnect. If an AXI5 transaction with **AxLOCK** = 1 translates to any Normal Write-Back memory type, it is recommended that it be output with **AxLOCK** = 0. It is recommended that Managers requiring semaphore-type operations use the AXI5 atomic transactions.

If **AWSNOOP** = **WriteUniqueFull**, **AWDOMAIN** is required to be **Shareable**. If translation of a **WriteUniqueFull** transaction results in an **AWDOMAIN** of **Non-shareable** or **System**, then **AWSNOOP** should be output as **WriteNoSnoop**.

For **WritePtlCMO** and **WriteFullCMO**, **AxDOMAIN** is required to be **Non-shareable** or **Shareable** which is only possible when **LRATTR** is **Normal Write-Back**. If **LRATTR** is not **Normal Write-Back**, **WritePtlCMO** and **WriteFullCMO** should be converted to **WriteNoSnoop**.

If **AWSNOOP** = **WriteDeferrable**, **AWDOMAIN** is required to be **SYS**. If the memory type in **LRATTR** is **Normal Write-Back**, it is recommended that the Manager terminates the transaction with a **SLVERR** response.

A.5 xRESP mapping

Table A-4 shows the relative mapping of LRRESP to AXI5 RRESP and BRESP signals when the transaction is terminated by the LTI Manager.

Table A-4 LRRESP to xRESP mapping	
LRRESP	xRESP
Success, Downgrade1, Downgrade2	If (LATRANS = SPEC or UNSPEC) xRESP is OKAY. Otherwise, xRESP is propagated from the downstream transaction.
FaultAbort	SLVERR
FaultRAZWI	OKAY
FaultPRI	TRANSFAULT

## A.6 Transactions that are legal in AXI5 and illegal in LTI

Certain transactions are legal in AXI5 but illegal in LTI. The following modifications are required to be made to transactions so that they are legal in LTI:

- Write transactions marked as Instruction (**AWPROT**[2] = 1) are converted to Data (**AWPROT**[2] = 0).
- ATST transactions (**AxMMUFLOW** = ATST and **AxMMUSSIDV** = 0) marked as Instruction (**AxPROT**[2] = 1) are converted to Data (**AxPROT**[2] = 0).
- ATST transactions (**AxMMUFLOW** = ATST and **AxMMUSSIDV** = 0) marked as Privileged (**AxPROT**[0] = 1) are converted to Unprivileged (**AxPROT**[0] = 0).

## A.7 Memory Tagging

The SMMUv3 architecture does not support MTE. If Memory Tagging is supported, it must not be used by transactions requiring translation, that is, when **LAMMUV** is HIGH.

When a transaction is received on the AR channel with **ARMMUVALID** HIGH, **ARTAGOP** must be 0b00, Invalid.

When a transaction is received on the AW channel with **AWMMUVALID** HIGH:

- **AWTAGOP** must be 0b00, Invalid.
- **WTAG** must be 0.
- **WTAGUPDATE** must be 0.

## Appendix B

# Considerations for DTI

This appendix describes how to map LTI concepts onto DTI-TBU.

- *DTI\_TBU\_TRANS\_REQ.PERM mapping on page B-88*
- *Special handling for specific LATRANS values on page B-89*
- *Attribute mapping on page B-91*
- *DTI\_TBU\_TRANS\_FAULT.FAULT\_TYPE mapping on page B-94*

B.1 DTI\_TBU\_TRANS\_REQ.PERM mapping

Table B-1 shows how the value of **LATRANS** in an LTI request is expected to map to a value of DTI\_TBU\_TRANS\_REQ.PERM in a DTI request.

Table B-1 DTI\_TBU\_TRANS\_REQ.PERM mapping

LATRANS	DTI_TBU_TRANS_REQ.PERM
SPEC, DCP, DHCMO	SPEC
R, CMO, R-CMO, DCMO, R-DCMO	R
W, W-DCP	W
RW, W-CMO	RW



## B.2 Special handling for specific LATRANS values

Some transaction types require special handling when calculating permissions and attributes.

### B.2.1 LATRANS = DCP

A cache stashing operation is only meaningful for Cacheable memory locations. If the final transaction attributes are not Normal Write-Back, convert **LRRESP** = Success into **LRRESP** = FaultRAZWI. The allocate hint does not affect **LRRESP**.

If DCP permission is not granted, convert **LRRESP** = Success into **LRRESP** = FaultRAZWI.

If neither R, W, or X permissions are not granted at the appropriate privilege level, convert **LRRESP** = Success into **LRRESP** = FaultRAZWI.

### B.2.2 LATRANS = W-DCP

A cache stashing operation is only meaningful for Cacheable, Shareable memory locations. If the final transaction attributes are not Normal Write-Back, or if the final shareability is Non-shareable, convert **LRRESP** = Success into **LRRESP** = Downgrade1.

If DCP permission is not granted, convert **LRRESP** = Success into **LRRESP** = Downgrade1.

### B.2.3 LATRANS = CMO

Cache Maintenance Operations do not have a memory type. If the calculated shareability is Non-shareable, return **LRATTR** = Normal Write-Back Allocate Non-shareable, otherwise return **LRATTR** = Normal Write-Back Allocate Outer Shareable.

### B.2.4 LATRANS = R-CMO

R-CMOs are intended to operate on Cacheable, Shareable memory locations. If the final transaction attributes are not Normal Write-Back, or if the final shareability is Non-shareable, convert **LRRESP** = Success into **LRRESP** = Downgrade1. The allocate hint does not affect **LRRESP**.

### B.2.5 LATRANS = DCMO

Cache Maintenance Operations do not have a memory type. If the calculated shareability is Non-shareable, return **LRATTR** = Normal Write-Back Allocate Non-shareable, otherwise return **LRATTR** = Normal Write-Back Allocate Outer Shareable.

If either W permission is not granted at the appropriate privilege level or DRE permission is not granted, convert **LRRESP** = Success into **LRRESP** = Downgrade2.

### B.2.6 LATRANS = R-DCMO

R-DCMOs are intended to operate on Cacheable, Shareable memory locations. If the final transaction attributes are not Normal Write-Back, or if the final shareability is Non-shareable, convert **LRRESP** = Success into **LRRESP** = Downgrade1. The allocate hint does not affect **LRRESP**.

Otherwise, if either W permission is not granted at the appropriate privilege level or DRE permission is not granted, convert **LRRESP** = Success into **LRRESP** = Downgrade2.

### B.2.7 LATRANS = DHCMO

Cache maintenance operations do not have a memory type. If the calculated shareability is Non-shareable, return **LRATTR** = Normal Write-Back Allocate Non-shareable, otherwise return **LRATTR** = Normal Write-Back Allocate Outer Shareable.

The context for computing whether or not the permissions are legal is as follows, where `resp` represents the DTI\_TBU\_TRANS\_RESP message or the DTI\_TBU\_TRANS\_RESPEX message:

```
effective_InD = (resp.INSTCFG == "Instruction");
effective_PnU = ((resp.PRIVCFG == "Use incoming") && LAPROT.PnU) || (resp.PRIVCFG == "Privileged");
if resp.BYPASS then
    if (resp.BP_TYPE == DPTBypass) || (resp.BP_TYPE == StreamBypass && LAFLOW == ATST) then
        dre = resp.DRE;
    else
        dre = '1';

    allow_r = '1';

    if resp.BP_TYPE == BPTBypass then
        allow_w = effective_PnU ? resp.ALLOW_PW : resp.ALLOW_UW;
    else
        allow_w = '1';

    allow_x = ({LRNSE, LRPROT.NS} != Non-secure) ||
        (LASECSID == Non-secure) ||
        (LASECSID == Secure && resp.ALLOW_NSX);

else
    dre = resp.DRE;
    allow_r = effective_PnU ? resp.ALLOW_PR : resp.ALLOW_UR;
    allow_w = effective_PnU ? resp.ALLOW_PW : resp.ALLOW_UW;
    allow_x = effective_PnU ? resp.ALLOW_PX : resp.ALLOW_UX;
```

Within this context, **LRRESP** = Success is converted into **LRRESP** = FaultRAZWI if the following expressions is true:

```
LAMMUV && ((!effective_InD && !allow_r) || (effective_InD && !allow_x) || !allow_w || !dre)
```

## B.3 Attribute mapping

This section describes the mapping between LTI attributes and Armv8 attributes used by DTI.

Table B-2 shows the meanings of the abbreviations used in this section.

**Table B-2 Attribute abbreviations**

Abbreviation	Meaning
iNC	inner Non-cacheable
iWT	inner Write-Through
iWB	inner Write-Back
oNC	outer Non-cacheable
oWT	outer Write-Through
oWB	outer Write-Back attributes

### B.3.1 LTI to Armv8 conversion

In all cases the Armv8 type allocate and transient hints are the same for Inner and Outer cacheability domains.

Table B-3 shows the LTI to Armv8 conversion values.

**Table B-3 LTI to Armv8 attribute conversion**

LTI Attribute	Armv8 type	Armv8 shareability
Device-nGnRnE	Device-nGnRnE	Outer Shareable
Device-nGnRE	Device-nGnRE	Outer Shareable
Device-nGRE	Device-nGRE	Outer Shareable
Device-GRE	Device-GRE	Outer Shareable
Normal Non-cacheable	Normal-iNC-oNC	Outer Shareable
Normal Inner Non-cacheable Outer Cacheable		
Normal Write-Back No-allocate Outer Shareable	Normal-iWB-oWB Read No-allocate Write No-allocate Non-transient	Outer Shareable
Normal Write-Back Allocate Outer Shareable	Normal-iWB-oWB Read-Allocate Write-Allocate Non-transient	Outer Shareable
Normal Write-Back No-allocate Non-shareable	Normal-iWB-oWB Read No-allocate Write No-allocate Non-transient	Non-shareable
Normal Write-Back Allocate Non-shareable	Normal-iWB-oWB Read-Allocate Write-Allocate Non-transient	Non-shareable

### B.3.2 Armv8 to LTI conversion

**Table B-4 Armv8 to LTI attribute conversion**

Armv8 type	Armv8 shareability	LTI Attribute
Device-nGnRnE	Outer Shareable	Device-nGnRnE
Device-nGnRE	Outer Shareable	Device-nGnRE
Device-nGRE	Outer Shareable	Device-nGRE
Device-GRE	Outer Shareable	Device-GRE
Normal-iNC-oNC, Normal-iWT-oNC, Normal-iWB-oNC	Non-shareable, Outer Shareable, Inner Shareable	Normal Non-cacheable
Normal-iNC-oWT, Normal-iWT-oWT, Normal-iWB-oWT, Normal-iNC-oWB, Normal-iWT-oWB	Non-shareable, Outer Shareable, Inner Shareable	Normal Inner Non-cacheable Outer Cacheable
Normal-iWB-oWB	Outer Shareable, Inner Shareable	Either: <ul style="list-style-type: none"> <li>Normal Write-Back No-allocate Outer Shareable</li> <li>Normal Write-Back Allocate Outer Shareable</li> </ul> Depending on the transaction type and Armv8 Outer Read-Allocate and Write-Allocate hints, as described in <a href="#">Table B-5 on page B-92</a> .
Normal-iWB-oWB	Non-shareable	Either: <ul style="list-style-type: none"> <li>Normal Write-Back No-allocate Non-shareable</li> <li>Normal Write-Back Allocate Non-shareable</li> </ul> Depending on the transaction type and Armv8 Outer Read-Allocate and Write-Allocate hints, as described in <a href="#">Table B-5 on page B-92</a> .

For transactions with Armv8 memory type Normal-iWB-oWB, [Table B-5](#) shows how the choice between No-allocate and Allocate in LTI is chosen.

**Table B-5 Armv8 to LTI allocation hint mapping**

LATRANS	LTI Allocation hint depends on
R, R-CMO, R-DCMO	Armv8 Outer Read-Allocate
W, W-DCP, RW, W-CMO, DCP	Armv8 Outer Write-Allocate
CMO, DCMO, SPEC, DHCMO	Always allocate

Although this section defines an allocation hint for all transaction types, it is ignored by the system for many transactions. For example:

- SPEC transactions are terminated after translation is complete, and so the allocation hint is ignored.
- CMO, R-CMO, DCMO, R-DCMO, DHCMO, and W-CMO transactions are designed to de-allocate memory locations from caches and so the allocation hint is expected to be ignored by the system.

- DCP and W-DCP transactions are explicit cache allocating transactions, so the allocation hint is expected to be ignored by the system.

B.4 DTI\_TBU\_TRANS\_FAULT.FAULT\_TYPE mapping

Table B-6 shows the mapping for DTI\_TBU\_TRANS\_FAULT.FAULT\_TYPE.

Table B-6 DTI\_TBU\_TRANS\_FAULT.FAULT\_TYPE mapping

DTI_TBU_TRANS_FAULT.FAULT_TYPE	LRRESP
NonAbort	FaultRAZWI
Abort	FaultAbort This value of DTI_TBU_TRANS_FAULT.FAULT_TYPE does not occur when <b>LATRANS</b> = SPEC, DCP, or DHCMO.
StreamDisabled	If ( <b>LATRANS</b> = SPEC, DCP, or DHCMO) FaultRAZWI else FaultAbort.
GlobalDisabled	If ( <b>LATRANS</b> = SPEC, DCP, or DHCMO) FaultRAZWI else FaultAbort.
TranslationPRI	FaultPRI This value of DTI_TBU_TRANS_FAULT.FAULT_TYPE does not occur when <b>LATRANS</b> = SPEC, DCP, or DHCMO.
TranslationStall	Not applicable

## Appendix C

# Considerations for PCIe

This appendix describes the integration for PCIe. It contains the following sections:

- [PCIe integration on page C-96](#)

## C.1 PCIe integration

This section is informative and provides recommendations for PCIe integration.

The LTI\_MMU property must be True for PCIe Root Ports (RP).

Table C-1 describes how a PCIe RP should drive certain LA channel signals.

**Table C-1 Request channel PCIe integration**

Signal	Description
<b>LAVC</b>	<p>A PCIe RP implementation is permitted, but not required, to use multiple LTI Virtual Channels to help break protocol dependencies. See <a href="#">Virtual Channels on page 2-28</a>.</p> <p>Root Ports implementing LTI interfaces can be one of two types:</p> <ol style="list-style-type: none"> <li>1. Fully Buffered. A Fully Buffered implementation can temporarily backpressure for flow control reasons but must not require progress of downstream transactions before it can accept responses on the LR channel. This requires implementing a buffer large enough to accept all outstanding LR responses.</li> <li>2. Backpressuring. Backpressure implementation can stop granting credits on the LR channel when the RP cannot issue downstream transactions into the system. As a result, LR responses are prevented from being accepted for LA requests that have already been issued.</li> </ol> <p>It is recommended that the LTI request is performed before the point of ordering in the PCIe RP, typically using Fully Buffered implementation.</p> <p>For Fully Buffered LTI implementations, posted and non-posted requests can use the same VC.</p> <p>For Backpressuring LTI implementations, different Virtual Channels are used for posted and non-posted requests to ensure that posted requests can forward progress when non-posted requests cannot.</p> <p>Different Virtual Channels can also be used for different traffic classes.</p>
<b>LAOGV</b>	<p>For Fully Buffered implementations this signal is 0, because they can accept LR channel responses in any order.</p> <p>Backpressuring implementations must use order groups to ensure that posted writes remain in order where required.</p>
<b>LAFLOW</b>	<p>If the request is an ATS translated request, this signal is 1, ATST. Otherwise this signal is 2, NoStall.</p>
<b>LASECSID</b>	<p>If the T bit in the TLP is 0, <b>LASECSID</b> is Non-secure.</p> <p>If the T bit in the TLP is 1, <b>LASECSID</b> is Realm.</p> <p>The Secure and Root worlds are not intended to be accessed by PCIe Root Ports.</p>
<b>LAMMUV</b>	<p>This signal is 1.</p>
<b>LASID</b>	<p><b>LASID[15:0]</b> is the Requester ID, otherwise known as BDF (Bus, Device, Function). Higher-order bits of <b>LASID</b> uniquely identify the PCIe segment in the StreamID space that is used by the SMMU.</p>
<b>LASSIDV</b>	<p>If the request has a PASID header, this signal is 1. Otherwise, the signal is 0.</p>
<b>LASSID</b>	<p>This signal is the PASID.</p>



**Table C-1 Request channel PCIe integration (continued)**

Signal	Description
<b>LAPROT</b>	<b>Bit [0], PnU</b> If the request has a PASID header and Priv = 1, this bit is 1. Otherwise it is 0.
	<b>Bit [1], NS</b> This signal is 1. The Secure and Root worlds are not intended to be accessed by PCIe RPs.
	<b>Bit [2], InD</b> If the request has a PASID header and Exe = 1, this bit is 1. Otherwise it is 0.
<b>LANSE</b>	This signal is the same as the T bit in the TLP. If T is 0, the PAS will be Non-secure. If T is 1, the PAS will be Realm.
<b>LAATTR</b>	<b>If No_snoop is set</b> Normal Non-cacheable
	<b>If No_snoop is not set and TH is 0</b> Normal Write-Back Allocate or Non-allocate Outer Shareable
	<b>If No_snoop is not set and TH is 1</b> Normal Write-Back Allocate Outer Shareable
<b>LAIDENT</b>	This signal is recommended to be 0.



# Appendix D

## Considerations for coherent interfaces

This appendix describes using LTI for transactions originated from devices with coherent interfaces, such as CXL.cache or CHI. The requests from CXL.cache are converted to the CHI protocol before they use LTI for translation. The coherent interfaces are expected to use translated addresses to enable the coherency protocol. The snoop request does not come to LTI and is not covered in this specification. The transaction request comes to LTI and does not require stage 1 or stage 2 translation. The SMMU only performs permission checks if it is configured in such a way, including *Granule Protection Checks* (GPC) and *Device Permission Table* (DPT) checks. It contains the following sections:

- [LTI properties on page D-100](#)
- [LA mapping from CHI on page D-101](#)
- [LATRANS mapping on page D-102](#)
- [LAATTR mappings on page D-104](#)
- [LRATTR mappings on page D-105](#)
- [CHI completion response flit opcode mapping on page D-106](#)
- [Transaction flow examples on page D-107](#)

## D.1 LTI properties

Table D-1 shows the recommended LTI property values when mapping to CHI properties.

**Table D-1 LTI properties mapping**

LTI property	Value
LTI_SSID_WIDTH	0
LTI_OG_WIDTH	0
LTI_LRADDR_WIDTH	Corresponds to the CHI property, Req_Addr_Width
LTI_TLBLOC_WIDTH	0
LTI_GPC	1
LTI_MMU	1

## D.2 LA mapping from CHI

When mapping from CHI, the **LAMMUV** signal is driven depending on whether SMMU translation is required.

If the CHI request has come from CXL.cache, **LAMMUV** must be 0.

Table D-2 shows the recommended mapping of CHI request fields to LA channel signals, depending on the value of **LAMMUV**.

**Table D-2 LA mapping**

LA signal	When LAMMUV is	
	0	1
<b>LAFLOW</b>	Not valid.	Set to ATST.
<b>LASECSID</b>	Not valid.	<b>LASECSID</b> = SecSID1 ? Realm : Non-secure
<b>LASID</b>	Not valid.	<b>LASID</b> [15:0] is the CHI request flit, StreamID. Higher-order bits of <b>LASID</b> uniquely identify the host port Segment Number in the StreamID space that is used by the SMMU.
<b>LASSIDV</b>	Not valid.	Set to 0.
<b>LAOGV</b>	It is recommended for the Host Port to maintain the order and set <b>LAOGV</b> to 0. However, if the Host Port expects the LTI responses to be in order, this bit can be driven to 1 to create a single order group for such transactions.	
<b>LAADDR</b>	<b>LAADDR</b> [LTI_LRADDR_WIDTH-1:0] is the CHI request flit, Addr. <b>LADDR</b> [63:LTI_LRADDR_WIDTH] is 0.	
<b>LAPROT[1]</b>	This signal is CHI request flit, NS.	
<b>LANSE</b>	This signal is CHI request flit, NSE.	
<b>LAIDENT</b>	Set to 1.	

## D.3 LATRANS mapping

Table D-3 shows the recommended mappings of the CHI request flit, Opcode, to the LATRANS values in IO coherent transactions.

**Table D-3 LATRANS mappings in IO coherent transactions**

CHI request flit, Opcode	LATRANS
ReadNoSnp ReadOnce	R
ReadOnceCleanInvalid	R-CMO
ReadOnceMakeInvalid	R-DCMO
WriteNoSnp WriteNoSnpDef WriteNoSnpZero WriteUniquePtl WriteUniqueFull WriteUniqueZero	W
WriteNoSnpPtl+(P)CMO WriteNoSnpFull+(P)CMO WriteUniquePtl+(P)CMO WriteUniqueFull+(P)CMO	W-CMO
WriteUniquePtlStash WriteUniqueFullStash	W-DCP
StashOnce*	DCP
CleanShared CleanSharedPersist* CleanInvalid CleanInvalidPoPA	CMO
MakeInvalid	DCMO
AtomicStore AtomicLoad AtomicSwap AtomicCompare	RW

Table D-4 on page D-103 shows the recommended mappings of the CHI request flit, Opcode, to the LATRANS values in fully coherent transactions.

When DPT is enabled, the write access check in DPT is not enforced for fully coherent transactions in this issue of the specification.

**Table D-4 LATRANS mappings in fully coherent transactions**

CHI request flit, Opcode	LATRANS
ReadShared	R
ReadClean	
ReadNotSharedDirty	
ReadUnique	
ReadPreferUnique	
MakeReadUnique	
MakeUnique	
CleanUnique	
Evict	
WriteEvictFull	
WriteEvictOrEvict	
WriteCleanFull	
WriteCleanFull+(P)CMO	
WriteBack	
WriteBackFull+(P)CMO	

The CHI protocol transaction, PrefetchTgt, is not supported for mappings to LTI.

If a PrefetchTgt transaction is received, it is recommended that the request is discarded.

## D.4 LAATTR mappings

In a coherent memory system, all coherent Managers must use consistent attributes to the same memory location. Therefore, the mapping of Armv8 memory types to AMBA® memory types must be consistent.

Table D-5 shows the recommended mappings of the CHI request fields, MemAttr, SnpAttr, and Order to LAATTR values.

**Table D-5 LAATTR mapping**

CHI request flit fields								
MemAttr[3:0]						CHI memory type	LAATTR	
[1]	[3]	[2]	[0]					
Device	Allocate	Cacheable	EWA	SnpAttr	Order[1:0]			
1	0	0	0	0	11			Device nRnE
1	0	0	1	0	11		Device nRE	Device-nGnRE
1	0	0	1	0	00, 10		Device RE	Device-nGRE
0	0	0	0	0	00, 10		Non-cacheable Non-bufferable	Normal Non-cacheable
0	0	0	1	0	00, 10		Non-cacheable Bufferable	Normal Non-cacheable
0	0	1	1	0	00, 10		Non-snoopable Write-Back No-allocate	Normal Write-Back No-allocate Non-shareable
0	1	1	1	0	00, 10		Non-snoopable Write-Back Allocate	Normal Write-Back Allocate Non-shareable
0	0	1	1	1	00, 10		Snoopable Write-Back No-allocate	Normal Write-Back No-allocate Outer Shareable
0	1	1	1	1	00, 10		Snoopable Write-Back Allocate	Normal Write-Back Allocate Outer Shareable



## D.5 LRATTR mappings

In a coherent memory system, all coherent Managers must use consistent attributes to the same memory location. Therefore, the mapping of Armv8 memory types to AMBA® memory types must be consistent.

Table D-6 shows the recommended mappings of the CHI request fields, MemAttr, SnpAttr, and Order to **LRATTR** values.

Table D-6 LRATTR mapping

LRATTR	CHI request flit fields						CHI memory type
	MemAttr[3:0]						
	[1]	[3]	[2]	[0]	SnpAttr	Order[1:0]	
	Device	Allocate	Cacheable	EWA			
Device-nGnRnE	1	0	0	0	0	11	Device nRnE
Device-nGnRE	1	0	0	1	0	11	Device nRE
Device-nGRE, Device-GRE	1	0	0	1	0	00, 10	Device RE
Normal Non-cacheable, Normal Inner Non-cacheable Outer Cacheable	0	0	0	0	0	00, 10	Non-cacheable Non-bufferable
Normal Non-cacheable	0	0	0	1	0	00, 10	Non-cacheable Bufferable
NormalWrite-Back No-allocate Non-shareable	0	0	1	1	0	00, 10	Non-snoopable Write-Back No-allocate
NormalWrite-Back Allocate Non-shareable	0	1	1	1	0	00, 10	Non-snoopable Write-Back Allocate
Normal Write-Back No-allocate Outer Shareable	0	0	1	1	1	00, 10	Snoopable Write-Back No-allocate
Normal Write-Back Allocate Outer Shareable	0	1	1	1	1	00, 10	Snoopable Write-Back Allocate

In instances where WriteEvictFull and WriteEvictOrEvict transactions require MemAttr to be Allocate, the LTI Manager is recommended to ignore the allocation hint in **LRATTR** and output MemAttr as Allocate.

In instances where the ReadOnceMakeInvalid transaction requires MemAttr to be No-allocate, the LTI Manager is recommended to ignore the allocation hint in **LRATTR** and output MemAttr as No-allocate.

When **LATRANS** != CMO or DCMO, the CHI transaction issued downstream is recommended to retain the incoming SnpAttr and MemAttr attributes for Device and Cacheable. The MemAttr attributes for Allocate and EWA can be modified by the translation.

## D.6 CHI completion response flit opcode mapping

Table D-7 shows the relative mapping of **LRRESP** to the CHI response fields, **RespErr** and **Resp**, when the transaction is terminated by the LTI Manager resulting from a translation fault.

**Table D-7 CHI completion response flit opcode mapping**

<b>LRRESP</b>	<b>CHI completion flits, RespErr and Resp</b>
Success	RespErr, Resp from downstream
Downgrade1	
Downgrade2	
FaultAbort	NDERR
FaultRAZWI	OK
FaultPRI	Not applicable

The Downgrade types affect CHI transaction opcodes as follows:

- When **LRRESP** is Downgrade1:
  - A WriteUniqueFullStash transaction should output its opcode as WriteUniqueFull.
  - A WriteUniquePtlStash transaction should output its opcode as WriteUniquePtl.
- When **LRRESP** is Downgrade2
  - A MakeInvalid transaction should output its opcode as CleanInvalid.
  - A ReadOnceMakeInvalid transaction should output its opcode as ReadOnceCleanInvalid.

## D.7 Transaction flow examples

The examples described in this section include:

- *Coherent read from CHI C2C device*
- *Coherent write from CXL.cache device on page D-108*

The examples described in these subsections do not include interactions between the HN-F and Request Node or Subordinate Node.

The examples use PCIe ATS to translate the Virtual Address from the Device.

### D.7.1 Coherent read from CHI C2C device

Figure D-1 shows an example of a ReadNotSharedDirty transaction for a memory access.




Figure D-1 Example of a CHI Read transaction

The sequence for Figure D-1 includes:

1. The CHI C2C Device sends an ATS Request to the PCIe or CXL.io RP.
2. The PCIe or CXL.io RP sends a DTI-ATS translation request to the TCU.  
If CXL is 1, the request originates from a coherent device.
3. The TCU performs the stage 1 and stage 2 translations and GPC.

4. The TCU sends the DTI-ATS translation response to the PCIe or CXL.io RP. The PCIe or CXL.io RP provides the translated PA, TO, and CXL\_IO.  
If CXL\_IO is 0, the transaction is permitted to be presented as a CHI snoopable request.
5. The PCIe or CXL.io RP sends the ATS response to the CHI C2C Device.
6. The CHI C2C Device sends a ReadNotSharedDirty request to the Coherent Host Port.
7. The Coherent Host Port sends an LA message to the TBU with **LAMMUV** = 1, **LAFLOW** = ATST, and **LAIDENT** = 1.
8. The TBU converts the LA message into a DTI-TBU translation request and sends it to the TCU.
9. The TCU performs a GPC and DPT check.  
If both checks pass, the TCU sends the DTI-TBU translation response to the TBU with the translated MECID, MPAM, and PAS information, where PAS is encoded as {NSE, NS}.
10. The TBU converts the DTI-TBU translation response to an LR message and sends it to the Coherent Host Port.
11. The Coherent Host Port sends a ReadNotSharedDirty request to the HN-F.
12. The HN-F resolves coherency and returns a CompData\_SC response to the Coherent Host Port.
13. The Coherent Host Port sends an LC message to the TBU to complete the translation.  
In parallel, the Coherent Host Port also sends a CompData\_SC response to the CHI C2C Device.
14. The CHI C2C Device sends a CompAck response to the Coherent Host Port.
15. The Coherent Host Port sends a CompAck response to the HN-F.

## D.7.2 Coherent write from CXL.cache device

Figure D-2 on page D-109 shows an example of a D2H.DirtyEvict transaction for a memory access.




Figure D-2 Example of a CXL write transaction

The sequence for Figure D-2 includes:

1. The CHI C2C Device sends an ATS Request to the PCIe or CXL.io RP.
2. The PCIe or CXL.io RP sends a DTI-ATS translation request to the TCU.  
If CXL is 1, the request originates from a coherent device.
3. The TCU performs the stage 1 and stage 2 translations and GPC.
4. The TCU sends the DTI-ATS translation response to the PCIe or CXL.io RP. The PCIe or CXL.io RP provides the translated PA, TO, and CXL\_IO.  
If CXL\_IO is 0, the transaction is permitted to be presented on a CXL.cache interface.
5. The PCIe or CXL.io RP sends the ATS response to the CHI C2C Device.
6. The CHI C2C Device sends a D2H DirtyEvict message to the Coherent Host Port.
7. The Coherent Host Port sends an LA message to the TBU with **LAMMUV** = 0.
8. The TBU converts the LA message into a DTI-TBU translation request and sends it to the TCU.
9. The TCU performs a GPC.  
If the check passes, the TCU sends the DTI-TBU translation response to the TBU.  
There is no valid MECID at this point.  
MPAM PARTID and PMG are 0.  
The translated PAS is equal to incoming PAS.

10. The TBU converts the DTI-TBU translation response to an LR message and sends it to the Coherent Host Port, with MECID = 0, MPAM PARTID = 0, and PMG = 0.
11. The Coherent Host Port sends a WriteBackFull request to the HN-F.
12. The HN-F resolves coherency and returns a CompDBIDResp response to the Coherent Host Port.
13. The Coherent Host Port sends an LC message to the TBU to complete the translation.  
In parallel, the Coherent Host Port also sends a H2D combined GO\_WritePull message to the CHI C2C Device.
14. The CHI C2C Device sends a D2H Data message to the Coherent Host Port.
15. The Coherent Host Port sends a CopyBackWriteData\_UD\_PD response to the HN-F.

## Appendix E

# Signal list

This appendix describes which signals are present on LTI-A and LTI-B interfaces. It contains the following sections:

- [Signal list on page E-112](#)

## E.1 Signal list

Table E-1 shows of all the signals with codes that describe the presence requirements for each LTI issue. The Presence column describes the property condition used to specify the presence of the signal.

The following key is used:

<b>Y</b>	Signal is present
<b>N</b>	Signal is not present
<b>O</b>	Signal is optional

**Table E-1 Summary of signal presence for each LTI version**

Signal	Presence	LTI issue		
		A A.b	B	C
<b>CLK</b>	-	O	O	O
<b>RESETn</b>	-	O	O	O
<b>LAVALID</b>	-	Y	Y	Y
<b>LAVC</b>	LTI_VC_COUNT > 1	O	O	O
<b>LACREDIT</b>	-	Y	Y	Y
<b>LAID</b>	LTI_ID_WIDTH > 0	O	O	O
<b>LAOGV</b>	-	Y	Y	Y
<b>LAOG</b>	LTI_OG_WIDTH > 0	O	O	O
<b>LAMMUV</b>	-	N	Y	Y
<b>LAFLOW</b>	LTI_MMU	Y	O	O
<b>LAIDENT</b>	LTI_MMU	N	O	O
<b>LASECSID</b>	LTI_MMU	Y	O	O
<b>LASID</b>	LTI_MMU and LTI_SID_WIDTH > 0	O	O	O
<b>LASSIDV</b>	LTI_MMU and LTI_SSID_WIDTH > 0	Y	O	O
<b>LASSID</b>	LTI_MMU and LTI_SSID_WIDTH > 0	Y	O	O
<b>LAPROT[2]</b>	LTI_MMU	Y	O	O
<b>LAPROT[1]</b>	-	Y	Y	Y
<b>LAPROT[0]</b>	LTI_MMU	Y	O	O
<b>LANSE</b>	LTI_GPC	N	O	O
<b>LAADDR</b>	-	Y	Y	Y
<b>LATRANS</b>	-	Y	Y	Y
<b>LAATTR</b>	-	Y	Y	Y
<b>LALOOP</b>	LTI_LOOP_WIDTH > 0	O	O	O
<b>LATLBLOC</b>	LTI_TLBLOC_WIDTH > 0	O	O	O



Table E-1 Summary of signal presence for each LTI version (continued)

Signal	Presence	LTI issue		
		A A.b	B	C
<b>LAHWATTR<sup>a</sup></b>	LTI_LAHWATTR_PRESENT <sup>a</sup>	N	O	N
<b>LAMECID<sup>a</sup></b>	LTI_MECID_WIDTH > 0	N	O	N
<b>LAUSER</b>	LTI_LAUSER_WIDTH > 0	O	O	O
<b>LRVALID</b>	-	Y	Y	Y
<b>LRVC</b>	LTI_VC_COUNT > 1	O	O	O
<b>LRCREDIT</b>	-	Y	Y	Y
<b>LRID</b>	LTI_ID_WIDTH > 0	O	O	O
<b>LRCTAG</b>	-	Y	Y	Y
<b>LRRESP</b>	-	Y	Y	Y
<b>LRPROT[2]</b>	LTI_MMU	Y	O	O
<b>LRPROT[1]</b>	-	Y	Y	Y
<b>LRPROT[0]</b>	LTI_MMU	Y	O	O
<b>LRNSE</b>	LTI_GPC	N	O	O
<b>LRADDR</b>	-	Y	Y	Y
<b>LRATTR</b>	-	Y	Y	Y
<b>LRMPAM</b>	LTI_MPAM_SUPPORT != False	Y	Y	O
<b>LRLOOP</b>	LTI_LOOP_WIDTH > 0	O	O	O
<b>LRHWATTR</b>	-	Y	Y	Y
<b>LRMECID</b>	LTI_MECID_WIDTH > 0	N	O	O
<b>LRUSER</b>	LTI_LRUSER_WIDTH > 0	O	O	O
<b>LCVALID</b>	-	Y	Y	Y
<b>LCCREDIT</b>	-	Y	Y	Y
<b>LCCTAG</b>	-	Y	Y	Y
<b>LCUSER</b>	LTI_LCUSER_WIDTH > 0	O	O	O
<b>LMOPENREQ</b>	-	Y	Y	Y
<b>LMOPENACK</b>	-	Y	Y	Y
<b>LMACTIVE</b>	-	Y	Y	Y
<b>LMASKCLOSE</b>	-	Y	Y	Y

a. The **LAMECID** and **LAHWATTR** signals and LTI\_LAHWATTR\_PRESENT property are only defined on an LTI-B interface. The **LAMECID** and **LAHWATTR** signals are not described in this issue of the specification. For more details, see Issue B.



# Appendix F

## Revisions

This appendix describes the technical changes between related issues of this specification.

Table F-1 Issue A.b

Change	Location
Terminology update	Throughout the specification

Table F-2 Issue B

Change	Location
Support for Realm Management Extension (RME): <ul style="list-style-type: none"><li>Root and Realm address spaces</li><li>Granule Protection Check (GPC)</li></ul>	<a href="#">Table 3-1 on page 3-34</a> <a href="#">Chapter 4 Request channel</a> <a href="#">Chapter 5 Response channel</a>
Support for Memory Encryption Contexts (MEC)	<a href="#">Table 3-1 on page 3-34</a> <a href="#">Chapter 4 Request channel</a> <a href="#">Chapter 5 Response channel</a>
Support for AXI Issue J features: <ul style="list-style-type: none"><li>UnstashTranslation</li><li>InvalidateHint</li><li>PBHA</li></ul>	<a href="#">Chapter 4 Request channel</a> <a href="#">Appendix A Considerations for AXI5</a>

Table F-2 Issue B (continued)

Change	Location
Support for PASID header on ATS translated transactions	<a href="#">Chapter 4 Request channel</a> <a href="#">Appendix C Considerations for PCIe</a>
Support for identity translation indication	<a href="#">Chapter 4 Request channel</a> <a href="#">Appendix C Considerations for PCIe</a>
Clarification of Virtual Channels	<a href="#">Virtual Channels</a> on page 2-28 <a href="#">Table 3-1</a> on page 3-34

Table F-3 Issue C

Change	Location
Support for coherent interfaces	<a href="#">Appendix D Considerations for coherent interfaces</a>
Relaxation of W-CMO	<a href="#">Transaction attributes</a> on page 4-45 <a href="#">Attribute restrictions for specific transaction types</a> on page 5-56 <a href="#">LRATTR mapping</a> on page A-83
<b>LRMPAM</b> is extended for more Partition ID values	<a href="#">Table 5-1</a> on page 5-48
New property, LTI_MPAM_SUPPORT	<a href="#">LTI properties</a> on page 3-34
Removal of <b>LAMECID</b> and <b>LAHWATTR</b> signals, including removal of LTI_HWATTR_PRESENT property.	Throughout specification
Memory attributes tightened for an ATST transaction with <b>LAIDENT</b> = 1	<a href="#">Table 5-1</a> on page 5-48
Signal list is updated	<a href="#">Table E-1</a> on page E-112