arm


SME Programmer's Guide

Version 1.0

Non-Confidential

Copyright $\ensuremath{\mathbb{C}}$ 2024 Arm Limited (or its affiliates). All rights reserved.

Issue 01 109246_0100_01_en



SME Programmer's Guide

Copyright © 2024 Arm Limited (or its affiliates). All rights reserved.

Release information

Document history

Issue	Date	Confidentiality	Change
0100-01	23 May 2024	Non-Confidential	First release

Proprietary Notice

This document is protected by copyright and other related rights and the use or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm Limited ("Arm"). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether the subject matter of this document infringes any third party patents.

The content of this document is informational only. Any solutions presented herein are subject to changing conditions, information, scope, and data. This document was produced using reasonable efforts based on information available as of the date of issue of this document. The scope of information in this document may exceed that which Arm is required to provide, and such additional information is merely intended to further assist the recipient and does not represent Arm's view of the scope of its obligations. You acknowledge and agree that you possess the necessary expertise in system security and functional safety and that you shall be solely responsible for compliance with all legal, regulatory, safety and security related requirements concerning your products, notwithstanding any information or support that may be provided by Arm herein. conjunction with any Arm technology described in this document, and to minimize risks, adequate design and operating safeguards should be provided for by you.

This document may include technical inaccuracies or typographical errors. THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, any patents, copyrights, trade secrets, trademarks, or other rights. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Reference by Arm to any third party's products or services within this document is not an express or implied approval or endorsement of the use thereof.

This document consists solely of commercial items. You shall be responsible for ensuring that any permitted use, duplication, or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of this document shall prevail.

The validity, construction and performance of this notice shall be governed by English Law.

The Arm corporate logo and words marked with ® or [™] are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

PRE-1121-V1.0

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

Product Status

The information in this document is Final, that is for a developed product.

Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on https://support.developer.arm.com

To provide feedback on the document, fill the following survey: https://developer.arm.com/ documentation-feedback-survey.

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

We believe that this document contains no offensive language. To report offensive language in this document, email terms@arm.com.

Contents

1. Introduction	8
1.1 The Scalable Matrix Extensions	8
1.1.1 Streaming SVE mode and ZA storage	9
2. SME Overview	12
2.1 SME and SME2	12
2.1.1 If SME and SME2 are supported	13
2.1.2 SME2 lookup table	13
2.1.3 SME2 multi-vector predication	15
2.2 Streaming SVE mode	15
2.3 SME ZA storage	16
2.3.1 ZA array vector access and ZA tile mapping	
2.4 SME2 multi-vector operands	
2.4.1 Z multi-vector operands	31
2.4.2 ZA multi-slice operands	31
2.4.3 ZA multi-vector operands	
2.5 SME context save restore	
2.5.1 Context save restore on entry or exit from Streaming SVE mode	
2.5.2 Context save restore in supervisory software	
3. Toolchains and model support	
3.1 Quick start example for SME/SME2	
3.1.1 Step 1: Create a new project with SME/SME2 instruction	
3.1.2 Step 2: Build the project	41
3.1.3 Step 3: Connect a Debugger and configure	42
3.2 Compiler support	42
3.2.1 Compiler options and pragmas	43
3.3 Calling conventions	
3.3.1 Preparation for entering and exiting streaming mode	46
3.3.2 Controlling the use of streaming mode	47
3.3.3 Controlling the use of ZA storage	
3.4 How to run an SME application	
3.5 Debug tools	
Convright © 2024 Arm Limited (or its affiliates). All rights reserved	

4. SME2 code examples	
5. matmul_fp32: Single precision matrix-by-matrix multiplication	
5.1 Overview of the matmul_fp32 algorithm	
5.2 preprocess_I code	
5.3 preprocess_I function overview	60
5.4 preprocess_l function details	
5.5 matmul_opt code	65
5.6 matmul_opt function overview	67
5.7 matmul_opt function details	68
4 material into 9 bit integer to 22 bit integer matrix by matrix multiplication	70
6. matmul_int8: 8-bit integer to 32-bit integer matrix-by-matrix multiplication6.1 Overview of the matmul_int8 algorithm	
6.2 preprocess_r code	
6.3 preprocess_r function overview	
6.4 preprocess_r function details	
6.5 preprocess_I code	
6.6 preprocess_I code	
6.7 preprocess_I function details	
6.8 matmul opt code	
6.9 matmul opt function overview	
7. gemv_cm_int8: 8-bit integer to 32-bit integer matrix-by-vector multiplication	85
7.1 Overview of the gemv_cm_int8 algorithm	
7.2 gemv_opt code	86
7.3 gemv_opt function overview	
7.4 gemv_opt function details	92
8. lut_gemv_rm_int8: Compressed 8-bit integer to 32-bit integer matrix-by	-vector
multiplication	
8.1 Overview of the lut_gemv_rm_int8 algorithm	95
8.2 lut_gemv_opt code	96
8.3 lut_gemv_opt function overview	99
8.4 lut_gemv_opt function details	100
9. cplx_matmul_fp16fp32: Complex-valued half-precision to single precision floating-point	matrix-
by-matrix multiplication	
9.1 Overview of the cplx_matmul_fp16fp32 algorithm	102

10. Related information	
9.7 cplx matmul opt function details	
9.6 cplx_matmul_opt function overview	
9.5 cplx_matmul_opt code	
9.4 preprocess_I function details	
9.3 preprocess_I function overview	
9.2 preprocess_I code	

1. Introduction

As the technology is evolving faster than ever before in the digital world, so is the demand for accelerated computing. The Arm architecture is evolving continuously to cope with the ever-rising demand for computing complex data, making it the perfect choice for emerging digital technology. This guide describes the Scalable Matrix Extensions, SME and SME2. This extension is introduced into Armv9-A to improve the efficiency and performance of matrix operations.

The Armv7-A Advanced SIMD Extension enabled parallel data-processing on multiple lanes within the fixed length 64-bit and 128-bit vector registers. With SIMD, the explicit data parallelization technique helped improve performance in applications involving large amounts of data processing. Industry applications involving large amounts of data processing demanded a larger vector length. Arm adopted a novel approach and created a unique instruction set that scaled to different vector lengths called the Scalable Vector Extension (SVE). SVE is an architectural extension to Armv8-A. SVE enabled implementation defined vector register length which must be a power of two, from 128 bits to 2048 bits.

The vector length agnostic (VLA) coding style of the SVE architecture enables binaries, built for SVE, to be portable across systems with different vector lengths. The programs built for the SVE architecture can be executed on any Arm-based systems with SVE and are able to use the full vector length across different platforms with different vector lengths without the need to recompile the source code. The SVE architecture significantly enhanced the computing performance for 'High Performance Computing', making Arm the perfect choice for HPC designs.

The SVE2 architecture (a superset of SVE), introduced as part of Armv9-A, further extended the SVE ISA to support DSP/Media processing which expands its scope from supercomputers to personal devices.

The vectorization techniques introduced in SVE and SVE2 improved the performance of complex data computation workloads significantly. However, efficient matrix computation commonly used in Artificial Intelligence (AI) and Computer Vision remained a challenge. The architectural challenge for matrices computation is to enable efficient data parallelism with minimal memory bandwidth to achieve the best balance of compute ability and memory bandwidth. The Scalable Matrix Extension (SME) introduced in this guide is an architectural solution by Arm to accelerate matrix operations.

1.1 The Scalable Matrix Extensions

The Scalable Matrix Extensions (SME and SME2) define:

- Streaming SVE mode
- ZA storage

1.1.1 Streaming SVE mode and ZA storage

The features of Streaming SVE mode and ZA storage are as follows:

- When the Processing Element (PE) is in Streaming SVE mode, the Streaming SVE register state is defined. The Streaming SVE register state consists of:
 - Streaming vector registers ZO-Z31
 - Streaming predicate registers PO-P15
- Streaming SVE mode supports execution of a subset of SVE2 instructions with SME defined vector length known as Streaming SVE Vector Length (SVL). When the PE is in Streaming SVE mode, the effective SVE Vector Length (VL) is equal to a power of two in the range 128-2048 bits inclusive.

In a vector of SVL bits:

- \circ SVL_B is the number of 8-bit elements
- $\circ~~SVL_{H}$ is the number of 16-bit elements
- SVL_S is the number of 32-bit elements
- SVL_D is the number of 64-bit elements
- SVL_O is the number of 128-bit elements
- The ZA storage is an architectural register state consisting of a two-dimensional ZA array of [SVL_B x SVL_B] bytes
- The ZA array can be accessed as vectors of SVL bits represented by ZA[N], where N is in the range 0 to SVL_B-1 inclusive
- An elementwise vector access to the ZA array is shown in this document by appending an element size qualifier and a vector index "[N]" to the ZA array name where N is in the range 0 to SVL_B-1 inclusive, as follows:
 - ZA.B[N] represents an 8-bit element vector access to the ZA array
 - ZA.H[N] represents an 16-bit element vector access to the ZA array
 - ZA.S[N] represents an 32-bit element vector access to the ZA array
 - ZA.D[N] represents an 64-bit element vector access to the ZA array
 - ZA.Q[N] represents an 128-bit element vector access to the ZA array

A sub-array of elements within the ZA array can be accessed as a tile. A ZA tile is a square, two-dimensional sub-array of elements within the ZA array. As the architecture defines ZA tile as a square, the ZA array is treated as containing one or more ZA tiles depending on the element size with which the ZA array is accessed. A ZA tile is represented by appending the tile number to the ZA name followed by an element qualifier.

Also, a one-dimensional set of horizontally or vertically contiguous elements within a ZA tile can be accessed as a ZA tile slice. An access to horizontal tile slices is indicated by an "H" suffix on the ZA tile name. An access to vertical tile slices is indicated by a "V" suffix on the ZA tile name.

Accessing an 8-bit element ZA tile

There is a single tile ZA0.B which consists of $[SVL_B \times SVL_B]$ 8-bit elements and occupies all of the ZA storage.

Accessing a 16-bit element ZA tile

There are two tiles, ZAO.H and ZA1.H. Each tile consists of $[SVL_H \times SVL_H]$ 16-bit elements and occupies half of the ZA storage.

Accessing a 32-bit element ZA tile

There are four tiles, ZA0.S, ZA1.S, ZA2.S, and ZA3.S . Each tile consists of $[SVL_S\times SVL_S]$ 32-bit elements and occupies a quarter of the ZA storage.

Accessing a 64-bit element ZA tile

There are eight tiles, ZA0.D, ZA1.D, ZA2.D, ZA3.D, ZA4.D, ZA5.D, ZA6.D, and ZA7.D. Each tile consists of $[SVL_D \times SVL_D]$ 64-bit elements and occupies an eighth of ZA storage.

Accessing a 128-bit element ZA tile


There are sixteen tiles, ZA0.Q, ZA1.Q, ZA2.Q, ZA3.Q, ZA4.Q, ZA5.Q, ZA6.Q, ZA7.Q, ZA8.Q, ZA9.Q, ZA10.Q, ZA11.Q, ZA12.Q, ZA13.Q, ZA14.Q, and ZA15.Q. Each tile consists of $[SVL_Q \times SVL_Q]$ 128-bit elements and occupies a sixteenth of ZA storage.

Figure 1-1 shows tile ZAO.B when SVL is 256 bits consisting of $SVL_B \times SVL_B$ 8-bit elements.

In Figure 1-1:

- ZAOH.B[0], ZAOH.B[15], ZAOH.B[31] indicates horizontal tile slice selection of 8-bit element ZA tile
- ZAOV.B[0], ZAOV.B[15], ZAOV.B[31] indicates vertical 8-bit element ZA tile slice selection

Figure 1-1: 8-bit element ZA tile, SVL = 256 bits



2. SME Overview

This chapter gives an overview of SME and SME2.

2.1 SME and SME2

The Scalable Matrix Extension (SME) is an extension to Armv9-A architecture. It adds a new architecture state: ZA storage. It introduces a new execution mode: Streaming SVE mode in which the new SME instructions and a subset of SVE2 instructions can be executed. The SME instructions operating on ZA include:

- Outer product computation with results in ZA tile
- Insert/extract ZA tile slice from/to Z vector register
- Load and store of ZA tile slice

The above SME instructions enable matrix operations, such as multiplication, inversion, and onthe-fly transposition. These instructions are useful in digital filtering, linear equation solvers, and convolutions. SME further extends a PE's Process state or PSTATE with the SM and ZA fields. For more details refer sections Streaming SVE mode and SME ZA storage.

The Scalable Matrix Extension version 2 (SME2) extends the SME architecture by accelerating vector operations to increase the number of applications that can benefit from the computational efficiency of SME, beyond its initial focus on outer products and matrix-matrix multiplication.

SME2 extends SME by introducing multi-vector data-processing instructions, load to and store from multi-vectors, and a multi-vector predication mechanism.

Additional architectural features of SME2 include:

- Multi-vector multiply-accumulate instructions, with Z vectors as multiplier and multiplicand inputs and accumulating results into ZA array vectors, including widening multiplies that accumulate into more vectors than they read
- Multi-vector load, store, move, permute, and convert instructions, that use multiple SVE Z vectors as source and destination registers to pre-process inputs and post-process outputs of the ZA-targeting SME2 instructions
- "Predicate-as-counter", an alternative predication mechanism is added to the original SVE predication mechanism, to control operations performed on multiple vector registers
- Compressed neural network capability using dedicated lookup table instructions and outer product instructions that support binary neural networks

SME2 adds a 512-bit architectural register ZTO, that supports the lookup table feature.

2.1.1 If SME and SME2 are supported

Implementation of SME is represented by the feature FEAT_SME which is an optional extension from Armv9.2-A. The ID_AA64PFR1_EL1.SME system register field contains the value 1 or higher to indicate the presence of FEAT_SME.

Implementation of SME2 is represented by the feature FEAT_SME2 which is an optional extension from Armv9.2-A. The following fields show the presence of FEAT_SME2:

- ID_AA64PFR1_EL1.SME contains the value 2 or higher, and
- ID_AA64SMFR0_EL1.SMEver contains the 1 or higher

FEAT_SME2 requires FEAT_SME.



System registers (ID_AA64PFR1_EL1 and ID_AA64SMFR0_EL1) might not be directly accessible by an application program. The operating system might provide this information to an application via an alternative means, such as the Linux hwcap mechanism.

2.1.2 SME2 lookup table

The 512-bit architectural register ZTO, supports the lookup table feature. The ZTO contains a 16entry lookup table. Each entry is 32 bits wide and can hold an element that can be 8 bits, 16 bits, or 32 bits. The ZTO register can be loaded from memory and stored to memory.

Loading the ZTO register

LDR (table), Load ZTO register from the memory address provided in the 64-bit scalar base register. For example: - LDR ZTO, [X0].

Storing the ZTO register

STR (table), Store ZTO register to the memory address provided in the 64-bit scalar base register. For example: - str zto, [x0].

Lookup in the ZTO register

LUTI2 and LUTI4, Lookup table read instructions, copy 8-bit, 16-bit or 32-bit elements from ZTO to one or more of the destination vector registers using packed indices from a segment of the source vector register. The indices can be 2 bits (LUTI2) or 4-bits (LUTI4). When using 2-bit indices, only the first four entries of the ZTO table are accessible. When using 4-bit indices, all sixteen entries of the ZTO table are accessible.


Lookup table example

The following instruction decompresses a sequence of 2-bit index values from the second segment of the ZO register by extracting the indexed 16-bit entries from ZTO and placing the 16-bit results into the Z5 vector:

- `LUTI2 Z5.H, ZTO, ZO[2]`

Because the index is 2 bits, only the first four entries of the lookup table can be accessed by this instruction. The element size in this instruction is 16 bits. The number of segments is determined by the element size divided by product of index size and number of registers to be loaded. For this example the number of segments is 8 and the segment size is 16 bits for an example 128-bit SVL. Eight 2-bit indices are used from the second segment of the ZO register (as indicated in the instruction using ZO[2]) to index the first four table entries in ZTO register. The indexed 16-bit table entries are copied to Z5 register as Figure 2-1 shows.

Figure 2-1: Example LUTI2 instrcution operation



ZT0: Sixteen 32-bit table entries, first four entries accessible

		 011 10010	••••••,		• • • • • • •		-	
	Entry	 Entry 6	Entry 5	Entry 4	Entry 3	Entry 2	Entry 1	Entry 0
L	15							

75	
10	•
	٠

L J.							
127					47 32	31 16	15 0
ZT0[idx7]	ZT0[idx6]	ZT0[idx5]	ZT0[idx4]	ZT0[idx3]	ZT0[idx2]	ZT0[idx1]	ZT0[idx0]
bits[15:0]	bits[15:0]	bits[15:0]	bits[15:0]	bits[15:0]	bits[15:0]	bits[15:0]	bits [15:0]
							"Lower
							16-bits of
							one of
							first four
							entries of
							ZT0
							selected
							by idx0"

2.1.3 SME2 multi-vector predication

The SME2 architecture introduces multi-vector instructions that operate on groups of Z vector registers and ZA array vectors. The multi-vector load and store instructions use an alternative predication mechanism to the original SVE predication mechanism, to control operations performed on a group of Z vector registers. The multi-vector predication concept is referred to as predicate-as-counter.

Unlike predication in SVE, which is a bitmask based, predicate-as-counter uses an encoded element count in the predicate register. The encoded value indicates the number of consecutive elements starting from element 0 that are Active, with the remaining elements Inactive, or vice versa.

2.2 Streaming SVE mode

An implementation of SME supports Streaming SVE mode. The Streaming SVE mode is a dedicated mode for SME operations that can be enabled or disabled by software by programming the PSTATE.SM field.

When the PE is in Streaming SVE mode:

- The streaming vector registers ZO-Z31, streaming predicate registers PO-P15 and SME architecture state are accessible by SME instructions and a subset of SVE2 instructions executable in Streaming SVE mode.
- The effective vector length changes to streaming vector length. The SMCR_EL1, Streaming SVE Mode Control Register for EL1 configures the Effective Streaming SVE vector length when the PE is in Streaming SVE mode and executing at EL1 or EL0. For EL2 and EL3, corresponding SMCR register configures the Effective Streaming SVE vector length.

SVL is independent of SVE Vector length (referred to as VL which is the vector length when not in Streaming SVE mode). The Effective Streaming SVE vector length, SVL, is a power of two in the range 128-2048 bits inclusive. SVL can vary between implementations. When streaming SVE mode is disabled, the ZCR_ELx register determines the effective SVE vector length (VL).

Streaming SVE mode is enabled when PSTATE.SM=1. When PSTATE.SM is changed from 0 to 1, Streaming SVE mode is entered and SVE registers Z0-Z31 and P0-P15 in the new mode are set to 0.

You cannot directly program the PSTATE.SM field. The PSTATE.SM field can be programmed by using the SVCR register. You can use the following instruction to independently set or clear PSTATE.SM field:

• MSR SVCRSM, #<imm1>

Also, you can use SMSTART SM instruction, alias of the MSR SVCRSM, #1 and SMSTOP SM instruction, alias of the MSR SVCRSM, #0.

You can use the MRS instruction to read the SVCR register.

When the PSTATE.SM is changed from 1 to 0, an exit from Streaming SVE mode is performed, and each implemented bit of the SVE registers Z0-Z31 and P0-P15 in the new mode will set to zero.



SMSTART SM enters Streaming SVE mode, but does not enable the SME ZA storage.

2.3 SME ZA storage

Streaming SVE mode permits access to the ZA array when ZA storage is enabled. When ZA storage is enabled, the ZA-targeting instructions are available.

You can enable or disable the SME ZA storage in software by programming the PSTATE.ZA field. The SME ZA storage is enabled when PSTATE.ZA is 1. When ZA storage is enabled:

- The content of ZA storage is valid and is retained by hardware irrespective of whether the PE is in Streaming SVE mode.
- If SME2 is implemented ZTO register is enabled.

You cannot directly program the PSTATE.ZA field. The PSTATE.ZA field can be programmed using the SVCR register. You can use the following instruction to independently set or clear PSTATE.ZA field: - MSR SVCRZA, #<imm1>

Also, you can use the smstart za instruction, an alias of the msr svcrza, #1 and smstop za instruction, an alias of the msr svcrza, #0.

You can use the MRS instruction to read the SVCR register.

You can use the SMSTART instruction to enable both Streaming SVE mode, and SME ZA array storage. You can use the SMSTOP instruction to disable Streaming SVE mode, and SME ZA array storage.



SMSTART ZA enables the SME ZA array storage, but does not cause an entry to Streaming SVE mode.

2.3.1 ZA array vector access and ZA tile mapping

This section describes the ZA Storage, ZA array vector access, and ZA tile mappings for 8-bit, 16bit, and 32-bit data types in an example 128-bit SVL implementation.


2.3.1.1 ZA storage access for 8-bit element size

Each small box in the figures of this section represents an 8-bit element.

ZA array vector access for 8-bit element size

Figure 2-2 shows ZA Storage with ZA array vector access for 8-bit element size.

Figure 2-2: ZA array vector access in ZA storage for 8-bit element size for an 128-bit SVL implementation



Accessing ZA tile for 8-bit element size

Copyright © 2024 Arm Limited (or its affiliates). All rights reserved. Non-Confidential When accessing 8-bit element ZA tile, there is a single tile ZA0.B which consists of $[16 \times 16]$ 8-bit elements and occupies all of the ZA storage.

Figure 2-3 shows the horizontal slice of ZAO.B tile.

Figure 2-3: Horizontal slices in ZAO.B tile




Figure 2-4 shows the vertical slice of ZAO.B tile.

Figure 2-4: Vertical slices in ZAO.B tile




Figure 2-2, Figure 2-3, and Figure 2-4 show ZA storage being accessible as:

- Vectors of 8-bit element size
- Horizontal and vertical slices in a tile of 8-bit element size

The subsequent sections depict ZA storage being accessible as:

- Vectors of 16-bit and 32-bit element sizes
- Horizontal and vertical slices in a tile of 16-bit and 32-bit element sizes

2.3.1.2 ZA storage access for 16-bit element size

Each small box in the figures of this section represents an 16-bit element.

ZA array vector access for 16-bit element size

Figure 2-5 shows ZA Storage with ZA array vector access for 16-bit element size. The color coding used in the following figure shows how the vectors are mapped to different tiles that are described in subsequent sections.

Figure 2-5: ZA array vector access in ZA Storage for 16-bit element size for an 128-bit SVL implementation

	ZA H[0]	
/		N
<	ZA H[1]	
	ZAH[2]	/
		/
$\langle $	ZAH[3]	
/		N
	ZA H[4]	
	ZA H[5]	
		/
$\langle \cdot \rangle$	ZAH[6]	
		N
	ZA H[7]	
/	ZA <mark>H[8]</mark>	
		/
$\langle $	ZAH[9]	
		/
	ZA.H[10]	/
$\langle -$	ZA.H[11]	
∕		N
	ZA.H[12]	
	ZA.H[13]	
<hr/>	ZA.H[14]	
	ZA.H[15]	

Accessing ZA tile for 16-bit element size


While accessing 16-bit element ZA tile, there are two tiles, ZAO.H and ZA1.H. Each tile consists of $[8 \times 8]$ 16-bit elements and occupies half of the ZA storage.

Figure 2-6 shows the horizontal slices of ZAO.H tile in the ZA storage.

	ZA0H.H[0]	
		/
		N
	ZA0H.H[1]	
\langle	ZA0H.H[2]	
		N
\leq	ZA0H.H[3]	/
		<u> </u>
		\sim
	ZA0H.H[4]	
	ZA0H.H[5]	' ``' ``' ``' ``'
\leq	ZA0H.H[6]	
	ZA0H.H[7]	

Figure 2-6: Horizontal slices in ZA0.H tile in ZA storage

Figure 2-7 shows vertical slices in the ZAO.H tile.






Figure 2-8 shows the horizontal slices of ZA1.H tile in the ZA storage.

Image: Constraint of the second se	
N I	
N I	
N I	N
N I	レノ
No. N	^۲
No. N	-
Normalization Normalization Normalization Normalization ZA1H.H[2] ZA1H.H[2] Normalization Normalization ZA1H.H[3] ZA1H.H[3] Normalization Normalization ZA1H.H[4] ZA1H.H[4] Normalization Normalization	
No. N	
Normalized Image: Constraint of the second seco	
Normalized Image: Constraint of the second seco	
N I	$\overline{\mathcal{V}}$
N I	
N I	
N I	
N I	
ZA1H.H[4]	٦/
ZA1H.H[4] Image: state s	V
ZA1H.H[4] Image: state s	
ZA1H.H[4] Image: state s	
ZA1H.H[4]	N
ZA1H.H[4]	
ZA1H.H[5] Image: Constraint of the second seco	
ZA1H.H[5]	
ZA1H.H[5]	
ZA1H.H[5]	N
	\neg
	~٢
	P I
	N
ZA1H.H[6]	
	$\overline{\mathcal{V}}$
	٦/
	\mathbf{V}

Figure 2-8: Horizontal slices in ZA1.H tile in ZA Storage


Figure 2-9 shows the horizontal slices in ZA1.H tile

\langle	ZA1H.H[0]	
<hr/>	ZA1H.H[1]	
2	ZA1H.H[2]	
	ZA1H.H[3]	
	ZA1H.H[4]	
	ZA1H.H[5]	
	ZA1H.H[6]	
	ZA1H.H[7]	

Figure 2-9: Horizontal slices in ZA1.H tile

Figure 2-10 shows the vertical slices in ZA1.H tile.

Figure 2-10: Vertical slices in ZA1.H tile



2.3.1.3 ZA storage access for 32-bit element size

Each small box in the figures of this section represents an 32-bit element.

ZA array vector access for 32-bit element size

Figure 2-11 shows ZA Storage with ZA array vector access for 32-bit element size. The color coding used in the following figure illustrates how the vectors are mapped to different tiles that are described in subsequent sections.

Figure 2-11: ZA array vector access in ZA Storage for 32-bit element size for an 128-bit SVL implementation

		N
<u>/</u>	ZA S[0]	\dashv
	2/1.5[0]	\neg
<	ZA S[1]	
	ZA S[2]	\neg
	ZA.5[2]	\neg
	ZA S[3]	
∕	7.4 0[4]	\neg
	ZA S[4]	\neg
	ZAS[5]	
/		
	ZA S[6]	_/
	ZA S[7]	
<	ZA.S[8]	
<u>/</u>	ZA S[9]	\neg
		\neg
<	ZA.S[10]	
	ZA.S[11]	
	ZA.5[11]	
$\langle \cdot \rangle$	ZA.S[12]	
	7.4.05123	
	ZA.S[13]	\neg
<	ZA.S[14]	>
		\neg
	ZA.S[15]	

Accessing ZA tile for 32-bit element size

While accessing 32-bit element ZA tile, there are four tiles, ZAO.S, ZA1.S, ZA2.S, and ZA3.S. Each tile consists of $[4 \times 4]$ 32-bit elements and occupies a quarter of the ZA storage.


Figure 2-12 shows the horizontal slices of ZAO.S, ZA1.S, ZA2.S, and ZA3.S tiles in the ZA storage.

ZA0H.S[0]	
ZA1H.S[0]	
ZA2H.S[0]	
ZA3H.S[0]	
ZA0H.S[2]	
ZA1H.S[2]	
ZA2H.S[2]	
ZA3H.S[2]	
ZA0H.S[3]	
ZA1H.S[3]	
ZA2H.S[3]	
ZA3H.S[3]	
	ZA1H.S[0] ZA2H.S[0] ZA3H.S[0] ZA0H.S[1] ZA0H.S[1] ZA1H.S[1] ZA2H.S[1] ZA2H.S[1] ZA3H.S[2] ZA0H.S[2] ZA1H.S[2] ZA2H.S[2] ZA3H.S[2] ZA3H.S[2] ZA3H.S[2]

Figure 2-12: Horizontal slices in ZA0.S, ZA1.S, ZA2.S and ZA3.S tiles in ZA storage

Figure 2-13 shows the vertical slices in ZAO.S.

Figure 2-13: Vertical slice of ZA0.S tile



Similar to the above ZA1.S, ZA2.S, and ZA3.S tiles have ZA1V.S[0-3], ZA2V.S[0-3], ZA3V.S[0-3] vertical slices correspondingly.

The above examples show the ZA Storage mapping for an SVL of 128-bits for 32-bit, 16-bit and 8bit element sizes. The following figure illustrates the ZA storage mapping for an SVL of 256 bits, for various element size tiles, horizontal tile slices, and vertical tile slices. Each small square represents 8 bits.




Figure 2-14: ZA Storage mapping for 256 bits SVL implementation

2.4 SME2 multi-vector operands

The SME2 adds instructions capable of supporting multi-vector operands, where the source and destination operands can be one of the following:

- A group of one, two or four SVE Z vector registers
- A group of one, two or four ZA tile slices
- A group of one, two, four, eight, or sixteen ZA array vectors

2.4.1 Z multi-vector operands

A multi-vector operand consisting of two or four SVE Z vector registers is called a Z multi-vector operand.

The Z multi-vector operand can be consecutive Z registers, or Z registers with strided numbering.

For example:

- Consecutively numbered Z register operands:
 - FCVTZS { z0.s-z1.s }, { z4.s-z5.s }, converts each element of Z4 and Z5 to the signed 32-bit integer nearer to zero from single-precision, and places the results in the corresponding elements of the Z0 and Z1.
- Z register operands with strided numbering:
 - LD1D { Z0.D, Z4.D, Z8.D, Z12.D }, P8/Z, [X0], contiguously loads unsigned doublewords into the elements of vector registers Z0, Z4, Z8, and Z12 from the memory pointed by X0.

2.4.2 ZA multi-slice operands

A multi-vector operand consisting of two or four ZA tile slices is called a ZA multi-slice operand. A ZA multi-slice operand can be consecutively numbered horizontal ZA tile slices or consecutively numbered vertical ZA tile slices.

For example:

MOVA ZAOH.B [W12, 0:3], { z0.B-z3.B }, copies ZO to Z3 vector contents into the four horizontal slices ZAOH.B[5] to ZAOH.B[8], assuming W12 value is 5.

2.4.3 ZA multi-vector operands

The ZA multi-vector operand consists of one, two, or four vector groups, where a vector group is one of the following:

- ZA single-vector group, any one ZA array vector
- ZA double-vector group, two consecutively numbered vectors in the ZA array
- ZA quad-vector group, four consecutively numbered vectors in the ZA array


The vector group symbols, VGx2 and VGx4, are used to indicate two or four vector groups respectively.

Example instruction that produces results to two ZA single-vector groups ZA.S[0] and ZA.S[8]

FMLA ZA.S[W8, 0, VGx2], {Z4.S-Z5.S}, Z6.S, multiplies each 32-bit floating point element of Z6 with corresponding 32-bit floating point elements of Z4 and Z5 registers, and add the results

to corresponding 32-bit elements in ZA.S[0] and ZA.S[0+SVLb/2], assuming W8 value is 0. Figure 2-15 shows the FMLA instruction operation for an example 128-bit SVL.






Example instruction that produces results to one ZA double-vector group that consists ZA.S[0] and ZA.S[1]

FMLAL ZA.S[W8, 0:1], Z4.H, Z5.H, widens all 16-bit half-precision elements in Z4 and Z5, and multiplies the corresponding elements, producing SVLb/2 number of 32-bit intermediate results. The even numbered intermediate results are added to 32-bit elements in ZA.S[0] and the odd numbered intermediate results are added to 32-bit elements in ZA.S[1], assuming W8 value is 0. Figure 2-16 shows the FMLAL instruction operation for an example 128-bit SVL.






Example instruction that produces results to two ZA quad-vector groups ZA.S[0-3] and ZA.S[8-11]


USMLALL ZA.S[W8, 0:3, VGx2], {Z0.B-Z1.B}, {Z8.B-Z9.B}, multiplies each unsigned 8-bit element in the Z0.B and Z1.B source vectors with each signed 8-bit element in the Z8.B and

Copyright © 2024 Arm Limited (or its affiliates). All rights reserved. Non-Confidential Z9.B second source vectors, widens each product to 32-bits and destructively adds these values to the corresponding 32-bit elements of two ZA quad-vector groups ZA.S[0] to ZA.S[3] and ZA.S[SVLb/2+0] to SVLb/2+3], assuming W8 value is 0. Figure 2-17 shows the USMLALL instruction operation for an example 128-bit SVL.

In Figure 2-17,

- The first set of four results are formed by elements i*4, where i is 0,1,2,3.
- The second set of four results are formed by elements $(i^*4)+1$, where i is 0,1,2,3.
- The third set of four results are formed by elements $(i^*4)+2$, where i is 0,1,2,3.
- The fourth set of four results are formed by elements $(i^{*}4)+3$, where i is 0,1,2,3.





2.5 SME context save restore

This section describes SME context save and restore operations.

2.5.1 Context save restore on entry or exit from Streaming SVE mode

On entry to Streaming SVE mode and on exit from Streaming SVE mode, each implemented bit of SVE registers Z0-Z31 and P0-P15 is set to 0. In addition FPSR is set to a fixed value. Software must save these registers before entering Streaming SVE mode and restore these registers after exiting Streaming SVE mode.

2.5.2 Context save restore in supervisory software

To avoid data leakage between software bodies of different trust/security scope, supervisory software must ensure context save restore for ZA Storage and ZTO register when performing context switch between the software bodies.



Supervisory software must not assume a lower value of SVL being used by the software bodies it manages. The supervisory software must also save restore ZA storage that is being exposed to the software bodies.

3. Toolchains and model support

This chapter describes the software tools and execution model that support SME/SME2 application development.

3.1 Quick start example for SME/SME2

This section shows a quick start example based SME/SME2 assembler instructions and how to run it on Arm Development Studio. It also describes the source code, compiling commands with Arm compiler 6 and execution on the FVP model.



Download and install the Arm Development Studio by referring the Arm Development Studio Getting Started Guide.

3.1.1 Step 1: Create a new project with SME/SME2 instruction

In the Arm Development Studio menus,

- 1. Click File -> New->Project -> C/C++ -> C/C++ project;
- Choose C Manage build or C++ -> Empty Project with Arm Compiler for Embedded 6 (type the custom project name);
- 3. Add the main source file in this project with the following code:

```
// SME example.s
<...>
// <Definition of Initializing sequence about preparation to enter the streaming
mode>
.macro sme init
. . .
// <Definition of Initializing sequence about preparation to exit the streaming
mode>
.macro sme done
. . .
sme funcs1:
    sme init
            w12,
                  #0x0
    mov
    mov
           x13,
                   #0x80000000
    ptrue pn8.b
    // Contiguous load from memory address stored at x13 to Z registers
    ld1b {z0.b-z3.b}, pn8/z, [x13]
    // Move the value from Z registers to ZA tiles
    mova
            za0h.b[w12, 0:3], {z0.b-z3.b}
    sme done
<...>
// main.c
\langle \dots \rangle
```

```
#include <stdio.h>
extern sme_funcs1();
int main() {
    sme_funcs1();
    return 0;
}
<...>
```

The code shows a simple process that enables the streaming SVE mode and loads values to the ZA register by inserting the SME/SME2 assembler instruction. Figure 3-1 shows the content of ZA storage before executing the mova instruction.

Figure 3-1: Chart for ZAO content before executing mova instruction




Figure 3-2 shows the content change of ZAO tile through setting breakpoints after executing the mova instruction.




Figure 3-2: Chart for ZAO content after executing mova instruction



See the details of macros sme_init and sme_done in Calling conventions.

3.1.2 Step 2: Build the project

In the Arm Development Studio menus,

- 1. Right-click the project and select properties;
- 2. Open the C/C++ Build -> Setting -> Tool Settings;
- 3. For all Tools Settings, select the **Generic Armv9.2-A AArch64** as Target CPU, **Armv8 (Neon)** as target FPU;
- 4. Build the project with the below setting.

```
<...>
// Arm C Compiler for Embedded 6 setting is below
--target=aarch64-arm-none-eabi -march=armv9.2-a+sme2 -O1 -g -fno-inline-functions
// Arm assembler 6 setting is below
--target=aarch64-arm-none-eabi -march=armv9.2-a+sme2 -g
// Arm Linker 6 setting is below
--ro_base=0x80000000 --info=sizes
```

<...>



This is the basic setting of tools with SME2 enablement. See more features in Compiler options and pragmas.

3.1.3 Step 3: Connect a Debugger and configure

In the Arm Development Studio menus,

- 1. Right-click the project;
- 2. Select the debug configuration and create a new configuration;
- In the connection selection box, select the FVP Arm FVP (Installed with Arm DS) / Base_AEMvA*1_SVE/Bare Metal Debug/AEM-A_MP with the following model parameters:

```
<...>
-C cluster0.NUM_CORES=0x1
-C bp.secure_memory=0
-C SVE.ScalableVectorExtension.has_sme=1
-C SVE.ScalableVectorExtension.has_sme2=1
<...>
```



Add the following options manually: -c bp.secure_memory=0 -C SVE.ScalableVectorExtension.has_sme=1 -C SVE.ScalableVectorExtension.has_sme2=1

- 1. Load the executable file into the Files setting;
- 2. Select the **Debug from main** at Debugger setting;
- 3. Click debug, to build a Iris-compliant connection between the debugger and a FVP successfully;
- 4. Choose the **Steping By Instruction** debug mode, that allow viewing of the changes in the ZA register.

3.2 Compiler support

As section 3.1 shows, to build an application that uses SME and SME2 instructions, you must choose a compiler that supports these instructions. The following compilers support SME and SME2:

• Arm Compiler for Embedded 6 is a cross-platform compiler for bare-metal application development. Arm Compiler 6 first introduces support for SME from version 6.17. Then it adds

additional SME and SME2 functionality in subsequent releases. Arm compiler 6 versions greater than 6.21 support SME and SME2. Arm recommends this or greater are used.

- Clang is an open-source C compiler based on LLVM. Clang version 18 and higher support SME and SME2. From version 18, Clang can compile source code containing SME and SME2 ACLE intrinsics which implement the SME and SME2 ACLE.
- GNU toolchain is a broad collection of programming tools. GNU toolchain, GCC version 14 starts to support the SME and SME2 ACLE intrinsics.

Whichever compiler you use, Arm recommends using the most recent version.

Both the Arm Compiler 6 and Clang enable:

- Assembly of source code containing SME and SME2 instructions
- Disassembly of ELF object files containing SME and SME2 instructions

For Clang, the compiler integrates the assembler, which is not the same as GCC. The GNU toolchain uses a separate package called binutils to provide the assembler, linker and associated utilities to assemble and link. For assembly of SME/SME2 instructions, the minimal required GNU binutils version is 2.41.

3.2.1 Compiler options and pragmas

The following two ways describe how to write the source code and how to compile the code with the above compilers.

- Writing assembly code is supported directly by the compiler. Both the Arm compiler and Clang are capable of generating an executable file for SME/SME2 assembly code.
- The Arm C Language Extension (ACLE) makes the SME/SME2 instructions available as intrinsic functions, which are supported by the compilers that replace the functions with corresponding instructions. It also provides facilities for managing streaming mode and ZA storage. For details about these extensions, see sme-language-extensions-and-intrinsics in ACLE. Now, only the Clang compiler can compile the ACLE code; when GCC 14 is released, it can also compile ACLE code.

When compiling the SME/SME2 instructions, the following settings are available:

- 1. Compiler options:
- To target SME/SME2, select the following -march features with different variant types.

Feature identifier	Feature Description	-march/-mcpu <feature> options</feature>
FEAT_SME	Scalable Matrix Extension	sme
FEAT_SME2	SME2	sme2
FEAT_SME_F64F64	SME with the double-precision variant	sme-f64f64
FEAT_SME_I16I64	SME with 16-bit integer variant	sme-i16i64

The following table shows part of features to target SME/SME2.

Feature identifier	Feature Description	-march/-mcpu <feature> options</feature>



SME is supported in Armv9.2-A architecture. There are more options, which availability and support level differ in every compiler release. See the Arm Compiler Reference Guide for the full set of supported options in each compiler release.

There is an example to compile the SME2 instruction in C language.

```
// Arm C/C++ compiler:
armclang --target=aarch64-arm-none-eabi -march=armv9.2-a+sme2 -o <Executable file>
<source file>
// Clang compiler:
clang -target aarch64-none-elf -march=armv9.2-a+sme2 <Source files> -o <Executable
files>
```

1. Include the relevant SME/SME2 header files and specify which target executes the code.

```
#ifdef __ARM_FEATURE_SME
#include <arm_sme.h>
#endif
```

<arm_sme.h> declares functions and defines intrinsics for SME and its extensions, also including <arm sve.h>.

Command line examples to compile the SME/SME2 intrinsics:

```
// Clang compiler:
clang -target aarch64-none-elf -march=armv9.2-a+sme <Source files> -o <Executable
files>
```



Passing -march=armv9.2-a+sme defines the macro __ARM_FEATURE_SME.

Currently, GCC 14 which is the latest version to support the ACLE intrinsics for SME, has not been released to public. The Clang compiles all examples with SME intrinsics instead.

3.3 Calling conventions

To program in assembly, be aware of the latest updates to the Procedure Call Standard for the Arm 64-bit Architecture (AAPCS64) within the Application Binary Interface for the Arm Architecture

(ABI) document with SME support from release 2022Q3. Arm recommends that you use the latest version.

The following example shows the AAPCS process and how the SME assembler function is called and the related parameters are passed.

```
// main.c
<...>
int main() {
  // Initilization of two input matrices, one output matrix
  int M, N, K;
  . . .
  uint16_t * matLeft = (uint16_t *) malloc(M*K*sizeof(uint16_t));
uint16_t * matRight = (uint16_t *) malloc(K*N*sizeof(uint16_t));
uint64_t * matResult = (uint64_t *) malloc(M*N*sizeof(uint64_t));
   . . .
  matmul(M, K, N, matLeft, matRight, matResult);
<...>
// matmul.s
<...>
.text
.global matmul
.type matmul, %function
// <Definition of Initializing sequence about preparation to enter the streaming
mode>
.macro sme init
. . .
// <Definition of Initializing sequence about preparation to exit the streaming
mode>
.macro sme done
. . .
matmul:
    // matmul(M, K, N, matLeft, matRight, matResult);
     // x0 : M
    // x1 : K
// x2 : N
    // x3 : &matLeft
     // x4 : &matRight
     // x5 : &matResult
  sme init
  <The process of matrix-matrix multiplication>
  sme done
<...>
```

According to the AAPCS64, the first 8 registers, rO-r7, pass argument values into a subroutine. In this case, the xO-x5 pass the value of column and row for input matrices, and the pointer for matrices. Next, use this information in the calculation of the matrix by matrix multiplication. Registers rO-r7 also return the results from a function.

In addition to r0-r7, the AAPCS64 also defines the use of other general-purpose registers and summarizes the use of general-purpose registers in the procedure call standard.

Also, SME defines several pieces of processor state: ZA storage, PSTATE.SM, PSTATE.ZA, and TFIDR2_ELO. AAPCS64 describes the management of processor state across function boundaries.



Preparation for entering and exiting streaming mode shows the sequence preparation on entry or exit from streaming mode.

3.3.1 Preparation for entering and exiting streaming mode

There are some preparation steps when entering streaming mode. The instruction syntax uses qualified FP/SIMD/SVE register names. For instance, B presents the low byte, Q presents a 128-bit quadword (Neon), and Z presents a full SVE register. The compiler needs to save the content of FP/SIMD/SVE registers D8-D15 before entering streaming mode, because the AAPCS64 requires that the low 64 bits of them are not changed by the call.

For ZA storage, AAPCS64 uses a cooperative Lazy saving scheme after entering streaming mode. Functions that want to use ZA must check whether ZA already contains live contents first. Then they must save those contents to a provided buffer if so. The owner of the saved contents can restore them later. See details of committing-a-lazy-save in AAPCS64.

On exit from streaming mode, restore the old contents of D8-D15.

The following example shows sme_init and sme_done, the macro definitions of preparation steps.

```
<...>
  .macro sme init
    // Store the frame pointer and link register to create a frame chain
    stp x29, x30, [sp, #-80]!
    // Point the frame pointer to the new frame chain
            x29, sp
    mov
    // Save the current contents of D8-D15, which must be preserved by the function
           d8, d9, [sp, #16]
    stp
            d10, d11, [sp, #32]
d12, d13, [sp, #48]
d14, d15, [sp, #64]
    stp
    stp
    stp d14, d15, [sp, #64]
// Enable streaming mode and ZA
    smstart
    // Check whether there are already some lazily-saved contents in ZA
    mrs x0, tpidr2_el0
cbz x0, 1f
    // Commit the lazy save
              arm tpidr2 save
    bl
    // Indicate that there is no longer an active lazy save
    msr
          tpidr2 el0, xzr
1:
    .endm
    .macro sme done
    // Disable ZA and exit streaming mode
    smstop
    // Restore the old contents of D8-D15
    ldp
             d8, d9, [sp, #16]
            d10, d11, [sp, #32]
d12, d13, [sp, #48]
    ldp
    ldp
            d14, d15, [sp, #64]
    ldp
    // Restore the old frame pointer and link register
            x29, x30, [sp], #80
    ldp
    .endm
```

<...>

If an algorithm depends on ZA starting out at zero, it should clear out ZA after the call to <u>__arm_tpidr2_save</u>. Otherwise, the callee would inherit ZA contents from the caller. The instruction to zero ZA is zero {za}. If ZA was previously off, executing SMSTART ZA has the effect of zeroing the contents of ZA.



__arm_tpidr2_save is not something that C or C++ code should call. Instead, the compiler emits a call to __arm_tpidr2_save where it is necessary. When writing complete functions directly in asm rather than using inline asm in C/C++, functions that want to use ZA must call __arm_tpidr2_save first. Also, __arm_tpidr2_save is a function that is provided by the runtime library, rather than a compiler intrinsic. Because the Arm Compiler 6 does not have the runtime library till now, it is better to use the Clang to compile the function.

3.3.2 Controlling the use of streaming mode

The ABI defines which state PSTATE.SM is in on entry to a function and on a normal return, See SME ZA storage. At any time, the processor is either in streaming mode (PSTATE.SM==1) or in non-streaming mode (PSTATE.SM==0).

- 1. When writing directly in assembly code, use the instruction SMSTART SM to enter streaming mode. Use SMSTOP SM to return to non-streaming mode.
- 2. When writing in C/C++ with ACLE intrinsics, ACLE provides 2 attributes that specify how the program executes statements. The attributes are streaming and streaming-compatible.
- Streaming: shows that the function can only be executed in streaming mode. Entering streaming mode is required, if PE is in non-streaming mode.
- Streaming-compatible: shows that the function can be executed in both streaming and nonstreaming modes.



Non-streaming is default, which shows that the function can only be executed in non-streaming mode. An exit from streaming mode is required, if PE is in streaming mode and you want to execute in non-streaming mode.

The following code example shows how to define the execution statements of a function with attributes.

```
<...>
// "n" stands for "non-streaming"
// "s" stands for "streaming"
// "sc" stands for "streaming-compatible"
void n_callee(void); // The program is in non-streaming statements when calling this
function
```

void s_callee(void) __arm_streaming; // The program is in streaming statements when calling this function void sc_callee(void) __arm_streaming_compatible; // The program is in streamingcompatible statements when calling this function <...>

The code below shows how to use attributes to specify whether code can or must execute in streaming mode. The code uses the SME intrinsic <u>__arm_in_streaming_mode</u>, which returns true if the caller is executing in streaming mode. The program automatically switches mode as necessary before calling a function and restores the previous mode on return.

```
<...>
#include <stdlib.h>
#include <stdio.h>
#include <arm sme.h>
void n_print_sme_status(void) {
  printf (" arm in streaming mode = %d \n", arm in streaming mode());
void s_print_sme_status(void) __arm_streaming{
  printf ("__arm_in_streaming_mode = %d \n",
                                               arm in streaming mode());
}
void sc_print_sme_status(void) __arm_streaming_compatible{
  printf ("_arm_in_streaming_mode = %d \n", __arm_in_streaming_mode());
int main() {
 n print sme status();
 s print sme status();
 sc_print_sme_status();
 return 0;
<...>
```

The following output is generated:

```
__arm_in_streaming_mode = 0
__arm_in_streaming_mode = 1
__arm_in_streaming_mode = 0
```

The caller s print sme status, a function with streaming attribute, calls

__arm_in_streaming_mode. This returns true because the caller is streaming. While the caller n_print_sme_status is without a streaming attribute, which means the caller is non-streaming, the output shows false. Because the main() is non-streaming, the sc_print_sme_status runs in non-streaming mode.

3.3.2.1 Managing streaming mode across function boundaries

ACLE provides attributes for managing streaming modes across function boundaries, which extend to 3 function types - non-streaming types, streaming types and streaming-compatible type.

The function type classification decides which mode the program is in on entry to the function and which mode the program is in on return from the function.

For example in Controlling the use of streaming mode, if the non-streaming function is called during a streaming function, the mode is streaming when entering into the s_print_sme_status() and is then switched into non-streaming when branching into n_print_sme_status(). After completing the non-streaming function, the mode returns to streaming.

```
<...>
void s_print_sme_status(void) __arm_streaming{
    n_print_sme_status();
    printf ("__arm_in_streaming_mode = %d \n", __arm_in_streaming_mode());
}
...
// Result of printf
//__arm_in_streaming_mode = 0
//__arm_in_streaming_mode = 1
<...>
```

Calls can be from a streaming caller to a non-streaming callee or from a non-streaming caller to a streaming callee. In both cases, these changes of mode are automatic, and it is the compiler's responsibility to insert the necessary instructions. There are no intrinsics that map directly to SMSTART and SMSTOP.



In addition to being changed across function boundaries, streaming mode can be changed locally by adding an __arm_locally_streaming attribute to a function. The program automatically puts the program into streaming mode before executing the statements and restores the previous mode afterwards. This choice is internal to the function definition. It is not visible to callers and so it can be changed without affecting the function's binary interface. Also, the __arm_locally_streaming attribute can override the function type classification. See the specific description of changing streaming mode locally at section 15.1.2 in ACLE.

Streaming mode has some effects on code:

• It can change the length of SVE vectors and predicates. The streaming vector length (SVL) might be different from the normal non-streaming vector length (VL). When switching modes, the undefined behavior needs to be worried except the SVL and VL are equal. For example, in streaming-compatible code, when switching from streaming to non-streaming modes, Z and P register states are not maintained. Therefore, it is not guaranteed to pass the values initialized on Z with VL from non-streaming to streaming with SVL.

In the following code example, ptr is a pointer of non-streaming vector. Function s_add adds 1 to all the elements of x, which is a streaming vector. The call from a non-streaming function ns_add () to a streaming function s_add () is undefined if the SVL and VL are not equal.

```
svint32_t s_add(svint32_t x) __arm_streaming {
  return svadd_x(svptrue_b8(), x, 1);
}
void ns_add(svint32_t *ptr) {
```

*ptr = s_add(*ptr);



}

svint32_t defines the signed integer data type for single vector. svptrue_b8
returns a predicate in which every element is true. svada_x adds 1 to every
active element of x.

• SME streaming intrinsics in ACLE can only be executed in streaming mode, while non-streaming intrinsics can only be executed in non-streaming mode.

3.3.3 Controlling the use of ZA storage

ZA storage enablement is controlled by another processor state bit - PSTATE.ZA. Like the streaming mode, there are two ways to enable ZA storage. The first one is through SMSTART instruction written directly in assembly. The second one is to use the attributes with ACLE intrinsics. In C and C++ code, access to ZA is controlled at the function granularity. AAPCS gives a one-in-three choice for how a function handles ZA.

- The function does not use ZA. This is the default.
- The function uses ZA, which it shares with its caller. This is indicated by the <u>_arm_shared_za</u> function type attribute with syntax <u>_arm_inout("za")</u>.
- The function uses ZA that it creates from scratch and it does not share with its caller. This is indicated by the __arm_new_za function type attribute with syntax __arm_new("za").



__arm_new("za") is at the beginning when functions is defined. While, __arm_inout("za") should be at the end because it describes the type of the function, that callers to the function are aware of. Adding or removing __arm_inout("za") changes the interface of the function and the ABI, that would require all callers to be recompiled. However, callees do not need to be recompiled when calling the functions with __arm_new("za") attribute. See more explanation at ACLE.

The following code example shows how to enable the ZA storage with __arm_new("za") attribute.

```
<...>
#include <stdio.h>
_____arm_new("za") void SME_func1(void) ___arm_streaming {
    ____asm volatile(
        "mov w12, #0x0 \n"
        "mov x13, #0x80000000 \n"
        "ptrue pn8.b \n"
        "ld1b {z0.b-z3.b}, pn8/z, [x13] \n"
        "mova za0h.b[w12, 0:3], {z0.b-z3.b} \n"
        ::: "x12","x13","p8","z0","z1","z2","z3","za"
        );
}
int main() {
```

SME func1(); return 0; <...>

}

In this case, ZA storage is enabled by the attributes <code>__arm_new("za")</code>, which instructs the compiler to insert a SMSTART ZA instruction at the beginning of the function.

The following example is a complex one to show the effect of ZA storage, when calling functions with different ZA storage attributes.

```
<\ldots>
#include <stdlib.h>
#include <stdio.h>
#include <arm sme.h>
const int kMaxSVEVecLen = 2048;
static unsigned char zero buffer[kMaxSVEVecLen] = { 0 };
unsigned long checksum_za(void) __arm_streaming __arm_inout("za") {
  unsigned long i;
  unsigned long svl = svcntsb();
  unsigned char buffer[svl];
  unsigned long sum = 0;
  for (i = 0; i < svl; i++) {
    unsigned long j;
svstr_vnum_za(i, buffer, 0);
                                              // Store data to buffer with element of the
 i-th row of ZA with offset 0
    for (j = 0; j < svl; j++) {
       sum += buffer[j];
  }
  return sum;
}
void assign za 1(void) arm streaming
                                                 arm inout("za") {
svbool_t p_all = svptrue b8(); // Set predicate elements to true
svint8_t zn = svdup n_s8(3); // Set all lanes to the same value that is 3
svwrite_hor_za8_s8_m(0, 0, p_all, zn); // Write the vector zn into horizontal ZA
slices with predication p_all
}
  arm new("za") void assign_za_2(void) __arm_streaming {
  \overline{\text{svbool}} \text{ t p all } = \text{svptrue } \overline{\text{b8}()};
  svint8_t zn = svdup_n_s8(4);
  svwrite_hor_za8_s8_m(0, 0, p_all, zn);
}
void assign za 3(void)
                              _arm_streaming __arm_inout("za") {
 svbool_t \overline{p}_a\overline{l} = svptrue_b\overline{8}();
  svint8 t zn = svdup_n_s8(4);
  svwrite hor za8 s8 \overline{m}(\overline{0}, 0, p \text{ all}, zn);
}
unsigned long before[3], after[3];
  arm new("za") void ZA_attribute_test(void) __arm_streaming {
 svzero za();
                                       // Clean ZA.
 before[0] = checksum za();
                                      // Check the sum of a vector in ZA. Since the ZA is
 cleaned, the sum is 0.
  assign_za_1();
                                        // The first assignment of ZA. The value of each
 element is 3 with length of 8 bits.
```

```
after[0] = checksum za();
                                       // Check the sum of a vector in ZA. Since SVL is 512
 bit, each element is 3 with length of 8 bits, the sum of a vector is 192 (512/8*3).
  before[1] = after[0];
  assign_za_2();
                                        // Another new ZA is created. The value of each
 element is 4 with length of 8 bits.
  after[1] = checksum_za(); // Checksum remains 192 for a SVL=512 bits since the
 original ZA state is not changed.
  before[2] = after[1];
  assign za 3();
  after[\overline{2}] = checksum za(); // The sum of a vector is 256 (512/8*4).
}
int main() {
  ZA attribute test();
  printf("Called assign za 1. Before = %ld, after = %ld\n", before[0], after[0]);
printf("Called assign za 2. Before = %ld, after = %ld\n", before[1], after[1]);
printf("Called assign za 3. Before = %ld, after = %ld\n", before[2], after[2]);
  return 0;
< . . . >
```

The following result is obtained:

Called assign_za_1. Before = 0, after = 192 Called assign_za_2. Before = 192, after = 192 Called assign_za_3. Before = 192, after = 256

In this example, the callees with __arm_inout("za") attribute like check_sum_za(), assign_za_1(), and assign_za_2() have the ZA state, which they share with their caller zA_attribute_test(). The result also shows that the functions with __arm_inout("za") have changed ZA register and the sum result. The callee with __arm_new("za") like assign_za_2() creates another new ZA and change its state. This does not affect the original ZA stated created by zA_attribute_test(). Therefore, the sum does not change after executing assign_za_2().

Functions that use ZA can also use the SME instruction intrinsics to manipulate that state. These intrinsics act as shared-ZA functions and share ZA state with their callers, such as svwrite_hor_za8_s8_m() which change the ZA state created by assign_za_2()'s attribute.



svzero_za clears the ZA content. svldr_vnum_za does slice_offset filling of horizontal ZA slices with data in a vector. svstr_vnum_za does slice_offset filling of a vector with data in horizontal ZA slices. svdup_n_s8 sets all lanes of a SVE vector with specific value. svwrite_hor_za8_s8_m writes the horizontal ZA slices with a SVE vector. For more information about intrinsics, refer to the web page and ACLE.

3.4 How to run an SME application

Without access to SME hardware, you can use models or emulators to develop self-designed application. For all the examples in chapter Toolchains and model support, you can use the Fast Models FVP_Base_RevC-2xAEMvA, downloaded from Fixed Virtual Platforms, or the

Copyright © 2024 Arm Limited (or its affiliates). All rights reserved. Non-Confidential Base_AEMvAx1_sve, pre-installed at Arm Development Studio. Both options support modeling on Arm AArch64 platforms with SME/SME2.

The following code shows the basic model parameters setting.

```
// Command to execute the executable file on FVP
<...>
$AEM/models/Linux64_GCC-9.3/FVP_Base_RevC-2xAEMvA
--plugin=$AEM/plugins/Linux64_GCC-9.3/ScalableVectorExtension.so
-C cluster0.NUM_CORES=1
-C cluster1.NUM_CORES=0
-C semihosting-enable=1
-C cluster0.has_arm_v9-2=1
-C cluster0.has_arm_v9-2=1
-C SVE.ScalableVectorExtension.has_sme=1
-C SVE.ScalableVectorExtension.enable_at_reset=1
-C bp.secure_memory=false
-a <executable file>
<...>
```

The table shows the meaning of each parameter, when setting the basic FVP model.

Parameter name	Description
plugin	Specify the plugin
cluster0.NUM_CORES	Set number of cores in cluster 0
cluster1.NUM_CORES	Set number of cores in cluster 1
semihosting-enable	Enable semihosting for all cores
cluster0.has_arm_v9-2	Implement the ARMv9.2 Extension. FEAT_SME is implemented at Armv9.2-A
SVE.ScalableVectorExtension.has_sme	Whether SME is implemented (SVE.ScalableVectorExtension.has_sme2 needs to be 1 if SME2 is implemented)
SVE.ScalableVectorExtension.enable_at_reset	Start with system registers set up for Scalable Vector Extension use
bp.secure_memory	Disable security checking by TZC-400

You can download the application image directly into the fast model, execute, and debug through debugger. See Debug tools. You need to set more parameters. For example, svE.ScalablevectorExtension.sme_veclens_implemented controls the SME vector lengths. For more information, see **Plugins for Fast Models** in Fast Model Reference Guide.

3.5 Debug tools

Debug tools such as Arm Development Studio Debugger can provide visibility of vectors and ZA tiles.


For Arm Development Studio debugger, you can debug the SME/SME2 application code because the Arm Debugger is intended as a bare metal debugger to debug the bootloaders and kernels including Linux and RTOS. Therefore, you can get information such as if the state is correctly saved, restored on task switch or system calls, display the register contents such as Z vectors and ZA tile elements and print the ZA tile contents as a matrix.

For application debugger GDB or LLDB, you can display the Z vectors and ZA tile elements in the appropriate format. In addition, GDB's python support can print the tile contents as a matrix or export as JSON or CSV format for analysis in another tool.

The figure 3-3 shows how to set the debug configuration, and debug the example through Arm Development Studio Debugger. The figure 3-4 shows to check the value changes of ZA tiles.

Figure 3-3: Chart for debug configuration of SME example

me: Hello_world_SME	
Connection 🗟 Files 🏘 Debugger 🔞 OS Awareness 🛤	Arguments 👼 Environment 🚅 Export
Select target	
Select the manufacturer, board, project type and deb	oug operation to use. / Base_AEMvAx1_SVE / Bare Metal Debug / AEM-A_MP
Filter platforms	
AEM-A MP	
> Linux Kernel Debug	
> Base_AEMvAx2	
> Base_AEMvAx2_SVE	
> Base_AEMvAx4	
> Base_AEMvAx4_SVE	
> Base_Blackhawkx1	
> Base_Blackhawkx10	
> Base_Blackhawkx12	
> Base_Blackhawkx14 > Base_Blackhawkx2	
> Base_blackhawkx2 > Base Blackhawkx4	
> Base Blackhawkx6	
> Base Blackhawkx8	
> Base Chabertonx1	
s buse chaberconn	
Arm Debugger will connect to an FVP to debug a bar	re metal application.
Connections	
Model plugin	ScalableVectorExtension
Bare Metal Debug Launch a new model 	Model parameters -C cluster0.NUM_CORES=0x1 -C bp.secure memory=0 -C SVE.ScalableVectorExtension.has sme=1 -C SVE.ScalableVectorExtension.has sme2-
	model Connection address 127.0.0.1:7100
Connect to an already running	Terroration address Terroration
	get options. Using "default" configuration options
	get options. Using "default" configuration options



SME_example.s ×	- 0	8	Outl	ine	Breakpo	oints 🔤 Registers 🛛 🗄 MM	AU/MPU	J +
27¤¶	^	R	egiste	r Set	: All regis	ters		
28 · · · · .macro · sme_done¤¶						Value	Size	Access
29 · · · // · Disable · ZA · and · exit · streaming · mode¤ ¶				ME		126 of 126 registers		
30 · · · · smstop¤"				Arra		64 of 64 registers 62 of 62 registers		
31 · · · //·Restore the old contents of D8-D15×9					S AOH B		32768	R/W
32 · · · · 1dp · · · · · d8, · d9, · [sp, · #16]¤¶					F8 E4M3		32768	
				• •	F8_E5M2		32768	R/W
33 · · · 1dp · · · · d10, · d11, · [sp, • #32]¤"				• •			32768	
34 ••• ldp •••• <i>d</i> 12, <i>d</i> 13, • [<i>sp</i> , • #48]¤¶				•	[0]			R/W
35 ···· ldp ···· <i>d</i> 14, <i>d</i> 15, [<i>sp</i> , #64]¤¶					• [0]	208		R/W
36 · · · · // · Restore · the · old · frame · pointer · and · link · register 🖉					• [1]	4		R/W R/W
37 · · · · 1dp · · · · · x29, · x30, · [sp], · #80 ¤¶					• [3]	148		R/W
38 · · · · . endm¤¶					• [4]	16	8	R/W
39 X 1					• [5]	0		R/W
40sme funcs1:¤¶					• [6]	0		R/W
41×9					• [7]	148		R/W R/W
					• [8] • [9]	245 123		R/W
42 ····sme_init¤¶					• [10]	191		R/W
43 · · · · mov · · · · · w12, · · #0x0¤¶					• [11]	169		R/W
44 ···· mov ····· x13, ··· #0x80000000 ¤¶					• [12]	226		R/W
45 ···· ptrue ·· ·pn8.b ¤¶					• [13]	15		R/W
$46 \cdots 1d1b \{z0, b-z3, b\}, pn8/z, [x13] \exists$					• [14]	191		R/W R/W
47 mova za0h.b[w12, 0:3], {z0.b-z3.b}¤¶					• [15] • [16]	169 224		R/W
48 •••• sme_done		•			• [17]	7		R/W
49		1			• [18]	191		R/W
49 <	``````````````````````````````````````				• [19]	169		R/W
Consels - Community in Visiobles - Manuary in Discourdely - Asso Consels - Toront Consels in Africa - L					■ [30]	200	Ω	DIW

🕒 Console 🔳 Commands 🗠 Variables 🗉 Memory 🕮 Disassembly 🖬 App Console 📓 Target Console × 🖋 Search +

4. SME2 code examples

The following sections show examples of assembly code written using SME2 instructions. These examples can help you learn about SME2 so that you can apply the techniques in your own code.

The examples are:

- Matrix-by-matrix multiplication:
 - matmul_fp32: Single precision matrix-by-matrix multiplication.
 - matmul_int8: 8-bit integer to 32-bit integer matrix-by-matrix multiplication.
- Matrix-by-vector multiplication:
 - gemv_cm_int8: 8-bit integer to 32-bit integer matrix-by-vector multiplication.
- Compressed matrix-by-vector multiplication:
 - lut_gemv_rm_int8: Compressed 8-bit integer to 32-bit integer matrix-by-vector multiplication.
- Complex-valued matrix-by-matrix multiplication:
 - cplx_matmul_fp16fp32: Complex-valued half-precision to single precision floating-point matrix-by-matrix multiplication.

5. matmul_fp32: Single precision matrix-bymatrix multiplication


The matmul_fp32 example implements vector length agnostic, single-precision floating-point matrix-by-matrix multiplication using the fmopa outer product instruction.

The explanation focuses on the SME2-specific parts of the example: the left-hand side (LHS) matrix preprocessing function preprocess_1 and the SME2-optimized matrix multiplication function matmul_opt.

5.1 Overview of the matmul_fp32 algorithm

The matmul_fp32 example uses the fact that multiplying two matrices together is the same as summing the outer products for each column of matLeft and each row of matRight in turn. The code multiplies the matrices matLeft and matRight to produce the result matResult_opt:

Figure 5-1: Example matrices



- matLeft is an M x K LHS input matrix in row-major format.
- matRight is an K x N RHS input matrix in row-major format.
- matResult_opt is an M x N matrix containing the result of multiplying matLeft with matRight in row-major format.

The initial input matrices are stored in memory as row-major arrays. Matrix multiplication is performed as the sum of the outer product of one column from matleft and one row from matRight. Because the outer product requires column elements from matleft, the code rearranges the matleft data so that that the column elements are stored contiguously in memory.

The implementation therefore has two steps:

1. Rearrange the LHS matleft matrix, using the function preprocess_1.

The matLeft matrix is transpose-like rearranged and stored to memory. More precisely, blocks of SVLs (rows) x K (columns) are transposed by data tiling and contiguously stored to memory. This rearranged matrix is called matLeft_mod.

2. Multiply the rearranged matLeft_mod matrix and matRight matrix using the function matmul_opt.

This function contains three nested loops:

- a. The outermost loops iterates over the rows of the result matrix.
- b. The middle loop iterates over the columns of the result matrix.
- c. The innermost loop iterates over the K dimension, producing result matrix elements as a sum of products.

These operations are examined in more detail in the preprocess_l function details and matmul_opt function details sections.

The outer product calculation uses the fmopa instruction. Figure 5-2: Outer product operation using fmopa instructions on page 59 shows each fmopa instruction reading two SVE Z input vectors and updating an entire SME ZA tile:




Figure 5-2: Outer product operation using fmopa instructions

5.2 preprocess_l code

The following code shows the preprocess_1 function with numbered lines. Subsequent sections explain how the code operates.

```
// x0: M, x1: K, x2: &matLeft, x3: &matLeft mod
1.
    preprocess 1:
2.
         smstart
З.
4.
    // constants
5.
                                              // SVLs
        cntw x4
                 x11, x4, x1
x14, x1, #1
x15, x14, x1
                                              // SVLs*K
// 2*K
6.
        m11]
7.
         lsl
8.
                                              // 3*K
        add
9.
10.
                  x16, x4, x4
        mul
                                              // SVLs*SVLs
11.
12.
         mov
                 x7, #0
13.
        whilelt p0.s, x7, x0
                                              // Tile predicate (M dimension)
14.
15. .Loop_outer:
                x8, x2
                                              // matLeft load base address
16.
        mov
17.
         mov
                  x9, x3
                                              // matLeft mod store base address
18.
                                              // Exit condition for inner loop
         add
                  x5, x2, x1, lsl #2
19.
               x10, x9 , x11, lsl #2
x13, x10, x16, lsl #2
                                              // 32b Tile0 store predicate condition
// 32b Tile1 store predicate condition
20.
         add
21.
         sub
         whilelt pn8.b, x8, x5, vlx2
                                              // Tile predicate-as-counter (K dimension)
22.
23.
24. .Loop inner:
```

0 E			
25.	mov	x6, x8	// matLeft
26.	m 0.77	12 #0	// I and loop countar
27. 28.	mov	w12, #0	// Load_loop counter
20.	Tood loop.		
30.	.Load_loop:	pn10, pn8, p0.s[w12, 0]	
31.	psel		
32.	psel	pn11, pn8, p0.s[w12, 1]	
33.	psel	pn12, pn8, p0.s[w12, 2]	
34.	psel ld1w	pn13, pn8, p0.s[w12, 3]	[x6] // matLeft
35.	ld1w	{z20.s, z28.s}, pn10/z, {z21.s, z29.s}, pn11/z,	
36.	ld1w	$\{221.5, 229.5\}, pn11/2, [222.5, 229.5], pn12/2$	[x6, x14, ls1 #2] // matLeft + K*2
37.	ld1w		
38.	mova	za0h.s[w12, 0:3], {z20.s	[x6, x15, lsl #2] // matLeft + K*3
39.	mova	zalh.s[w12, 0:3], {z28.s	
40.	niova	Zain.s[wiz, 0.5], [220.	5 231.5}
41.	add	x6, x6, x1, lsl #4	// matLeft+=4*K FP32 elements (bytes)
42.	add	w12, w12, #4	// Increment counter
43.	cmp	w12, w4	// Incremente counter
44.	b.mi	.Load loop	
45.	10 * III I	· Toda _ Toob	
46.	mov	w12, #0	// Store loop counter
47.		,	
48.	.Store loop	:	
49.		pn10.b, x9, x10, vlx4	
50.		pn11.b, x9, x13, vlx4	
51.	mova	{z0.s-z3.s}, za0v.s[w12]	, 0:3]
52.	mova	{z4.s-z7.s}, zalv.s[w12]	
53.	st1w	{z0.s-z3.s}, pn10, [x9]	<pre>// Store 4 col vectors to matLeft mod</pre>
54.	st1w		x16, lsl #2] // matLeft_mod+SVLs * SVLs
55.	addvl		<pre>// matLeft_mod += 4*SVLb (bytes)</pre>
56.	add	w12, w12, #4	// Increment counter
57.	cmp	w12, w4	
58.	b.mi	.Store_loop	
59.			
60.	add	x9, x9, x16, lsl #2	
61.	addvl	x8, x8, #2	// matLeft+= 2*SVLb (bytes)
62.		pn8.b, x8, x5, vlx2	
63.	b.11rst	.Loop_inner	
64.	م ما ما		// mottoft modul OVI atv DD20 alma (bottoa)
65.	add		<pre>// matLeft mod+= SVLs*K FP32 elms (bytes) // matLeft= SVLs*K FP32 elms (bytes)</pre>
66. 67.	add incw	x2, x2, x11, lsl #2 x7	// matLeft+= SVLs*K FP32 elms (bytes]
68.	THCM	A /	
69.	while!+	p0.s, x7, x0	
70.		.Loop outer	
71.		· LOOP_OUCCE	
72.	smstop		
73.	onio o o p		
74.	ret		

5.3 preprocess_l function overview

The preprocess_1 function rearranges the matLeft matrix so that blocks of SVLs (rows) x K (columns) are transposed by data tiling and contiguously stored to memory. This rearrangement is implemented by loading the matLeft matrix rows to horizontal slices of a 32-bit ZA tile and storing vertical slices of that 32-bit ZA tile contiguously to memory. The input matrix is zero-padded to a multiple of SVLs rows.


Rearranging the matrix data in memory in this way makes the subsequent memory accesses in the matrix multiplication calculation more efficient, because all data is then read from contiguous memory addresses.


Copyright © 2024 Arm Limited (or its affiliates). All rights reserved. Non-Confidential



SVLs is the number of 32-bit elements in the Streaming SVE vector length, which is **IMPLEMENTATION DEFINED**. By basing our calculations on this value rather than a hard-coded value, the code is vector length agnostic to maximize efficiency on any platform, regardless of the implemented vector length. That is, the code makes the most efficient use of the vector registers regardless of their implemented size.

Figure 5-3: Matrix divided into blocks on page 61 shows how the entire M x K matLeft input matrix is divided into SVLs x SVLs blocks, with elements outside of the matrix zeroed out.







The following shows the overall structure of the preprocess_1 function:

```
Loop outer:
     Iterate over the rows of the input matrix, the M dimension.
  // Each iteration of Loop outer rearranges SVLs rows of the input
  // matrix.
  Loop inner:
    // Iterate over the columns of the input matrix, the K dimension.
// Each iteration of Loop_inner deals with a group of 2*SVLs
    // columns from the original matrix.
    Load loop:
         Loads a segment of SVLs (rows) x 2*SVLs (columns) from
      //
      // the input matrix to two 32-bit ZA tiles.
      // Each iteration of Load loop loads 2*SVLs elements from
      // 4 rows horizontally into two 32-bit ZA tiles.
      11
      // In Load loop, input matrix loads are predicated using
      // predicate-as-counter. This zeroes inactive elements in
      // the destination vector.
    Store loop:
      // Stores vertical slices of the two 32-bit element ZA tiles to
      // memory.
```

// Each iteration of Store_loop takes 4 vertical tile slices from // the 32-bit ZA tiles and stores the elements at consecutive // memory locations. // // In Store_loop, output matrix stores are predicated using // predicate-as-counter. If the input matrix rows were // zero-padded to a multiple of SVLs rows, those padded zeros // are also stored.

By repeatedly writing to horizontal slices of the ZA tile on load, but reading from vertical slices to store, the matrix is rearranged in blocks as shown in Figure 5-4: Rearranging the matLeft matrix on page 62:





The left-hand side of the figure shows the row-major input matrix in consecutive memory address locations, with each element occupying 4 bytes. The right-hand side of the figure shows the rearranged data, after processing by the preprocess_1 function. Rearranging the data in this way means that the matmul_opt function accesses matleft_mod data from contiguous memory addresses when performing the matrix multiplication, improving the efficiency of the algorithm.

The example in this figure assumes that SVL is 128b, with 4x4 32-bit elements per ZA tile and that the dimensions of the matleft matrix are 6 rows by 10 columns.

Copyright © 2024 Arm Limited (or its affiliates). All rights reserved. Non-Confidential The preprocess_I function details section describes specific portions of the code in more detail.

5.4 preprocess_l function details

This section describes how the preprocess_1 function operates, looking at sections of the code in turn.

- On entry, function arguments are passed in registers as follows:
 - x0: M, the number of rows in the matLeft matrix
 - x1: K, the number of columns in the matleft matrix
 - x2: The base address of the input matrix, matLeft
 - x3: The base address of the output matrix, matLeft_mod
- Line 2:

Enters Streaming SVE mode and enables the ZA array storage.



The smstart instruction is only required if you are not already in streaming mode. This example assumes that streaming SVE mode is locally managed using smstart and smstop instructions. This example requires streaming SVE mode to enable access to ZA array storage.

• Lines 12-13:

Register x7 is used as the outer loop counter.

Predicate register pO determines when the bounds of the input array matleft are exceeded, and therefore when to zero inactive elements in Load_loop.

• Lines 15-27 and 60-70 (Loop_outer and Loop_inner)

.Loop_outer iterates through the rows of the input matrix, the M dimension. Each iteration of .Loop_outer rearranges SVLs rows of the input matrix and calculates the start and end address in memory of a row to prepare to divide sub-sections processed by .Loop_inner. The end address, x5, is calculated by taking the start address and adding the number of columns (K) from x1 multiplied by 4, because each element contains 32 bits, or 4 bytes.

.Loop_inner iterates over column elements in groups of 2 x SVLs elements. That is, for a matrix with K columns, if K is greater than 2 x SVLs, each row is processed using multiple iterations of .Loop_inner.

Each iteration of .Loop_inner uses a predicate-as-counter register, pn8, to identify which columns should be processed. If the number of columns, K, is not an exact multiple of 2 x SVLs, then the final iteration of .Loop_inner uses partially full predicate registers to identify the leftover columns. All other iterations use full predicate registers to process all elements. The whilelt pn8.b, x8, x5, v1x2 instruction generates the predicate-as-counter, which identifies the number of elements processed by the 2-vector load instructions in each Loop_inner

iteration. You can also think of x8 as a .Loop_inner loop counter in bytes. While this counter is less than the end of the row address, then predicate elements are marked as true. Each iteration processes a maximum of 2 x SVLb bytes. The loop counter is incremented by SVLs at the end of each iteration in line 61.

Loop_outer uses a predicate-as-mask, or single vector predicate, to identify which rows to process. The predicate-as-mask is set by the whilelt p0.s, x7, x0 instruction, where x7 is the current Loop_outer counter and x0 is the number of rows, M. The loop counter is incremented by SVLs at the end of each iteration in line 67, incw x7.

At the end of each iteration of Loop_inner, the base address is incremented by the maximum number of bytes consumed in each iteration, which is 2 x SVLb. When the base address becomes greater than the end address, the predicate becomes all false, and the loop ends.

The exit condition for Loop_inner is when all columns have been processed, and the exit condition for Loop_outer is when all rows have been processed.

• Lines 29-44 (Load_loop)

Each iteration of $load_loop$ loads 2 x SVLs elements from four rows to consecutive horizontal slices of a 32-bit ZA tile.

Vertical and horizontal matrix edges are carefully managed by the psel instructions in lines 30 to 33. The psel instructions in lines 30-33 set four predicate registers based on the value of the four predicate elements in p0 starting at index w12. If the element at index w12 is active, the predicate pn10 is set to the value of pn8. Otherwise, the predicate is set to all false. The same process applies for the other three predicate registers, pn11, pn12, and pn13. This is referred to as 2D predication. This allows unrolling of inner loops while keeping the processing generalized and the code vector length agnostic. In this case, four consecutive rows are processed in each iteration, as long as four rows are available for processing. When the number of remaining rows is less than four, psel generates an all false predicate for the unneeded rows, which prevents the load.

The <code>ldlw</code> instructions at lines 34 to 37 perform two-vector loads from four consecutive rows of the input matrix data to a strided pair of vectors, predicated using the predicate-as-counter registers set by the <code>psel</code> instructions above. Then the <code>mova</code> instructions at lines 38 and 39 move a consecutively numbered group of four vectors to horizontal slices of the 32-bit tiles ZAO and ZA1. The first half of each loaded segment is moved to ZAO, and second half of the segment is moved to ZA1, achieved by loading to strided vectors and moving consecutively numbered vectors.

In store_loop we will see that the store instructions use the v suffix to access the data in the ZA tiles as vertical columns and rearrange the matrix.

Each iteration of $load_loop$ then increments the base address in x6 by 4 entire rows, and the ZA tile horizontal slice counter in w12 by 4.

• Lines 46-58 (store_loop)

store_loop stores two ZA tiles (ZAO ad ZA1) to memory. Each iteration stores 4 vertical tile slices from each ZA tile into consecutive memory locations, using predication to determine when the bounds of the array are exceeded.

The whilelt instructions in lines 49-50 generate predicate-as-counters for four-vector consecutive stores. The vlx4 in these instructions is the vector length specifier, and indicates that the predicate can control four vectors. The predicates ensure that non-existent columns in the ZA tile are not stored to memory, using the base address to calculate the store bounds for each of the ZA tiles.

The mova instructions in lines 51-52 move four vertical slices of ZAO and ZA1 to consecutive group of Z vectors. The v suffix accesses the data in the ZA tile as columns, rearranging the matrix.

The stlw instructions in lines 53-53 perform four vector contiguous stores from the Z vectors to memory.

5.5 matmul_opt code

The following code shows the function matmul_opt with numbered lines. Subsequent sections explain how the code operates.

```
1.
    matmul opt: // x0: M, x1: K, x2: N, x3: matLeft mod, x4: matRight, x5:
matResult
2.
               x19, x20, [sp, #-48]!
      stp
              x21, x22, [sp, #16]
x23, x24, [sp, #32]
3.
       stp
4.
       stp
5.
6.
       smstart
7.
8.
       // constants
9.
      cntw x6
                                        // SVLs
               x22, x6, x1
                                        // SVLs*K
     mul
10.
     mul
             x23, x6, x2
x18, x23, x2
11.
                                        // SVLs*N
      add
                                        // SVLs*N + N
12.
13.
             x11, x4, x2, lsl #2
                                       // Exit condition for N loop
     add
              x12, #0
14. mov
15.
       cntb
               хб
                                        // SVLb
16.
      mov
              x14, #0
     ptrue pn10.b
                                        // Predicate for SME2 VLx2 (a ptr loads)
17.
                                        // tiles predicate (M dimension)
// SVLb-8
18.
      whilelt pn8.s, x12, x0, v1x2
19.
      sub
               w6, w6, #8
20.
21. .Loop M: 22. // \overline{E}xtract tile 0/1 and tile 2/3 predicates (M) from vlx2 predicate.
23.
      pext { p2.s, p3.s }, pn8[0]
24.
               x16, x4
                                         // b base
      mov
               x9, x5
25.
      mov
                                         // c base
      whilelt pn9.b, x16, x11, v1x2 // tiles predicate (N dimension)
26.
27.
28. .Loop_N:
29.
               x7, x3
                                         // a_ptr = a_base
      mov
            x/, x16
x17, x16
30.
                                         // b_ptr = b_base
      mov
31.
              x10, x9
                                        // c_{ptr0} = \overline{c}_{base}
      mov
32.
33.
      // Extract tile 0/2 and tile 1/3 predicates (N) from vlx2 predicate.
34.
               { p0.b, p1.b }, pn9[0]
      pext
35.
36.
               x8, x3, x22, lsl #2
                                       // a base + SVLs*K FP32 elms (bytes)
      add
                                      // Exit condition for K loop
// Load 1st vector from a_ptr
37.
      addvl
             x15, x8, #-1
38.
       ldlw
               {z1.s}, p2/z, [x7]
39.
40.
     zero
             {za}
```

ld1w {z2.s-z3.s}, pn9/z, [x17] // Load 2 vectors from b ptr 41. 42. za0.s, p2/m, p0/m, z1.s, z2.s // ZA0+=1st a_ptr vec OP 1st b_ptr vec
{z5.s}, p3/z, [x7, x22, 1s1 #2] // Load 2nd vector from a_ptr
x7, x7, #1 // a ptr += SVLb (bytes) 43. fmopa 44. ldlw // a_ptr += SVLb (bytes) 45. addvl 46. 47. .Loop_K: 48. za2.s, p3/m, p0/m, z5.s, z2.s // ZA2+=2nd a ptr vec OP 1st b ptr vec fmopa 49. zal.s, p2/m, p1/m, z1.s, z3.s // ZA1+=1st a ptr vec OP 2nd b ptr vec $\{z0.s-z1.s\},\ pn10/z,\ [x7] // Load next 2 vectors from a ptr$ 50. fmopa 51. ldlw 52. 53. za3.s, p3/m, p1/m, z5.s, z3.s // ZA3+=2nd a_ptr vec OP 2nd b_ptr vec {z6.s-z7.s}, pn9/z, [x17, x2, lsl #2] // Load next 2 vecs from b ptr fmopa 54. ld1w 55. za0.s, p2/m, p0/m, z0.s, z6.s // ZA0+=1st a_ptr vec OP 1st b_ptr vec pn11, pn10, p3.s[w14, 0] // Select predicate-as-counter {z4.s-z5.s}, pn11/z, [x7, x22, 1s1 #2] // Load next 2 vecs from a_ptr 56. fmopa 57. psel 58. ld1w 59. za2.s, p3/m, p0/m, z4.s, z6.s // ZA2+=2nd a_ptr vec OP 1st b_ptr vec x17, x17, x2, lsl #3 // b_ptr += 2*N FP32 elms (bytes) 60. fmopa 61. add 62. zal.s, p2/m, p1/m, z0.s, z7.s // ZA1+=1st a ptr vec OP 2nd b ptr vec 63. fmopa 64. 65. za3.s, p3/m, p1/m, z4.s, z7.s // ZA3+=2nd a ptr vec OP 2nd b ptr vec {z2.s-z3.s}, pn9/z, [x17] // Load next $\overline{2}$ vectors from b ptr fmopa 66. ldlw {z2.s-z3.s}, pn9/z, [x17] 67. za0.s, p2/m, p0/m, z1.s, z2.s // ZA0+=1st a_ptr vec OP 1st b_ptr vec x7, x7, #2 // a_ptr += 2*SVLb (bytes) 68. fmopa 69. addvl x7, x7, #2 70. 71. x7, x15 cmp 72. b.mi .Loop K 73. 74. za2.s, p3/m, p0/m, z5.s, z2.s // ZA2+=2nd a ptr vec OP 1st b ptr vec fmopa 75. 76. zal.s, p2/m, p1/m, z1.s, z3.s // ZA1+=1st a ptr vec OP 2nd b ptr vec fmopa 77. 78. za3.s, p3/m, p1/m, z5.s, z3.s // ZA3+=2nd a_ptr vec OP 2nd b_ptr vec fmopa x17, x17, x2, lsl #2 // b ptr += $2\overline{N}$ FP32 elms (bytes) 79. add 80. 81. x7, x8 cmp 82. .Ktail end b.pl 83. .Ktail_start: 84. {z1.s}, p2/z, [x7] 85. ld1w {z2.s-z3.s}, pn9/z, [x17] 86. ldlw 87. 88. za0.s, p2/m, p0/m, z1.s, z2.s fmopa {z5.s}, p3/z, [x7, x22, lsl #2] 89. ld1w 90. 91. fmopa za2.s, p3/m, p0/m, z5.s, z2.s 92. 93. zal.s, p2/m, p1/m, z1.s, z3.s fmopa 94. 95. fmopa za3.s, p3/m, p1/m, z5.s, z3.s 96. 97. .Ktail_end: 98. w13, #0 mov 99. psel pn11, pn9, p2.b[w13, 0] 100. psel pn12, pn9, p3.b[w13, 0] 101. // ZA tiles to vecs: z0 = za0h[1], z1 = za1h[1], z2 = za2h[1], z3 = za3h[1] 102. mova { z0.b-z3.b }, za0h.b[w13, 0:3] 103. st1w { z0.s-z1.s }, pn11, [x10] // Store to c ptr0 { z2.s-z3.s }, pn12, [x10, x23, ls1 #2] // Store to c ptr0+(SVLs*N) 104. st1w 105. .Loop_store_ZA: psel 106. pn11, pn9, p2.b[w13, 4] 107. pn12, pn9, p3.b[w13, 4] psel { z0.b-z3.b }, za0h.b[w13, 4:7]
{ z0.s-z1.s }, pn11, [x10, x2, lsl #2] // Store to c_ptr0+N 108. mova 109. st1w 110. st1w { z2.s-z3.s }, pn12, [x10, x18, lsl #2] // Store to c ptr0+(SVLs+1)*N 111.

```
x10, x10, x2, lsl #3 // c ptr0 += 2*N FP32 elms (bytes)
112.
        add
113.
       add
                 w13, w13, #8
114.
115.
                pn11, pn9, p2.b[w13, 0]
       psel
116.
       psel
                 pn12, pn9, p3.b[w13, 0]
                 { z0.b-z3.b }, za0h.b[w13, 0:3]
117.
       mova
                { z0.s-z1.s }, pn11, [x10] // Store to c_ptr0
{ z2.s-z3.s }, pn12, [x10, x23, lsl #2] // Store to c_ptr0+SVLs*N
118.
        st1w
119.
        st1w
120.
               w13, w6
       cmp
121.
       b.mi
                .Loop_store_ZA
122.
123.
       psel
               pn11, pn9, p2.b[w13, 4]
124.
       psel pn12, pn9, p3.b[w13, 4]
125.
                 { z0.b-z3.b }, za0h.b[w13, 4:7]
       mova
               { z0.s-z1.s }, pn11, [x10, x2, lsl #2] // Store to c_ptr0+N
{ z2.s-z3.s }, pn12, [x10, x18, lsl #2] // Store to c_ptr0+(SVLs+1)*N
126.
       st.1w
127.
       st1w
128.
129.
       addvl x9, x9, #2
       addvl x16, x16, #2
130.
                                           // b base += 2*SVLb (bytes)
       whilelt pn9.b, x16, x11, v1x2 // tile predicate (N dimension)
131.
132.
       b.first .Loop N
133.
              x3, x3, x22, lsl #3
x5, x5, x23, lsl #3
x12, all, mul #2
                                           // a base += 2*SVLs*K FP32 elms (bytes)
134.
       add
                                           // c_base += 2*SVLs*N FP32 elms (bytes)
// M_loop counter += 2* SVLs
135.
       add
136.
       incw
       whilelt pn8.s, x12, x0, v1x2
137.
                                           // tiles predicate (M dimension)
138.
       b.first .Loop M
139.
140.
       smstop
141.
142.
        ldp
                 x23, x24, [sp, #32]
143.
                x21, x22, [sp, #16]
       ldp
       ldp
144.
                 x19, x20, [sp], #48
145.
146.
        ret.
```

5.6 matmul_opt function overview

The matmul_opt function does the following:

- 1. Iterates over the columns of the matleft matrix (matleft_mod buffer) and the rows of the matRight matrix (matRight buffer)
- 2. Calculates the outer products
- 3. Stores the result in matResult_opt.

The code in this example uses the fact that multiplying two matrices together is the same as summing the outer products for each row and column in turn. That is, given a matrix matLeft with dimensions M x K and a matrix matRight with dimensions K x N, the result of multiplying matLeft and matRight produces a matrix matResult_opt with dimensions M x N. The result is calculated as follows:

```
for k = 1 to K:
    // Partial products computation
    for m = 1 to M: // m+=2
        for n = 1 to N: // n+=2
            // Inner loops unrolled by 2
            // A OP B is equal to
            matResult_opt(m , n) += matLeft(m,k) x matRight(k,n)
            matResult_opt(m+1, n) += matLeft(m+1,k) x matRight(k,n)
```


Copyright © 2024 Arm Limited (or its affiliates). All rights reserved. Non-Confidential

```
matResult_opt(m ,n+1) += matLeft(m,k) x matRight(k,n+1)
matResult_opt(m+1,n+1) += matLeft(m+1,k) x matRight(k,n+1)
```

op represents the outer product operation.

The matmul_opt function uses SME2 functionality that calculates the outer product of two vectors using a single instruction, storing the results in two-dimensional ZA matrix tiles as shown in Figure 5-5: Calculating outer product, 4 tiles at a time on page 68.

Figure 5-5: Calculating outer product, 4 tiles at a time



5.7 matmul_opt function details

This section describes how the matmul_opt function operates, looking at sections of the code in turn.

• Lines 2-4:

a1

a2

The code starts by saving registers x19 through x24 to the stack. These registers are restored at the end of the matmul_opt function. The Procedure Call Standard for the Arm 64-bit Architecture defines registers x19 through x28 as callee-saved registers, so the matmul_opt function must preserve the values of the registers it uses in this range.

• Line 6:

Enters Streaming SVE mode and enables the ZA array storage.

• Line 18:

Sets a 32-bit element predicate-as-counter pn8. If the numerical value of x12 is less than the value of base address of $matleft_mod$ with offset 2 * SVLs (because of vlx2), set the active counter of pn8 as the value of x12, otherwise set as vlx2.

• Lines 21-26 and 134-138 (Loop_M)

 $Loop_M$ iterates over the M dimension in blocks of 2 x SVLs, that is rows in the original matleft matrix.

The pext instruction in line 23 creates predicate-as-mask equivalent predicates, p2 and p3, from the predicate-as-counter register pn8. p2 corresponds to the first SVL, and p3 to the second SVL. These predicate registers control which columns in matLeft_mod are processed in each iteration.

At the end of LOOP_M, lines 134-135 increment the pointers to the current rows in matleft_mod and matResult by the length of the processed data.

Successive iterations of Loop_M update the predicate-as-counter pn8 until all M rows have been processed.



Because the matleft_mod is rearranged from matleft, the columns of matleft_mod are extracted from the rows of matleft.

• Lines 28-45 and 129-132 (Loop_N)

 $Loop_N$ iterates over the N dimension by a block of 2 * SVLs column. N is the number of columns in the matRight matrix.

The pext instruction sets a pair of predicate registers, pO for the first SVLs columns and p1 for the second SVLs columns, from the predicate-as-counter register pn9. These predicate registers control which columns in matRight are processed in each iteration.

Each iteration of $Loop_N$ clears the ZA array by zeroing all elements. The zero {za} instruction in line 40 does this, with za indicating that the whole ZA array is zeroed.

At the end of $loop_N$, lines 129-130 increment the pointers to the current columns in matRight and matResult by the length of the processed data.

Successive iterations of LOOP_N update the predicate-as-counter pn9 until all N columns in matRight have been processed.

• Lines 47-104 (Loop_к)

Loop_K iterates over the K dimension, that is rows in the matRight and matLeft_mod matrices, computing a sub-block of the result matrix, measuring (2 * SVLs) x (2 * SVLs). These dimensions fit the four 32-bit ZA tiles used to store the results.

The code uses loop unrolling to improve efficiency. Each $loop_K$ iteration processes two k values, where k=1..K, so that two products are accumulated to each result for each loop iteration.

The 1d1w instructions load matrix data from memory to Z vector registers as follows:

- Z1 and Z0 contain the first SVLs elements from the M dimension of matleft for k and k+1, Z0.s = matLeft[k, 0:SVLs-1] and Z1.s = matLeft[k+1, 0:SVLs-1].
- Z5 and Z4 contain the second SVLs elements from the M dimension of matLeft for k and k +1, Z4.s = matLeft[SVLs:2*SVLs-1, k] and Z5.s = matLeft[SVLs:2*SVLs-1, k+1].
- Z2 and Z3 contain the 2xSVLs elements from the N dimension of matRight for k, Z2.s = matRight[k, 0:SVLs-1] and Z3.s = matRight[k, SVLs:2*SVLs-1].
- Z6 and Z7 contain the 2xSVLs elements from the N dimension of matRight for k+1, Z6.s = matRight[k+1, 0:SVLs-1] and Z7.s = matRight[k+1, SVLs:2*SVLs-1].

These 1d1w instructions use predicated 2-vector loads to load two Z registers at a time.

The single-precision floating-point fmopa instructions operate on the 32-bit ZAO, ZA1, ZA2, and ZA3 tiles to compute the outer product of the left and right matrix subblocks as follows:

- ZAO contains the outer product: 1st SVLs from M (OP) 1st SVLs from N
- ZA1 contains the outer product: 1st SVLs from M (OP) 2nd SVLs from N
- \circ $\,$ ZA2 contains the outer product: 2nd SVLs from M (OP) 1st SVLs from N $\,$
- ZA3 contains the outer product: 2nd SVLs from M (OP) 2nd SVLs from N

Each of these fmopa instructions are independently predicated, enabling 2D predication of tile results.

Loads are reused, so that 8 fmopa instructions consume 8 loaded vectors (2 for each of left and right matrix per one k), and the load-to-multiply ratio is perfectly balanced in the loop.

Accumulating these successive outer products takes advantage of the fact that multiplying two matrices together is the same as summing the outer products for each row and column in turn.

In line 81, note that the function does not use a dedicated loop counter. The code uses the value of left matrix pointer, x7, as both the left matrix load address, and also to determine the $Loop_k$ exit condition.

• Line 57

The psel pn11, pn10, p3.s[w14, 0] instruction sets the predicate-as-counter pn11 to either all false or all true, depending on the value of the first element of p3. If the first element of p3 is false, then the second SVLs of the matLeft column are all zero, so there is no need to load the data. This situation can occur in the final iteration if the number of rows is not exactly divisible by 2 x SVLs.

• Lines 105-127 (Loop_store_ZA)

Finally, all that is required is to store the results to the matResult array for each ZA tile.

The data in the ZA tiles is first transferred from the four tiles to four Z vector registers, using the 8-bit indexed mova instruction. Results are stored to matResult by updating elements in a segment of memory with size ((2 * SVLs) x (2 * SVLs)). Each row in this segment contains 2 * SVLs elements, formed by combining consecutive slices from 2 tiles:

- The first half of the memory segment contains rows formed by combining slices from the ZAO and ZA1 tiles.
- The second half of the memory segment contains rows formed by combining slices from the ZA2 and ZA3 tiles.

Consecutive vectors are stored to memory using the 2 vector store instruction st1w, predicated using the vlx2 predicate-as-counter.

The mova instruction at line 108 (and elsewhere, due to loop unrolling) illustrates an SME2 coding optimization. The results were obtained in a ZA array using an outer product instruction to 32-bit ZA tiles. However, the mova instructions operate on 8-bit tiles (ZAO.B). When 4 consecutive horizontal slices of an 8-bit tile ZAO.B are moved, these slices correspond to one horizontal slice from 4 different 32-bit tiles ZAO.S, ZA1.S, ZA2.S, ZA3.S.

The psel instructions at lines 106-107 (and elsewhere, due to loop unrolling) enable predication of the result matrix stores. This means that the Loop_store_zA loop can cope with situations where the number of rows is not an exact multiple of SVLs by ignoring the leftover rows.

The LOOP_store_ZA function iterates over SVLb horizontal row slices from the ZAO.b tile, with each iteration extracting four row slices corresponding to the four ZAX.S 32b tiles.

• Line 140

Exit Streaming SVE mode, and disable the ZA storage.

• Lines 142-146

Restore the callee-saved registers and return from the matmul_opt function.

6. matmul_int8: 8-bit integer to 32-bit integer matrix-by-matrix multiplication

The matmul_int8 example implements vector length agnostic, unsigned 8-bit integer inputs matrixby-matrix multiplication. It returns a result matrix of unsigned 32-bit integers.


This guide focuses on the SME2-specific parts of the example:


- The matLeft matrix preprocessing function preprocess_1
- The matRight preprocessing function preprocess_r
- The SME2-optimized matrix multiplication function matmul_opt

6.1 Overview of the matmul_int8 algorithm

The matmul_int8 example uses the fact that multiplying two matrices together is the same as summing the outer products for each column of matLeft and each row of matRight in turn, just like the matmul_fp32 example. The code uses the four-way sum of outer products and accumulate umopa instruction to multiply the 8-bit matLeft and matRight matrices and produce the 32-bit result matrix matResult_opt.

Figure 6-1: The umopa instruction on page 73 shows how the umopa instruction accumulates four 8-bit outer-products into a single 32-bit container:





For example, consider a matrix multiplication $C = A \times B$, with M = 7, K = 6, and N = 5. The first umopa instruction sums four consecutive multiplications over the K dimension in a single instruction, as follows:

ZA0.s[0][0] += A(0,0)*B(0,0)	+	A(0,1)*B(1,0)	+	A(0,2)*B(2,0)	+	A(0,3)*B(3,0)
ZA0.s[0][1] += A(0,0) *B(0,1)	+	A(0,1)*B(1,1)	+	A(0,2)*B(2,1)	+	A(0,3)*B(3,1)
ZA0.s[0][2] += A(0,0)*B(0,2)	+	A(0,1)*B(1,2)	+	A(0,2)*B(2,2)	+	A(0,3)*B(3,2)
ZA0.s[0][3] += A(0,0) *B(0,3)	+	A(0,1)*B(1,3)	+	A(0,2)*B(2,3)	+	A(0,3)*B(3,3)

These 32-bit results are then stored in the first horizontal slice of the ZAO tile.



This specific example assumes that the hardware implementation uses a 128-bit SVL, which gives an SVLs of 4. This means that each row in the ZA tile can contain four 32-bit values. Implementations that use a bigger SVL have bigger ZA tiles containing more results.

This widening umopa instruction requires matrix data to be prepared in advance. Specifically, matrices must be padded with zeros. During re-arrangement the output matrices are allocated with a modified K equal to $\kappa_{mod} = \kappa_{ceil}(\kappa/4)$, that is a multiple of four. This avoids calculation errors that would result from using unknown values outside the matrix bounds.

The initial input matrices are stored in memory as row-major arrays. Matrix multiplication is performed as the sum of the outer product of one column from matLeft and one row from matRight.

The code rearranges data in both the matLeft and matRight matrices. This rearrangement is required because:

- A left matrix transposition is needed to implement a matrix multiplication with outer-products. This example uses a per-block matrix transposition.
- Four-way interleaving is required because the four-way umopa instruction performs the sum of four outer-products and accumulates the results.

The implementation therefore has the following steps:

1. Rearrange the matRight matrix, using the function preprocess_r.

Row elements from the matRight matrix are four-way interleaved and contiguously stored to memory in blocks of 2 x SVLs columns. Each matrix row is zero-padded to 2 * SVLs elements. The final block of matrix columns is zero-padded to a multiple of 4 rows, if required. This rearranged data is called matRight_mod.

2. Rearrange the matleft matrix, using the function preprocess_1.

Elements from the matleft matrix transpose-like re-arranged and contiguously stored to memory in blocks of SVLs rows x SVLs columns. Each block of SVLs rows is 32-bit width transposed and contiguously stored to memory. Each 32-bit container of the re-arranged matrix contains elements from 4 consecutive columns. This rearranged data is called matLeft_mod.

3. Multiply the rearranged matLeft_mod and matRight_mod matrices using the outer product instruction in the function matmul_opt.

This function contains three nested loops:

- a. The outermost loops iterates over the rows (M) of the result matrix.
- b. The middle loop iterates over the columns (N) of the result matrix.
- c. The innermost loop iterates over the K dimension, producing result matrix elements as a sum of products.

The following sections describe these operations in more detail.

6.2 preprocess_r code

The following code shows the function preprocess_r with numbered lines. Subsequent sections explain how the code operates.

```
1. preprocess_r: // x0: K, x1: N, x2: matRight, x3: matRight_mod
2. smstart sm // Enable Streaming mode
3.
4. // constants
5. cntb x5
```

x16, x1, #1 // 2*ldb lsl 6. 7. x10, x16, x1 x4, x0, #3 // 3*ldb add 8. add x4, x4, #2 x11, x4, x5 9. lsr // nbr mod/4 = ceil(nbr/4)10. mul // (nbr mod/4)*SVLb // 2*(nbr mod/4)*SVLb x17, x11, #1 11. lsl // psel variable
// SVLb/2 12. mov x15, #0 13. cnth x13 14. 15. ptrue pn9.b 16. 17. add x8, x2, x1 // N dimension exit condition whilelt p2.b, x2, x8 // N dimension predicate 18. 19. 20. .Loop_N: // b_ptr 21. mov x7, x2 // b_mod_ptr
// K_dimension predicate 22. mov x9, x3 23. whilelt pl.b, xzr, x0 24. 25. // Store predicates pn11, pn9, p2.b[w15, 0] pn12, pn9, p2.b[w13, 0] 26. psel 27. psel 28. 29. mov x6, xzr // Loop K counter 30. .Loop_K: psel 31. p0, p2, p1.b[w15, 0] psel 32. p3, p2, p1.b[w15, 1] 33. ld1b {z0.b}, p0/z, [x7] 34. {z1.b}, p3/z, [x7, x1] ld1b p0, p2, p1.b[w15, 2] p3, p2, p1 b/ 15, 2] 35. 36. psel 37. psel 38. ld1b {z2.b}, p0/z, [x7, x16] 39. ld1b {z3.b}, p3/z, [x7, x10] 40. 41. { z8.b - z11.b }, { z0.b - z3.b } // 4-way interleave from 4 vectors zip 42. { z8.b-z9.b }, pn11, [x9] // b_mod_ptr
{ z10.b-z11.b }, pn12, [x9, x17] // b_mod_ptr + 2*(nbr_mod/4)*SVLb 43. st1b 44. st1b 45. 46. add x7, x7, x1, lsl #2 // &b ptr += 4*ldb 47. x9, x9, #2 // &b mod ptr += 2*SVLb addvl // Loop_K counter increment 48. x6, x6, #4 add 49. whilelt pl.b, x6, x0 // K dimension predicate 50. b.first .Loop K 51. // &b_mod += 4*ceil(nbr/4)*SVLb // &b_base += SVLb // N dimension predicate 52. x3, x3, x17, lsl #1 add addvl 53. x2, x2, #1 54. whilelt p2.b, x2, x8 55. b.first .Loop N 56. 57. smstop sm // Disable Streaming mode 58. 59. ret.

6.3 preprocess_r function overview

The preprocess_r function rearranges the matRight matrix in blocks of (2 * SVLs) columns. Each 32-bit element in the rearranged matrix data contains elements from four consecutive rows. Each matrix row is zero-padded to 2 * SVLs elements. The final block is padded to a multiple of 4 rows. The rearranged data is called matRight_mod.

The following example shows how the preprocess_r function rearranges the data.

Consider the following matRight matrix with 11 rows (K) and 29 columns (N), padded to 12 rows (K) and 32 columns (N):



													r	natRi	ght v	ith pa	ddin	g higł	nlight	ed												
(k,n)													N																			
	(0,0)	(0,1)	(0,2)	(0,3)	(0,4)	(0,5)	(0,6)	(0,7)	(0,8)	(0,9)	(0,10)	(0,11)	(0,12)	(0,13)	(0,14)	(0,15)	(0,16)	(0,17)	(0,18)	(0,19)	(0,20)	(0,21)	(0,22)	(0,23)	(0,24)	(0,25)	(0,26)	(0,27)	(0,28)	×	x	x
	(1,0)	(1,1)	(1,2)	(1,3)	(1,4)	(1,5)	(1,6)	(1,7)	(1,8)	(1.9)	(1,10)	(1,11)	(1,12)	(1,13)	(1,14)	(1,15)	(1,16)	(1,17)	(1,18)	(1,19)	(1,20)	(1,21)	(1,22)	(1,23)	(1,24)	(1,25)	(1,26)	(1,27)	(1,28)	×	x	×
	(2,0)	(2,1)	(2,2)	(2,3)	(2,4)	(2,5)	(2,6)	(2,7)	(2,8)	(2,9)	(2,10)	(2,11)	(2,12)	(2,13)	(2,14)	(2,15)	(2,16)	(2,17)	(2,18)	(2,19)	(2,20)	(2,21)	(2,22)	(2,23)	(2,24)	(2,25)	(2,26)	(2,27)	(2,28)	×	x	×
	(3.0)	(3,1)	(3,2)	(3,3)	(3,4)	(3,5)	(3,6)	(3,7)	(3,8)	(3.9)	(3,10)	(3,11)	(3,12)	(3.13)	(3,14)	(3,15)	(3,16)	(3,17)	(3,18)	(3,19)	(3,20)	(3,21)	(3,22)	(3,23)	(3,24)	(3,25)	(3,26)	(3,27)	(3,28)	×	x	×
к	(4,0)	(4,1)	(4,2)	(4,3)	(4,4)	(4,5)	(4,6)	(4,7)	(4,8)	(4,9)	(4,10)	(4,11)	(4,12)	(4,13)	(4,14)	(4,15)	(4,16)	(4,17)	(4,18)	(4,19)	(4,20)	(4,21)	(4,22)	(4,23)	(4,24)	(4,25)	(4,26)	(4,27)	(4,28)	×	×	x
	(5,0)	(5,1)	(5,2)	(5,3)	(5,4)	(5,5)	(5,6)	(5,7)	(5,8)	(5,9)	(5,10)	(5,11)	(5,12)	(5,13)	(5,14)	(5,15)	(5,16)	(5, 17)	(5,18)	(5,19)	(5,20)	(5,21)	(5,22)	(5,23)	(5,24)	(5,25)	(5,26)	(5,27)	(5,28)	×	×	×
	(6,0)	(6,1)	(6,2)	(6,3)	(6,4)	(6,5)	(6,6)	(6,7)	(6,8)	(6,9)	(6,10)	(6,11)	(6,12)	(6,13)	(6,14)	(6,15)	(6,16)	(6,17)	(6,18)	(6,19)	(6,20)	(6,21)	(6,22)	(6,23)	(6,24)	(6,25)	(6,26)	(6,27)	(6,28)	×	×	×
	(7,0)	(7,1)	(7,2)	(7,3)	(7,4)	(7,5)	(7,6)	(7,7)	(7,8)	(7,9)	(7,10)	(7.11)	(7,12)	(7,13)	(7,14)	(7,15)	(7,16)	(7,17)	(7,18)	(7,19)	(7,20)	(7,21)	(7,22)	(7,23)	(7,24)	(7,25)	(7,26)	(7,27)	(7,28)	×	×	×
	(8,0)	(8,1)	(8,2)	(8,3)	(8,4)	(8,5)	(8,6)	(8,7)	(8,8)	(8,9)	(8,10)	(8,11)	(8,12)	(8,13)	(8,14)	(8,15)	(8,16)	(8,17)	(8,18)	(8,19)	(8,20)	(8,21)	(8,22)	(8,23)	(8,24)	(8,25)	(8,26)	(8,27)	(8,28)	×	×	×
	(9,0)	(9,1)	(9,2)	(9,3)	(9,4)	(9,5)	(9,6)	(9,7)	(9,8)	(9,9)	(9,10)	(9,11)	(9,12)	(9,13)	(9,14)	(9,15)	(9,16)	(9,17)	(9,18)	(9,19)	(9,20)	(9,21)	(9,22)	(9,23)	(9,24)	(9,25)	(9,26)	(9,27)	(9,28)	×	×	×
	(10,0)	(10,1)	(10,2)	(10,3)	(10,4)	(10,5)	(10,6)	(10,7)	(10,8)	(10,9)	(10,10)	(10,11)	(10,12)	(10,13)	(10,14)	(10,15)	(10, 16)	(10,17)	(10,18)	(10,19)	(10,20)	(10,21)	(10,22)	(10,23)	(10,24)	(10,25)	(10,26)	(10,27)	(10,28)	×	×	×
	×	×	×	×	×	x	×	x	×	x	x	x	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	x

The preprocess_r function rearranges this example matRight matrix as shown in Figure 6-3: Example matRight memory layout after preprocess_r on page 76, assuming that SVL is 128b. In this example, four consecutive rows of four uint8 values are loaded into a single SME Z vector.



	10.0)	(1.0)	(2.0)	(3.0)	(0.1)	(1.1)	(2.1)	(3.1)	(0.2)	(1.2)	(2.2)	(3.2)	(0.3)	(1.3)	(2.3)	(3.3)	(0.4)	(1.4)	(2.4)	(3.4)	(0.5)	(1.5)	(2.5)	(3.5)	(0,6)	(1.6)	(2.6)	(3.6)	(0,7)	(1.7)	(2.7)	(3.7)
Row 0	(4,0)	(5,0)	(6,0)	(7.0)	(4,1)	(5,1)	(6,1)	(7.1)	(4,2)	(5,2)	(6,2)	(7.2)	(4,3)	(5,3)	(6,3)	(7.3)	(4,4)	(5,4)	(6,4)	(7.4)	(4,5)	(5,5)	(6,5)	(7.5)	(4,6)	(5,6)	(6,6)	(7.6)	(4,7)	(5.7)	(6,7)	(7.7)
	(8,0)	(9,0)	(10,0)	×	(8,1)	(9,1)	(10,1)	×	(8,2)	(9,2)	(10,2)	×	(8,3)	(9,3)	(10,3)	×	(8,4)	(9,4)	(10,4)	×	(8,5)	(9,5)	(10,5)	×	(8,6)	(9,6)	(10,6)	×	(8,7)	(9,7)	(10,7)	×
	(0,8)	(1,8)	(2,8)	(3,8)	(0,9)	(1,9)	(2,9)	(3,9)	(0,10)	(1,10)	(2,10)	(3,10)	(0,11)	(1,11)	(2,11)	(3,11)	(0,12)	(1,12)	(2,12)	(3,12)	(0,13)	(1,13)	(2,13)	(3,13)	(0,14)	(1,14)	(2,14)	(3,14)	(0,15)	(1,15)	(2,15)	(3,15)
Row 1	(4,8)	(5,8)	(6,8)	(7,8)	(4,9)	(5,9)	(6,9)	(7,9)	(4,10)	(5,10)	(6,10)	(7,10)	(4,11)	(5,11)	(6,11)	(7.11)	(4,12)	(5,12)	(6,12)	(7,12)	(4,13)	(5,13)	(6,13)	(7,13)	(4,14)	(5,14)	(6,14)	(7,14)	(4,15)	(5,15)	(6,15)	(7,15
	(8,8)	(9,8)	(10,8)	×	(8,9)	(9,9)	(10,9)	×	(8,10)	(9,10)	(10,10)	×	(8,11)	(9,11)	(10,11)	×	(8,12)	(9,12)	(10,12)	×	(8,13)	(9,13)	(10,13)	×	(8,14)	(9,14)	(10,14)	×	(8,15)	(9,15)	(10,15)	×
Row 2	(0,16) (4,16)	(1,16) (5,16)	(2,16) (6,16)	(3,16)	(0,17) (4,17)	(1,17) (5,17)	(2,17) (6,17)	(3,17)	(0,18) (4,18)	(1,18)	(2,18)	(3,18)	(0,19) (4,19)	(1,19) (5,19)	(2,19) (6,19)	(3,19)	(0,20) (4,20)	(1,20) (5,20)	(2,20) (6,20)	(3,20)	(0,21)	(1,21) (5,21)	(2,21) (6,21)	(3,21)	(0,22) (4,22)	(1,22) (5,22)	(2,22) (6,22)	(3,22) (7,22)	(0,23) (4,23)	(1,23) (5,23)	(2,23) (6,23)	(3,23
ROW Z	(8,16)	(9,16)	(10,16)	×	(8,17)	(9,17)	(10,17)	×	(8,18)	(9,18)	(10,18)	×	(8,19)	(9,19)	(10,19)	×	(8,20)	(9,20)	(10,20)	X	(8,21)	(9,21)	(10,21)	X	(8,22)	(9,22)	(10,22)	×	(8,23)	(9,23)	(10,23)	×
	(0,24)	(1,24)	(2,24)	(3,24)	(0,25)	(1,25)	(2,25)	(3,25)	(0,26)	(1,26)	(2,26)	(3,26)	(0,27)	(1,27)	(2,27)		(0,28)	(1,28)	(2,28)	(3,28)	x	×	×	×	×	×	×	×	×	×	×	×
Row 3	(4,24) (8,24)	(5,24) (9,24)	(6,24) (10,24)	(7,24)	(4,25) (8,25)	(5,25)	(6,25) (10,25)	(7,25)	(4,26)	(5,26) (9,26)	(6,26) (10,26)	(7,26)	(4,27) (8,27)	(5,27) (9,27)	(6,27) (10,27)	(7.27)	(4,28)	(5,28) (9,28)	(6,28) (10,28)	(7,28)	×	×	×	×	×	×	×	×	×	×	×	×

The following sections examine specific portions of the code in more detail.

6.4 preprocess_r function details

This section describes how the preprocess_r function operates, looking at sections of the code in turn.

- On entry, function arguments are passed in registers as follows:
 - x0: K, the number of rows in the matRight matrix
 - x1: N, the number of columns in the matRight matrix
 - x2: The base address of the input matrix, matRight
 - x3: The base address of the rearranged matrix, matRight_mod
- Lines 33-34 and 38-39

The ldlb instructions load four vectors from four consecutive matrix rows.

• Line 41

The four vectors are four-way interleaved by the four-vector zip SME2 instruction.

• Lines 43-44

The two-vector st1b instructions store the resulting four vectors as follows:

The first 2 vectors are consecutively stored to the first rearranged block, pointed to by b_mod_ptr.

These vectors are consumed together first in <code>matmul_opt</code> for all K values, storing the first 2 x SVLs columns consecutively after rearrangement.

 The second 2 vectors are consecutively stored to the second rearranged block. This block is at an offset of 2 x (K_mod / 4) x SVLb, which is equal to 2 x SVLs x K_mod (K_mod = ceil(K/4) * 4).

These vectors are consumed by the next N dimension loop iteration in <code>matmul_opt</code>. This is why they are stored with an offset.

6.5 preprocess_l code

The following code shows the preprocess_1 function with numbered lines. Subsequent sections explain how the code operates.

```
preprocess 1:
                     // x0: M, x1: K, x2: matLeft, x3: matLeft_mod
1.
2.
              \overline{x}19, x20, [sp, #-32]!
      stp
3.
4.
      smstart
                                           // Enable Streaming mode & ZA
5.
6.
    // constants
7.
      cntw x5
                                           // SVLs
8.
                                          // SVLs*nbc
      mul
               x11, x5, x1
9.
      add
               x18, x1, #3
                                         // ceil(nbc/4)
10.
      lsr
              x18, x18, #2
                                          // SVLs*ceil(nbc/4)
// SVLs*ceil(nbc/4)*4
             x15, x18, x5
x18, x15, #2
      mul
11.
12.
      lsl
13.
14.
      mul
             x4, x5, x5
                                           // SVLs*SVLs
15.
               x16, x4, #1
      lsl
                                           // 2*SVLs*SVLs
                                           // 3*SVLs*SVLs
16.
               x16, x16, x4
      add
17.
               x17
                                           // SVLb
      cntb
18.
19.
      mov
                                           // Loop_M counter
               x8, #0
20.
      whilelt p0.s, x8, x0
                                           // M dimension predicate
21.
22. .Loop_M:
23.
               x7, x3
                                           // a mod base
      mov
24.
      mov
               x10, x2
                                           // a base
      add x9, x2, x1
whilelt pn12.b, x2, x9, v1x4
                                          // Loop_K exit condition
// K dimension predicate-as-counter
25.
26.
27.
     mov x13, #0
                                           // offset0=0
                                           // offset1=SVLs*SVLs
// offset2=2*SVLs*SVLs
28.
     mov
              x14, x4
29.
      lsl
               x19, x4, #1
      mov
30.
              x20, x16
                                           // offset3=3*SVLs*SVLs
31.
32. .Loop_K:
33.
                                           // a ptr
               x6, x10
     mov
```

34. 35. mov	w12, #0 // Loop load counter
36Loop_load	
37. psel	pn8, pn12, p0.b[w12, #0]
38. psel	pn9, pn12, p0.b[w12, #4]
39. ld1b 40. ld1b	<pre>{z0.b-z3.b}, pn8/z, [x6] // Load 4 vectors from a_ptr {z4.b-z7.b}, pn9/z, [x6, x1] // Load 4 vectors from a_ptr + nbc</pre>
41. mova	za0h.b[w12, 0:3], {z0.b-z3.b} // za0h.s, za1h.s, za2h.s, za3h.s: row 1
42. mova	$z_{a0}h_{b}[w_{12}, 4:7], \{z_{4}, b-z_{7}, b\} // z_{a0}h_{s}, z_{a1}h_{s}, z_{a2}h_{s}, z_{a3}h_{s}; row 2$
43. add	w12, w12, #8 // Loop_load counter increment
44. add	x6, x6, x1, lsl #1 // a_ptr += 2*nbc INT8 elems
45. cmp	w12, w17
46. b.mi 47.	.Loop_load
48. mov	w12, #0 // Loop store counter
49Loop stor	
50. whilelt	pn8.s, x13, x15, v1x4 // Tile0 store predicate-as-counter
	pn9.s, x14, x15, v1x4 // Tile1 store predicate-as-counter
	pn10.s, x19, x15, vlx4 // Tile2 store predicate-as-counter pn11.s, x20, x15, vlx4 // Tile3 store predicate-as-counter
	<pre>pn11.s, x20, x15, v1x4 // Tile3 store predicate-as-counter {z0.s-z3.s}, za0v.s[w12, 0:3]</pre>
55. mova	{z4.s-z7.s}, zalv.s[w12, 0:3]
56. mova	{z8.s-z11.s}, za2v.s[w12, 0:3]
57. mova	{z12.s-z15.s}, za3v.s[w12, 0:3]
58. add 59. st1w	w12, w12, #4 //Inc Loop store counter
60. st1w	<pre>{z0.s-z3.s},pn8,[x7, x13, lsl #2] //lst 4 cols Tile0: a mod+offset0 {z4.s-z7.s},pn9,[x7, x14, lsl #2] //lst 4 cols Tile1: a mod+offset1</pre>
61. stlw	{z8.s-z11.s},pn10,[x7, x19, lsl #2] //lst 4 cols Tile2: a mod+offset2
62. stlw	<pre>{z8.s-z11.s},pn10,[x7, x19, lsl #2] //lst 4 cols Tile2: a mod+offset2 {z12.s-z15.s},pn11,[x7, x20, lsl #2]//lst 4 cols Tile3: a mod+offset3 x13, all, mul #4 // Tile0 store pointer offset increment</pre>
63. incw	x13, all, mul #4 // Tile0 store pointer offset increment
64. incw 65. incw	<pre>x14, all, mul #4 // Tile1 store pointer offset increment x19, all, mul #4 // Tile2 store pointer offset increment</pre>
66. incw	x20, all, mul #4 // Tile3 store pointer offset increment
67. cmp	w12, w5
68. b.mi	.Loop_store
69.	$(/ \pi i) = 0$
70. add 71. add	x13, x13, x16 // Tile0 store pointer offset += 3*SVLs*SVLs x14, x14, x16 // Tile1 store pointer offset += 3*SVLs*SVLs
72. add	v19 $v19$ $v16$ // Tile? store pointer offset += 3*SVI.s*SVI.s
73. add	
74. addvl	
	pn12.b, x10, x9, v1x4 // K dimension predicate-as-counter
76. b.first 77.	.Loop_K
78. add	x2, x2, x11 // &a += SVLs*nbc INT8 elems
79. add	x3, x3, x18 // &a mod += SVLs*ceil(nbc/4)*4 INT8 elems
80.	—
81. incw	
	p0.s, x8, x0 .Loop M
84.	.100
85. smstop	// Disable Streaming mode & ZA
86.	
87. ldp	x19, x20, [sp], #32
88. 89. ret	
JJ. ICC	

6.6 preprocess_l function overview

The preprocess_1 function rearranges the matleft matrix, so that blocks of SVLs rows x SVLb columns from the matleft matrix are transposed with 32-bit transpose width, taking 4 consecutive 8-bit elements from each row, and contiguously stored to memory.

Each 32-bit element in the rearranged matrix data contains elements from four consecutive columns. Each matrix row is zero-padded to a multiple of four elements. The final block of matrix rows is zero-padded to SVLs rows, if required. This rearranged data is called matLeft_mod.

The following example shows how the preprocess_1 function rearranges data.

Consider the following matLeft matrix with 7 rows (M) and 6 columns (K):

(0,0)	(0,1)	(0,2)	(0,3)	(0,4)	(0,5)
(1,0)	(1,1)	(1,2)	(1,3)	(1,4)	(1,5)
(2,0)	(2,1)	(2,2)	(2,3)	(2,4)	(2,5)
(3,0)	(3,1)	(3,2)	(3,3)	(3,4)	(3,5)
(4,0)	(4,1)	(4,2)	(4,3)	(4,4)	(4,5)
(5,0)	(5,1)	(5,2)	(5,3)	(5,4)	(5,5)
(6,0)	(6,1)	(6,2)	(6,3)	(6,4)	(6,5)

Figure 6-4: Example matLeft matrix

The layout of matLeft_mod in memory after calling preprocess_1 is shown in Figure 6-5: Example matLeft memory layout after preprocess_1 on page 80, with 32 bits or 4 bytes of memory per row. In this example, four consecutive rows of four uint8 values are loaded into a single SME Z vector. This example assumes SVL is 128b.

(0,0)	(0,1)	(0,2)	(0,3)
(1,0)	(1,1)	(1,2)	(1,3)
(2,0)	(2,1)	(2,2)	(2,3)
(3,0)	(3,1)	(3,2)	(3,3)
(0,4)	(0,5)	0	0
(1,4)	(1,5)	0	0
(2,4)	(2,5)	0	0
(3,4)	(3,5)	0	0
(4,0)	(4,1)	(4,2)	(4,3)
(5,0)	(5,1)	(5,2)	(5,3)
(6,0)	(6,1)	(6,2)	(6,3)
0	0	0	0
(4,4)	(4,5)	0	0
(5,4)	(5,5)	0	0
(6,4)	(6,5)	0	0
0	0	0	0

Figure 6-5: Example matLeft memory layout after preprocess_I

The preprocess_I function details section describes specific portions of the code in more detail.

6.7 preprocess_l function details

This section describes how the preprocess_1 function operates, looking at sections of the code in turn.

- On entry, function arguments are passed in registers as follows:
 - x0: M, the number of rows in the matLeft matrix
 - x1: K, the number of columns in the matleft matrix
 - x2: The base address of the input matrix, matLeft
 - x3: The base address of the rearranged matrix, matLeft_mod
- Lines 39-40:

Each 4-vector lab instruction loads four vectors from a single row of the input matrix data. Each block transposition uses four vector loads and four 32-bit ZA tiles.

Lines 41-42:

The mova instructions move the data from Z vectors to horizontal slices of 8-bit element ZA tiles, as follows:

```
mova za0h.b[w12, 0:3], { z0.b-z3.b }
ZA0h.s[0] = ZA0h.b[0] = Z0
ZA1h.s[0] = ZA0h.b[1] = Z1
ZA2h.s[0] = ZA0h.b[2] = Z2
ZA3h.s[0] = ZA0h.b[3] = Z3
```

This code loads horizontal slices of 8-bit ZA tiles, but stores vertical slices of 32-bit ZA tiles. This leverages 4-vector length loads from memory and places them each in its own tile.

Lines 49-68 (store_loop)

store_loop stores elements from 32-bit ZA tiles to memory. Each iteration stores 4 vertical slices of a 32-bit ZA tile into consecutive memory locations, using predication to determine when the bounds of the array are exceeded.

The whilelt instructions in lines 50-53 generate predicate-as-counters for four-vector consecutive stores. The v_{1x4} in these instructions is the vector length specifier, and indicates that the predicate can control four vectors. The predicates ensure that non-existent columns in the ZA tiles are not stored to memory, using the base address to calculate the store bounds for each of the ZA tiles.

The mova instructions in lines 54-57 move four vertical 32-bit slices of ZAO-ZA3 to consecutive groups of Z vectors. The v suffix accesses the data in the ZA tile as columns, rearranging the matrix.

The st1w instructions in lines 59-62 perform vector contiguous stores from the Z vectors to memory.

6.8 matmul_opt code

The following code shows the matmul opt function with numbered lines.

1.	matmul op	t:							
2.	// x0: M,	x1: K,	x2: N,	x3: matLe	ft r	nod, x4:	matRight mod	l, x5: mat	Result opt
3.	stp	x19, x2	0, [sp,	#-48]!	_				
4.	stp	x21, x2	2, [sp,	#16]					
5.	str	x23, [s	p, #32]						
6.									
7.	smstart				//	Enable	Streaming mod	le & ZA	
8.									
9.	// consta	nts							
10.	cntb	хб			//	SVLb			
11.	cntw	x15			11	SVLs			
12.	lsl	x11, x2	, #2		11	4*N			

x21, x15, x2 // SVLs*ldc 13. mul 14. // (SVLs+1)*ldc add x18, x21, x2 15. x7, x1, #3 add x7, x7, #2 x7, x7, x6 16. lsr // ceil(K/4) // ceil(K/4)*SVLb 17. mul // 4*M 18. lsl x0, x0, #2 // Loop_M counter
// psel variable 19. mov x12, #0 20. x15, #0 mov 21. w6, w6, #8 // SVLb-8 sub // Predicate for SME2 VLx2 (a_ptr loads)
// Tile 0/1 predicate (M dimension) pn10.b 22. ptrue 23. whilelt p2.b, x12, x0 24. 25. .Loop M: // Loop_M counter increment
// Tile 2/3 predicate (M dimension) 26. addvl x12, x12, #1 27. whilelt p3.b, x12, x0 28. // b_base
// c_base x19, x4 29. mov 30. mov x22, x5 // Loop_N counter 31. mov x13, #0 // a_base + 4*ceil(K/4)*SVLs
// matLeft row0 end address 32. add x10, x3, x7 x17, x3, x7 x9, x17, #-1 33. add // Loop_K exit condition 34. addvl 35. 36. 37. .Loop N: 38. mov x8, x3 // a_ptr = a_base // b_ptr = b_base
// c_ptr = c_base x20, x19 39. mov 40. mov x23, x22 41. 42. { p0.b, p1.b }, pn9[0] // Tile 0/2 and tile 1/3 predicates pext 43. 44. zero {za} 45. 46. ld1b {z1.b}, p2/z, [x8] // Load 1st vector from a ptr 47. 48. whilelt pn10.b, x8, x17, vlx2 // K dimension predicate-as-counter 49. {z2.b-z3.b}, pn9/z, [x20] // Load 2 vectors from b_ptr ld1b 50. za0.s, p2/m, p0/m, z1.b, z2.b // ZA0 += 1st a_ptr OP 1st b_ptr
{z5.b}, p3/z, [x8, x7] // Load 2nd vec from a_ptr+ceil(K/4)*SVLb
x8, x8, #1 // a_ptr += SVLb 51. umopa 52. ld1b 53. addvl 54. 55. .Loop K: za2.s, p3/m, p0/m, z5.b, z2.b // ZA2 += 2nd a_ptr OP 1st b_ptr za1.s, p2/m, p1/m, z1.b, z3.b // ZA1 += 1st a_ptr OP 2nd b_ptr pn11, pn10, p3.s[w15, #0] 56. umopa 57. umopa 58. psel 59. {z0.b-z1.b}, pn10/z, [x8] // Load 2 vectors from a_ptr za3.s, p3/m, p1/m, z5.b, z3.b // ZA3 += 2nd a_ptr OP 2nd b_ptr {z6.b-z7.b}, pn9/z, [x20, #2, mul v1] // 2 vecs from b_ptr+2*SVLb ld1b 60. umopa 61. ld1b 62. za0.s, p2/m, p0/m, z0.b, z6.b // ZA0 += 1st a ptr OP 1st b ptr {z4.b-z5.b}, pn11/z, [x8, x7] // 2 vecs from a ptr+ceil(K/4)*SVLb umopa 63. 64. ld1b 65. za2.s, p3/m, p0/m, z4.b, z6.b // ZA2 += 2nd a_ptr OP 1st b_ptr x20, x20, #4 // b_ptr += 4*SVLb 66. umopa 67. addvl 68. zal.s, p2/m, p1/m, z0.b, z7.b // ZA1 += 1st a ptr OP 2nd b ptr 69. umopa 70. 71. za3.s, p3/m, p1/m, z4.b, z7.b // ZA3 += 2nd a_ptr OP 2nd b_ptr
{z2.b-z3.b}, pn9/z, [x20] // Load 2 vectors from b ptr umopa 72. ld1b {z2.b-z3.b}, pn9/z, [x20] 73. 74. za0.s, p2/m, p0/m, z1.b, z2.b // ZA0 += 1st a_ptr OP 1st b_ptr umopa 75. $// a_ptr += 2*SVLb$ addvl x8, x8, #2 76. 77. 78. x8, x9 cmp 79. b.mi .Loop K 80. 81. za2.s, p3/m, p0/m, z5.b, z2.b // ZA2 += 2nd a ptr OP 1st b ptr umopa 82. 83. zal.s, p2/m, p1/m, z1.b, z3.b // ZA1 += 1st a_ptr OP 2nd b_ptr umopa

84. 85. umopa za3.s, p3/m, p1/m, z5.b, z3.b 86. // b ptr += 2*SVLb addvl x20, x20, #2 87. 88. x8, x10 cmp 89. b.ge .Ktail end 90. 91. .Ktail_start: 92. ld1b $\{z1.b\}, p2/z, [x8]$ 93. 94. ld1b $\{z2.b-z3.b\}, pn9/z, [x20]$ 95. 96. za0.s, p2/m, p0/m, z1.b, z2.b umopa 97. ld1b {z14.b}, p3/z, [x8, x7] 98. 99. umopa za2.s, p3/m, p0/m, z14.b, z2.b 100. 101. zal.s, p2/m, p1/m, z1.b, z3.b umopa // b ptr += 2*SVLb 102. addvl x20, x20, #2 103. 104. za3.s, p3/m, p1/m, z14.b, z3.b umopa 105. 106. .Ktail end: // store results 107. 108. mov // Loop store ZA counter w14, #0 psel 109. pn8, pn9, p2.b[w14, 0] 110. psel pn11, pn9, p3.b[w14, 0]
111. // ZA tiles to vecs: z0=za0h.s[0], z1= za1h.s[0], z2=za2h.s[0], z3=za3h.s[0] { z0.b-z3.b }, za0h.b[w14, 0:3] 112. mova 113. st1w { z0.s-z1.s }, pn8, [x23] // Store to c ptr 114. { z2.s-z3.s }, pn11, [x23, x21, lsl #2] // Store to c ptr+SVLs*ldc st1w 115. .Loop_store_ZA: 116. psel pn8, pn9, p2.b[w14, 4] pn11, pn9, p3.b[w14, 4] { z0.b-z3.b }, za0h.b[w14, 4:7] psel 117. 118. mova { z0.s-z1.s }, pn8, [x23, x2, lsl #2] // to c_ptr+ldc { z2.s-z3.s }, pn11, [x23, x18, lsl #2] // to c_ptr+(SVLs+1)*ldc 119. st1w 120. st1w 121. 122. add x23, x23, x2, lsl #3 // c ptr += 2*ldc INT32 elms 123. w14, w14, #8 // Loop store ZA counter increment add 124. 125. psel pn8, pn9, p2.b[w14, 0] pn11, pn9, p3.b[w14, 0] { z0.b-z3.b }, za0h.b[w14, 0:3] 126. psel 127. mova 128. // Store to c ptr st1w { z0.s-z1.s }, pn8, [x23] { z2.s-z3.s }, pn11, [x23, x21, lsl #2] // Store to c ptr+SVLs*ldc 129. st1w 130. w14, w6 cmp 131. b.mi .Loop store ZA 132. 133. psel pn8, pn9, p2.b[w14, 4] pn11, pn9, p3.b[w14, 4] { z0.b-z3.b }, za0h.b[w14, 4:7] 134. psel 135. mova { z0.s-z1.s }, pn8, [x23, x2, lsl #2] // to c_ptr+ldc 136. st1w 137. { z2.s-z3.s }, pn11, [x23, x18, lsl #2] // to c_ptr+(SVLs+1)*ldc st1w 138. 139. addvl x22, x22, #2 // &c base += 2*SVLb // Loop_N counter increment
// Tiles predicate-as-counter (N dimension) x13, x13, #2 140. addvl 141. whilelt pn9.b, x13, x11, v1x2 add x19, x19, x7, lsl #1 142. // &b base += 2*SVLs*4*ceil(K/4) 143. b.first .Loop N 144. 145. // a base += 2*SVLs*4*ceil(K/4) add x3, x3, x7, lsl #1 // c base += 2*SVLs*ldc INT32 elms 146. add x5, x5, x21, lsl #3 // Loop M counter increment
// Tile 0/1 predicate (M dimension) 147. x12, x12, #1 addvl 148. whilelt p2.b, x12, x0 149. b.first .Loop M 150. 151. // Disable Streaming mode & ZA smstop 152. 153. ldr x23, [sp, #32] 154. ldp x21, x22, [sp, #16]

155.	ldp	x19,	x20,	[sp],	#48
156.					
157.	ret				

6.9 matmul_opt function overview

The matmul_opt function inner loop iterates over the rearranged columns of the matLeft matrix (matLeft_mod buffer) and rearranged rows of the matRight matrix (matRight_mod buffer). The outer products are calculated and stored in matResult_opt.

Results are accumulated into four 32-bit ZA tiles, with 2x2 tiling.

The matmul_opt function in this matmul_int8 example behaves in the same way as the matmul_fp32 example, but using umopa instructions rather than fmopa instructions.

See matmul_fp32 for details.

7. gemv_cm_int8: 8-bit integer to 32-bit integer matrix-by-vector multiplication

The gemv_cm_int8 example implements generalized matrix-by-vector multiplication (gemv), with column-major unsigned 8-bit integer inputs and unsigned 32-bit integer outputs.

7.1 Overview of the gemv_cm_int8 algorithm

The gemv_cm_int8 example multiplies a matrix A by a vector X, to produce a result vector B.

- A is an M x N input matrix in column-major format containing unsigned 8-bit integer values
- x is an N x 1 input vector containing unsigned 8-bit integer values
- B is an M x 1 result vector containing unsigned 32-bit integer values

Figure 7-1: The gemv operation on page 85 shows the gemv operation:

Ν A(0,0) A(0,1) A(0,2) A(0,3) A(0,N-1) B(0) ... A(1,0) A(1,1) X(0) B(1) A(1,2) A(1,3) ... A(1,N-1) A(2,0) A(2,1) A(2,2) A(2,3) A(2,N-1) X(1) B(2) ... х X(2) B(3) Μ A(3,0) A(3,1) A(3,2) A(3,3) ... A(3,N-1) B(4) A(4,0) A(4,1) A(4,2) A(4,3) A(4,N-1) X(3) A(M-1,0) A(M-1,1) A(M-1,2) A(M-1,3) A(M-1,N-1) X(N-1) B(M-1) ...

Each element B(i) in the result vector B is the result of the following calculation:

B(i) = A(i,0)*X(0) + A(i,1)*X(1) + A(i,2)*X(2) + A(i,3)*X(3) + A(i,4)*X(4) + ... + A(i,N-1)*X(N-1)

Figure 7-1: The gemv operation

Figure 7-2: Memory layout of the input matrix on page 86 shows the memory layout of the input matrix A in memory, in column-major format with each unsigned 8-bit value occupying a single byte in memory:

A(0,0)
A(1,0)
A(2,0)
A(3,0)
A(4,0)
A(M-1,0)
A(0,1)
A(1,1)
A(2,1)
A(0,N-1)
A(1,N-1)
A(2,N-1)
A(3,N-1)
A(4,N-1)
A(M-1,N-1)

Figure 7-2: Memory layout of the input matrix

7.2 gemv_opt code

The following code shows the gemv_opt function with numbered lines. Subsequent sections explain how the code operates.



For clarity, the code example consists of a function gemv_opt function which calls a macro col_loop. The code below shows the col_loop macro first, followed by the gemv_opt function.

```
1.
            // Input parameters
            #define A x0 // Column-major matrix 'A' (const uint8_t *)
#define x x1 // Vector 'x' (const uint8 t *)
2.
3.
           #define x x1 // Vector 'x' (const uint8_t *)
#define B x2 // Output vector 'B = Ax' (uint32_t *B)
#define a_rows x3 // Number of rows in 'A' (uint64_t)
#define a_cols x4 // Number of cols in 'A' (uint64_t)
 4.
 5.
 6.
 7.
 8.
            // Working registers
 9.
            #define A_col_ptr
                                                                     x5 // Pointer to iterate through columns of 'A'
10.
           #define A_col_start_ptr x6 // Base pointer used to set 'A_col_ptr'
10. #define A_col_start_ptr X6 // Base pointer used to set 'A_col_ptr'

11. #define x_row_ptr x7 // Pointer to iterate through elements of 'x'

12. #define x_end_ptr x8 // End of the input vector 'x'

13. #define za_elems x9 // Number of words in ZA (4 * cntw * cntw)

14. #define a_row_ix x10 // Outer row loop counter for rows of 'A'

15. #define row_base w11 // Row group index (ZA vector select)

16. #define psel_base_ix w12 // Base index for PSEL (always zero)

17. #define row_offset x13 // Inner row loop counter for rows of 'A'

18. #define row_ix_target x14 // Index target for 'a row_ix' and 'row_offset
                                                                                   // Index target for 'a_row_ix' and 'row_offset'
// to reach this iteration (# of rows to process)
18.
           #define row_ix_target x14
19.
```

#define a col stride a rows // 'A' column stride 20. #define a_col_stride_2x x15 // 'A' two column stride #define a_col_stride_3x x16 // 'A' three column stride 21. 22. 23. 24. // Predicates 25. 26. 27. 28. p2 // Temporary predicate register #define tmp_pred #define col_pred_n pn8 // Predicate-as-counter for column loads/stores
#define col_pred_p p8 // (Above in predicate-as-mask form)
#define col1_pred_p p9 // (Above in predicate-as-mask form)
#define col2_pred_n pn10 // Combined predicate for the second of 4 col loads
#define col2_pred_p p10 // (Above in predicate-as-mask form)
#define col2_pred_p p10 // (Above in predicate-as-mask form) 29. 30. 31. 32. 33. 34. #define col3 pred n pn11 // Combined predicate for the third of 4 col loads 35. #define col3_pred_p p11 // (Above in predicate-as-mask form)
#define col4_pred_n pn12 // Combined predicate for the last of 4 col loads 36. 37. #define col4 pred p p12 // (Above in predicate-as-mask form) 38. 39. 40. Column loop: iterate through columns of A in groups of sixteen columns. // Accumulate results for the current set of rows up to row_ix_target in ZA 41. 42. .macro col loop whilelt row_pred.b, x_row_ptr, x_end_ptr b.none ._col_loop_end 43. 44. ._col_loop: 45. 46. // Load-replicate up to sixteen 8-bit elements from 'x' 47. ldlrqb {z15.b}, row pred/z, [x row ptr] 48. 49. // Inner row loop: iterate through elements in the current sixteen // columns (associated with the loaded data from 'x') in 'row groups'
// of 4*SVL elements up to `row_ix_target`, using UVDOT to accumulate 50. 51. 52. // results into ZA. 53. mov row_base, #0 54. mov row_offset, a_row_ix 55. whilelt_col_pred_n.b, a_row_ix, a_rows, vlx4 56. ._inner_row_loop: 57. // Get the pointer to the relevant part of the first column in the 58. // current group of sixteen for this row group 59. add A col ptr, A col start ptr, row offset 60. 61. // Iteration #1: process first four columns for this row group 62. // Combine row and column predicates to avoid loading beyond 63. // the end of the matrix (no awkward tail loops required!) psel col1_pred_p, col_pred_p, row_pred.b[psel_base_ix, 0]
psel col2_pred_p, col_pred_p, row_pred.b[psel_base_ix, 1] 64. 65. psel col3 pred p, col pred p, row pred.b[psel base ix, 2]
psel col4_pred_p, col_pred_p, row_pred.b[psel_base_ix, 3] 66. 67. 68. // Load 4*SVLb elements from each of four columns in 'A' $\,$ 69. ldlb {z16.b, z20.b, z24.b, z28.b}, col1_pred_n/z, [A_col_ptr] ldlb {z17.b, z21.b, z25.b, z29.b}, col2_pred_n/z, [A_col_ptr, 70. 71. a_col_stride] ld1b {z18.b, z22.b, z26.b, z30.b}, col3_pred_n/z, [A_col_ptr, 72. a_col_stride 2x] ld1b {z19.b, z23.b, z27.b, z31.b}, col4_pred_n/z, [A_col_ptr, 73. a col stride 3x] 74. 75. // Take the 'vertical' dot product between the loaded elements of 'A' $\,$ // and elements of 'x', multiplying elements in rows of 'A' by columns
// of 'x' and reducing along the K dimension (accumulating widened
// 8-bit -> 32-bit results in ZA). 76. 77. 78. 79. uvdot za.s[row_base, 0, vgx4], {z16.b - z19.b}, z15.b[0] uvdot za.s[row_base, 1, vgx4], {z20.b - z23.b}, z15.b[0] uvdot za.s[row_base, 2, vgx4], {z24.b - z27.b}, z15.b[0] uvdot za.s[row_base, 3, vgx4], {z28.b - z31.b}, z15.b[0] 80. 81. 82. 83. 84. // A col ptr += 4 cols 85. add \overline{A} col ptr, A col ptr, a col stride, 1sl #2 86. 87. // Iteration #2: process second four columns for this row group

88. // Combine row and column predicates to avoid loading beyond 89. // the end of the matrix (no awkward tail loops required!) 90. psel col1_pred_p, col_pred_p, row_pred.b[psel_base_ix, 4]
psel col2_pred_p, col_pred_p, row_pred.b[psel_base_ix, 5]
psel col3_pred_p, col_pred_p, row_pred.b[psel_base_ix, 6] 91. 92. 93. psel col4_pred_p, col_pred_p, row_pred.b[psel_base_ix, 7] 94. 95. // Load 4*SVL elements from each of four columns in 'A' 96. ld1b {z16.b, z20.b, z24.b, z28.b}, col1_pred_n/z, [A_col_ptr] ld1b {z17.b, z21.b, z25.b, z29.b}, col2_pred_n/z, [A_col_ptr, 97. a_col_stride] ld1b {z18.b, z22.b, z26.b, z30.b}, col3_pred_n/z, [A_col_ptr, 98. 99. 100. // Take the vertical dot product, much as in iteration #1 but // selecting the second set of four 8-bit elements from z20 101. 102. 103. uvdot za.s[row_base, 0, vgx4], {z16.b - z19.b}, z15.b[1] uvdot za.s[row_base, 1, vgx4], {z20.b - z23.b}, z15.b[1] uvdot za.s[row_base, 2, vgx4], {z24.b - z27.b}, z15.b[1] uvdot za.s[row_base, 3, vgx4], {z28.b - z31.b}, z15.b[1] 104. 105. 106. 107. 108. // A col ptr += 4 cols 109. add \overline{A} co \overline{I} ptr, A col ptr, a col stride, lsl #2 110. // Iteration #3: process third four columns for this row group // Combine row and column predicates to avoid loading beyond 111. 112. // the end of the matrix (no awkward tail loops required!) 113. 114. psel col1_pred_p, col_pred_p, row_pred.b[psel_base_ix, 8] psel col2_pred_p, col_pred_p, row_pred.b[psel_base_ix, 9]
psel col3_pred_p, col_pred_p, row_pred.b[psel_base_ix, 10] 115. 116. psel col4 pred p, col pred p, row pred.b[psel base ix, 11] 117. 118. 119. // Load 4*SVL elements from each of four columns in 'A' ld1b {z16.b, z20.b, z24.b, z28.b}, col1_pred_n/z, [A_col_ptr] 120. ld1b {z17.b, z21.b, z25.b, z29.b}, col2 pred n/z, [A col ptr, 121. a_col_stride] ______ ldlb {z18.b, z22.b, z26.b, z30.b}, col3_pred_n/z, [A_col_ptr, 122. 123. 124. // Take the vertical dot product, much as in iteration #1 but // selecting the third set of four 8-bit elements from z20 125. 126. 127. uvdot za.s[row_base, 0, vgx4], {z16.b - z19.b}, z15.b[2] uvdot za.s[row_base, 1, vgx4], {z20.b - z23.b}, z15.b[2] uvdot za.s[row_base, 2, vgx4], {z24.b - z27.b}, z15.b[2] uvdot za.s[row_base, 3, vgx4], {z28.b - z31.b}, z15.b[2] 128. 129. 130. 131. 132. // A col ptr += 4 cols 133. add \overline{A} co \overline{I} ptr, A col ptr, a col stride, lsl #2 134. 135. // Iteration #4: process final four columns for this row group 136. // Combine row and column predicates to avoid loading beyond 137. // the end of the matrix (no awkward tail loops required!) psel col1_pred_p, col_pred_p, row_pred.b[psel_base_ix, 12] 138. psel col2_pred_p, col_pred_p, row_pred.b[psel_base_ix, 13]
psel col3_pred_p, col_pred_p, row_pred.b[psel_base_ix, 14] 139. 140. 141. psel col4 pred p, col pred p, row pred.b[psel base ix, 15] 142. // Load 4*SVL elements from each of four columns in 'A' 143. 144. ld1b {z16.b, z20.b, z24.b, z28.b}, col1_pred_n/z, [A_col_ptr] 145. ld1b {z17.b, z21.b, z25.b, z29.b}, col2 pred n/z, [A col ptr, a_col_stride] ldlb {z18.b, z22.b, z26.b, z30.b}, col3_pred_n/z, [A_col_ptr, 146. a_col_stride_2x] 147. 148. 149. // Take the vertical dot product, much as in iteration #1 but

// selecting the final set of four 8-bit elements from z20 150. 151. uvdot za.s[row_base, 0, vgx4], {z16.b - z19.b}, z15.b[3] uvdot za.s[row base, 1, vgx4], {z20.b - z23.b}, z15.b[3] uvdot za.s[row base, 2, vgx4], {z24.b - z27.b}, z15.b[3] uvdot za.s[row base, 3, vgx4], {z28.b - z31.b}, z15.b[3] 152. 153. 154. 155. 156. // Update inner row loop variables add row base, row base, #4 // row base += 1 row group addvl row offset, row offset, #4 // row offset += 4 * SVL 157. 158. whilelt col_pred_n.b, row_offset, row_ix_target, vlx4 // Update col pred 159. 160. b.first . inner row loop 161. // Update column loop variables 162. add A_col_start_ptr, A_col_start_ptr, a_col_stride, lsl #4 // += 16 cols add x_row_ptr, x_row_ptr, #16 // x_row_ptr += 16 elems 163. 164. whileIt row_pred.b, x_row_ptr, x_end_ptr 165. 166. b.first ._col_loop 167. col loop end: 168. .endm 169. 170. // void gemv opt(const uint8 t *A, const uint8 t *x, uint32 t *B, 171. // uint64 t a rows, uint64 t a cols); 172. .text 173. .align 2 174. .global gemv_opt 175. .type gemv opt, %function 176. genv opt: 177. // Spill callee-saved registers 177. 178. stp d8, d9, [sp, #-64]! stp d10, d11, [sp, #16] stp d12, d13, [sp, #32] stp d14, d15, [sp, #48] 179. 180. 181. 182. 183. // Enter streaming mode 184. smstart 185. 186. // Bail out early for inputs with no columns 187. cmp a cols, #0 188. b.le . end 189. 190. // Initialise constants 191. mov row base, #0 192. mov psel base ix, #0 193. cnth za elems 194. mul za elems, za elems, za elems 195. mov row ix target, za elems add x_end_ptr, x, a_cols lsl a_col_stride_2x, a_col_stride, #1 add a_col_stride_3x, a_col_stride, a_col_stride, lsl #1 196. 197. 198. 199. // Outer row loop: iterate through rows of A in chunks of `za_elems` (up to
// a_row_ix = `row_ix_target`), aiming to accumulate as many result 200. 201. // elements in B at each iteration as possible 202. mov a_row_ix, #0
. row loop:
 // Zero all tiles (prepare to accumulate new results) 203. 204. 205. 206. zero {za} 207. 208. // Calculate the number of rows to process this iteration 209. cmp row ix target, a rows 210. csel row ix target, row ix target, a rows, lt 211. 212. // Initialise variables for the inner loop mov x_row_ptr, x // Reset x pointer (K = 0)
mov A_col_start_ptr, A // Reset A pointer (K = 0) 213. 214. 215. 216. // Column loop: iterate through the columns of A, accumulating results 217. // for the current set of rows up to `row_ix_target` in Z, processing
// in chunks of 16 columns at a time 218. 219. col loop 220.

```
// Store loop: iterate through the current set of rows to process up to
221.
222.
          // `row ix target` and store out results to B
223.
          mov row_base, #0
224.
          whilelt col pred n.s, a row ix, a rows, vlx4
          ._store loop:
225.
226.
           // Move results out of ZA and into Z
227.
           mova {z0.d - z3.d}, za.d[row base, 0, vgx4]
228.
229.
           // Deinterleave results (arrange contiguously in vectors accounting
230.
            // for the output format of UVDOT)
231.
            zip {z0.s - z3.s}, {z0.s - z3.s}
232.
233.
            // Store
234.
            st1w {z0.s - z3.s}, col pred n, [B, a row ix, lsl #2]
235.
236.
            // Update store loop variables
            add row_base, row_base, #1 // row_base += 1
addvl a_row_ix, a_row_ix, #1 // a_row_ix += 4 * SVLs
whilelt col_pred_n.s, a_row_ix, row_ix_target, vlx4 // Update col pred
237.
238.
239.
240.
            b.first . store loop
241.
242.
          // Update outer row loop variables
243.
          add row ix target, row ix target, za elems
244.
          cmp a row ix, a rows
245.
          b.lt . row loop
246.
247.
       // Return
       ._end:
248.
249.
          // Exit streaming mode
250.
          smstop
251.
252.
          // Restore callee-saved registers and return
          ldp d14, d15, [sp, #48]
ldp d12, d13, [sp, #32]
ldp d10, d11, [sp, #16]
253.
254.
255.
256.
          ldp d8, d9, [sp], #64
257.
          ret
```

7.3 gemv_opt function overview

The gemv_opt function uses the 4-way unsigned vertical dot product uvdot instruction.

The uvdot instruction is a multi-vector instruction:


```
UVDOT ZA.S[<Wv>, <offs>{, VGx4}], { <Zn1>.B-<Zn4>.B }, <Zm>.B[<index>]
```

uvdot takes four vectors in the first operand, <zn1>-<zn4>, and a single vector <zm> in the second source.

The results are accumulated into a group of four ZA single-vectors. Each of these 4 vectors is then stored at the same index in its corresponding ZA array quarter. The vector index within a ZA quarter is determined by wv+offs.

Figure 7-3: uvdot instruction register usage on page 91 shows how the calculation is performed using the uvdot instruction:

Figure 7-3: uvdot instruction register usage



uvdot za.s[row_base, 0, vgx4], { z16.b - z19.b }, z15.b[0]

The vectors where the results are stored are:

- ZA.s[0]
- ZA.s[SVLb/4+0]
- ZA.s[2*SVLb/4+0]
- ZA.s[3*SVLb/4+0]

The overall structure of the gemv opt function is as follows:

Results are calculated as follows:

• The first four consecutive columns from matrix A are multiplied with the four first elements in x, performing a dot product calculation for each of the four multiplications.

The register of the second operand (register Z15 in the example diagram above) has an immediate index between 0 and 3 which selects a 32-bit block for every 128-bit chunk. The 32-bit block holds four unsigned 8-bit integer elements. Because we loaded Z15 with <code>ldlrqb</code>, all 128-bit chunks in Z15 are the same. Because the index is also the same for all chunks, that means all of Z15 will have the same 32-bit block, containing the same four elements of X.

- The result of the uvdot dot product of four unsigned 8-bit integer elements is widened from unsigned 8-bit to unsigned 32-bit, indicated by the .B and .s suffixes. This means that the four input vectors still result in 4 output vectors.
- To calculate result vector B, we accumulate dot products for all the matrix column-by-vector element multiplications, accumulating over a_cols.
- The uvdot instruction produces deinterleaved data, as follows:

The first ZA vector accumulates the multiplications of rows of A by X, where the row index in A modulo 4 is 0. The second ZA vector accumulates the multiplications of rows of A by X, where the row index in A modulo 4 is 1, and so on. That is:

- ZA.s[0] accumulates the multiplications of rows of A&4 = 0 by X
- ZA.s[SVLb/4+0] accumulates the multiplications of rows of A&4 = 1 by X
- ZA.s[2*SVLb/4+0] accumulates the multiplications of rows of A%4 = 2 by X
- ZA.s[3*SVLb/4+0] accumulates the multiplications of rows of A&4 = 3 by X

Subsequent iterations repeat over all rows of A, in blocks of SVLh by SVLh rows.

This corresponds to the ZA calculations shown in blue in the above diagram.

The gemv_opt function uses the uvdot instruction because the data of A is arranged as column major. The four-way dot product multiplies four-by-four unsigned 8-bit integer elements and accumulates into a single unsigned 32-bit integer element.

However, this example requires that consecutive matrix elements in memory are loaded into a register. In column-major form, consecutive data values are the same column but different rows, while the dot product calculation requires 4 numbers from the same row. So instead, we load 4 registers consecutively for a single column (Z16, Z20, Z24, Z28), then we load 4 consecutive registers again but for the next column (z17, z21, z25, z29), and we do the same for the next two columns too. At this point the first element of registers z16-z19 are four consecutive elements of the same row. Therefore, the uvdot instruction is used here rather than the udot instruction, because the uvdot instruction calculates the dot product of four unsigned 8-bit integers from the same lane of the four first operand vectors by the 4 X values in the Z15 block that corresponds to their location.

7.4 gemv_opt function details

This section describes how the gemv opt function operates, looking at sections of the code in turn.

• Line 176 (gemv_opt):

The main gemv_opt function starts at line 176.

• Line 204 (row_loop):

The code iterates over all rows. Each iteration of row_loop deals with a block of SVLh x SVLh rows. That is, for i=0; i< M; i+=SVLh*SVLh.

• Line 210:

There are SVLb vectors in a ZA array, and each can hold SVLs results. Each result corresponds to one row of the input matrix. Each col_loop macro call processes SVLb x SVLs = SVLh x SVLh rows. The csel instruction conditionally selects the total number of ZA vectors to be used for accumulation before processing with the inner column loop, col_loop.

• Lines 213-214:

For each iteration, initialize the pointers to the memory positions of the data in A and x.

• Line 219:

Call the <code>col_loop</code> macro, which loops over the number of columns, processing all columns of SVLh * SVLh rows.

• Line 47:

The ldlrqb instruction loads 16 8-bit elements, or less if the predicate mask is not all true, from x to a 128-bit vector, then replicates that 128-bit vector over all 128 bits segments in Z15.

• Lines 56-160 (_inner_row_loop):

The values loaded from x are multiplied by the elements of a matrix with $(16 \times \text{svlb})$ rows x 16 columns, or fewer if there are not enough rows remaining.

inner_row_loop iterates over all ZA array vectors using uvdot instructions to multiply A[16 x svlb rows x 16 columns] by x[16 x 1] and produce SVLh x SVLh results, before looping back and loading a new set of values from x.

• Lines 64-67:

Two-dimensional predicate-as-counter for loads, built with the psel instruction.

row_pred shows how many rows are left by having a bit set for every existing row in the next SVLb / 8 (bit per byte) rows. row_pred is filled with 1s until the final iteration, when the leftover rows are dealt with. For example, if only five rows remain then five bits are set in row_pred.

The immediate index into row_pred in the psel instruction determines which bit is consulted. If that bit is 1, then col_pred_p is used as the predicate for that column. col_pred_p indicates how many columns are left. If the bit is 0, the predicate for that column is all false, which results in no loads or calculations for that out-of-bounds column.

This 2D predication prevents overshoot for both columns and rows.

• Lines 70-73:

Load four vectors from each of the four consecutive columns. The first 1d1b instruction, at line 70, populates four Z vector registers with strided numbering, as follows:

- Z16 = first SVLb bytes from the offset of column 0
- Z20 = second SVLb bytes from the offset of column 0
- Z24 =third SVLb bytes from the offset of column 0
- Z28 = fourth SVLb bytes from the offset of column 0

Because A is column-major, consecutively loading four register results in Z16, Z20, Z24, and Z28 holding consecutive elements of that single column.

Similarly, the remaining lalb instructions in lines 71-73 load Z vector registers as follows:

• Z17, Z21, Z25, and Z29 from column 1

- Z18, Z22, Z26, and Z30 from column 2
- Z19, Z23, Z27, and Z31 from column 3

Using a multi-vector load instruction to a strided numbered group of Z vector registers means that Z registers are properly allocated for the uvdot instructions, with no need for additional mov instructions. The uvdot instruction requires four consecutive Z registers for its first operand, with the first register number being a multiple of 4. By contrast, the latb instruction does not require consecutive register numbers. Because the uvdot instruction requires a register from each of the 4 columns, the destination registers of the latb instruction are spaced four registers apart. After executing the four latb instructions, we can call uvdot using registers z16-19. And similarly for z20-z23, z24-z27, and z28-z31. By considering the destination registers used for latb, we prevented having to use mov instructions to move values into appropriately numbered registers for the uvdot instructions.

• Lines 79-82:

Four uvdot instructions are used to compute the vertical dot products of the 4 x SVLb column elements loaded with the first four 8-bit elements from x, index 0 in z15.b.

The vertical dot product is calculated by accumulating the 4-way dot-product to each result, where four contributing matrix elements are each from different first source operand vector register. That is, each element is from a different column. For example, the uvdot instruction at line 79 takes one element from each of z16, z17, z18, and z19.

This process is replicated four times in the code that follows, loading the next four vectors from each of the next four consecutive columns and computing dot products using uvdot with incrementing index values. In this way, 16 matrix columns are loaded and multiplied by 16 8-bit X elements, because 128b/8b = 16. Therefore, col_loop performs a 16-way dot-product accumulate per result, because 16 columns and 16 x elements are consumed. This is because the ldlrqb instruction replicates 16 int8 elements, so unrolling the loop by a factor of four means that we fully use the replicated 16 int8s.

• Lines 225-240 (_store_loop)

When all columns are processed for the SVLh x SVLh rows, the result is available in the ZA array. The final step is to store the data from the ZA array to memory.

_store_loop does the following:

- Line 227 moves a group of four ZA single-vectors to four consecutive Z vector registers using a four-vector mov instruction.
- Line 231 interleaves the four extracted vectors using a four-vector zip instruction. The results were de-interleaved by the uvdot instruction, so now they are interleaved to recover the order. The zip instruction takes vectors z0-z3 and interleaves them so that z0 becomes z3[1],z2[1],z1[1],z0[1] z3[0],z2[0],z1[0],z0[0].
- Line 234 performs a contiguous four-vector st1w store to the current memory address for result vector B.

8. lut_gemv_rm_int8: Compressed 8-bit integer to 32-bit integer matrix-byvector multiplication

The lut_gemv_rm_int8 example implements generalized matrix-by-vector multiplication (gemv) of a compressed matrix A_compressed and an uncompressed vector, where values in the matrix are compressed, or quantized, from 8 bits to 2 bits per matrix element.

8.1 Overview of the lut_gemv_rm_int8 algorithm

The lut_gemv_rm_int8 example shows how to use luti2 lookup table instructions to decompress compressed elements in a matrix, and then perform a general row-major matrix-by-vector multiplication using those decompressed values. Decompression is performed on-the-fly, in the body of the inner-most loop, _inner_row_loop.

Each value in the matrix is compressed from 8 bits to 2 bits per matrix element. This means that only four uint8 values are possible:

- oo decompresses to ooooooo
- 01 decompresses to 01000000
- 10 decompresses to 10000000
- 11 decompresses to 11000000

The compressed matrix is stored in a row-major format in memory.

Figure 8-1: Example 2-bit compressed matrix memory layout on page 95 shows an example memory layout with 4 values per byte. Each row is a combination of four compressed 2-bit values stored as a single byte in memory:

Figure 8-1: Example 2-bit compressed matrix memory layout

		8-bit c	ontainer				ontainer column e	elements	 		8-bit co	ontainer	
	(0,0)	(0,1)	(0,2)	(0,3)	(0,4)	(0,5)	(0,6)	(0,7)	 	(0,N-4)	(0,N-3)	(0,N-2)	(0,N-1)
	(1,0)	(1,1)	(1,2)	(1,3)	(1,4)	(1,5)	(1,6)	(1,7)	 	(1,N-4)	(1,N-3)	(1,N-2)	(1,N-1)
	(2,0)	(2,1)	(2,2)	(2,3)	(2,4)	(2,5)	(2,6)	(2,7)	 	(2,N-4)	(2,N-3)	(2,N-2)	(2,N-1)
	(3,0)	(3,1)	(3,2)	(3,3)	(3,4)	(3,5)	(3,6)	(3,7)	 	(3,N-4)	(3,N-3)	(3,N-2)	(3,N-1)
M rows									 				
	(M-2,0)	(M-2,1)	(M-2,2)	(M-2,3)	(M-2,0)	(M-2,1)	(M-2,2)	(M-2,3)	 	(M-2,N-4)	(M-2,N-3)	(M-2,N-2)	(M-2,N-1)
	(M-1,0)	(M-1,1)	(M-1,2)	(M-1,3)	(M-1,0)	(M-1,1)	(M-1,2)	(M-1,3)	 	(M-1,N-4)	(M-1,N-3)	(M-1,N-2)	(M-1,N-1)

8.2 lut_gemv_opt code

The following code shows the lut_gemv_opt function with numbered lines. Subsequent sections explain how the code operates.

// Input parameters 1. #define A x0 // Row-major matrix of compressed data (const uint8_t *)
#define x x1 // Vector 'x' (const uint8_t *) 2. 3. 4. 5. 6. 7. 8. 9. // Working registers 10. #define A row ptr x6 // Pointer to iterate through rows of 'A' x7 // Pointer to iterate within rows of 'A' x8 // End of the input matrix 'A' 11. #define A_col_ptr 12. #define A end ptr #define x_vec_ix
#define row_base x9 // Loop index for columns of A 13. 14. 15. 16. 17. #define rows remaining x12 // Number of rows remaining to process
#define slice_row_base w13 // Copy of `row_base` in range w12-w15
#define rows_to_process x14 // Number of rows to process in this iteration 18. 19. 20. #define rows_to_process_w w14 // (Above as 32-bit register)
#define tmp0 w15 // Temporary register
#define a_row_stride x16 // 'A' row stride 21. 22. 23. x10 // 'A' two row stride x17 // 'A' two row stride x18 // 'A' three row stride x19 // 'A' four row stride 24. #define a_row_stride_2x #define a_row_stride_3x
#define a_row_stride_4x 25. 26. 27. #define a col ix x20 // Loop index for columns of A 28. 29. // Predicates 30. #define all bytes p0 // Byte predicate with mask: 11111111... #define four words p1 // Word predicate with mask: 1000100001000100000... 31. #define col_pred p2 // Byte predicate for the M dimension p3 // Byte predicate used for storing results 32. 33. #define store_pred pn8 // Predicate-as-counter for X loads 34. #define x pred n p9 35. // Predicate-as-mask for row loads
// (Above in predicate-as-mask form) #define row_pred_p #define row_1_pred_p p4
#define row_2_pred_p p5
#define row_3_pred_p p6
#define row_4_pred_p p7 36. 37. // (Above in predicate-as-mask form) 38. // (Above in predicate-as-mask form) // (Above in predicate-as-mask form) 39. 40. 41. // void lut gemv opt(const uint8 t *A, const uint8 t *x, uint32 t *B, 42. // const uint8 t *lut, uint64 t a rows, uint64 t a cols); 43. .text 44. .align 2 .global lut_gemv_opt .type lut_gemv_opt, %function 45. 46. lut gemv opt: 47. /7 Spill callee-saved registers 48. 49. stp x19, x20, [sp, #-16]! 50. 51. // Enter streaming mode 52. smstart 53. 54. // Load LUT 55. ldr zt0, [lut] 56. 57. // Initialise constants 58. // A row ptr = Amov A_row_ptr, A mov A_col_ptr, A ptrue all_bytes.b 59. // A col ptr = A 60. 61. ptrue four words.s, VL4 62. cntw rows to process // rows to process = SVLs

mov rows remaining, a rows // rows remaining = a rows 63. add a_row_stride, a_cols, #3 64. lsr a_row_stride, a_row_stride, #2 // a_row_stride = (a_cols+3) >> 2
lsl a_row_stride 2x, a_row_stride, #1 // 2*a_row_stride
add a_row_stride 3x, a_row_stride, a_row_stride, lsl #1 // 3*a_row_stride
lsl a_row_stride 4x, a_row_stride, #2 // 4*a_row_stride 65. 66. 67. 68. madd A_end_ptr, a_rows, a_row_stride, A // A_end ptr=A+a rows*a row stride 69. 70. 71. // Row loop: iterate through rows of A in chunks of `rows to process`, // processing a minimum of four rows (and producing a minimum of four
// 8-bit result elements in 'B') at each iteration 72. 73. 74. cmp A row ptr, A end ptr 75. 76. 77. 78. zero {za} 79. 80. // Calculate the number of rows to process this iteration 81. cmp rows to process, rows remaining 82. csel rows_to_process, rows_to_process, rows_remaining, lt 83. whilelt col pred.b, xzr, rows remaining 84. 85. // Column loop: iterate through the columns of A, accumulating partial // products from `rows_to_process` 8-bit result elements in ZA,
// processing in chunks of 4*SVL columns at a time 86. 87. 88. mov x vec ix, #0 // x vec ix = 089. whileIt x_pred_n.b, x_vec_ix, a_cols, vlx4 // Prepare 4*SVL X pred 90. 91. mov a col ix, #0 // a col ix = 0whileIt row_pred_p.b, a_col_ix, a_row_stride // Prepare row pred 92. 93. 94. ._col_loop: // Load 4*SVL 8-bit elements from 'x' 95. 96. ld1b { z28.b - z31.b }, x pred n/z, [x, x vec ix] 97. // Inner row loop: iterate through `rows_to_process` in groups // of four rows, loading data from the $4^{\star}\rm SVL$ columns associated // with the 'x' data in z28-z31 and using UDOT to accumulate 98. 99. 100. // results into ZA 101. mov row_base, #0 102. // row base = 0 103. add A_col_ptr, A_row_ptr, a_col_ix // A_col_ptr = A_row_ptr + a_col_ix 104. ._inner_row_loop: 105. // Combine row and column predicates to avoid loading beyond 106. // the end of the matrix (no awkward tail loops required!) 107. mov slice row base, row base 108. psel row_1_pred_p, row_pred_p, col_pred.b[slice_row_base, 0] psel row 2 pred p, row pred p, col pred.b[slice row base, 1]
psel row 3 pred p, row pred p, col pred.b[slice row base, 2]
psel row 4 pred p, row pred p, col pred.b[slice row base, 3] 109. 110. 111. 112. 113. // Load 4*SVLb uint2 elements from each of four columns in 'A' // Hodd 4 50Hb diffez elements from each of four columns in a ldlb { z24.b }, row 1 pred_p/z, [A col_ptr] ldlb { z25.b }, row 2 pred_p/z, [A col_ptr, a_row_stride] ldlb { z26.b }, row 3 pred_p/z, [A col_ptr, a_row_stride_2x] ldlb { z27.b }, row_4_pred_p/z, [A col_ptr, a_row_stride_3x] 114. 115. 116. 117. 118. 119. // Expand uint2 elements to uint8 luti2 { z0.b - z3.b }, zt0, z24[0] luti2 { z4.b - z7.b }, zt0, z25[0] 120. 121. 122. luti2 { z16.b - z19.b }, zt0, z26[0] luti2 { z20.b - z23.b }, zt0, z27[0] 123. 124. 125. // Take the dot product between groups of four elements in the // loaded rows of 'A' and elements of 'x', calculating // partially reduced results for each result element in 'B' // (accumulating widened 8-bit -> 32-bit results in ZA). 126. 127. 128. udot za.s[row_base, 0, vgx4], { z0.b - z3.b }, { z28.b - z31.b } udot za.s[row_base, 1, vgx4], { z4.b - z7.b }, { z28.b - z31.b } udot za.s[row_base, 2, vgx4], { z16.b - z19.b }, { z28.b - z31.b } 129. 130. 131. 132. udot za.s[row base, 3, vgx4], { z20.b - z23.b }, { z28.b - z31.b } 133.

// Update inner row loop variables 134. 135. add row base, row base, #4 // row base += 4 rows add A_col_ptr, A_col_ptr, a_row_stride_4x // A_col_ptr += 4 rows 136. cmp row base, rows to process w 137. 138. b.lt . inner row loop 139. 140. // Update column loop variables 141. addvl x_vec_ix, x_vec_ix, #4 // x vec ix += 4*SVLb // Prepare 4*SVL X pred 142. whilelt x pred n.b, x vec ix, a cols, vlx4 143. 144. addvl a col ix, a col ix, #1 // a col ix += SVLb whilelt row pred p.b, a col ix, a row stride // Prepare row pred 145. 146. 147. b.first . col loop 148. 149. // Store loop: iterate through `rows to process` in groups of four // rows, reducing partial products and storing results, writing out 150. 151. // up to four result elements in 'B' at each iteration 152. mov row base, #0 // row base = 0 cntw row base odd vecs // row base odd vecs = SVLs
whilelt store_pred.s, wzr, rows_to_process_w // Prepare store pred 153. 154. ._store loop: 155. // Prepare predicate for storing up to four elements of 'B' 156. 157. mov store pred.b, four words/z, store pred.b 158. 159. // Move 'odd vector' results (vectors one and three out of the four 160. // per row group) out of ZA and into Z z2.d - z3.d }, za.d[row_base_odd_vecs_w, 0, vgx2] z6.d - z7.d }, za.d[row_base_odd_vecs_w, 1, vgx2] 161. mova { 162. mova { 163. mova { z18.d - z19.d }, za.d[row_base_odd_vecs_w, 2, vgx2] 164. mova { z22.d - z23.d }, za.d[row base odd vecs w, 3, vqx2] 165. 166. // Add 'odd vectors' to 'even vectors' to partially reduce add za.s[row_base, 0, vgx2], { z2.s - z3.s } add za.s[row_base, 1, vgx2], { z6.s - z7.s } add za.s[row_base, 2, vgx2], { z18.s - z19.s } 167. 168. 169. add za.s[row base, 3, vgx2], { z22.s - z23.s } 170. 171. 172. // Reduce 'even vectors' mova { z0.d - z1.d }, za.d[row_base, 0, vgx2]
mova { z4.d - z5.d }, za.d[row_base, 1, vgx2]
mova { z16.d - z17.d }, za.d[row_base, 2, vgx2] 173. 174. 175. mova { z20.d - z21.d }, za.d[row base, 3, vgx2] 176. add z0.s, z0.s, z1.s add z4.s, z4.s, z5.s add z16.s, z16.s, z17.s 177. 178. 179. add z20.s, z20.s, z21.s uaddv d0, all_bytes, z0.s uaddv d1, all_bytes, z4.s 180. 181. 182. uaddv d2, all_bytes, z16.s uaddv d3, all_bytes, z20.s 183. 184. 185. 186. // Pack results into the first four elements of z0.s 187. zip { z0.s - z3.s }, { z0.s - z3.s } 188. 189. // Store 190. st1w z0.s, store pred, [B] 191. 192. // Update store loop variables 193. add B, B, #16 // B += 4 elements // row_base+=4 rows
// row_base_odd_vecs+=4 194. add row_base, row_base, #4 195. add row_base_odd_vecs, row_base_odd_vecs, #4 196. whilelt store pred.s, row base, rows to process w // Prepare store pred 197. b.first . store loop 198. 199. // Update outer row loop variables 200. madd A_row_ptr, a_row_stride, rows_to_process, A_row_ptr // A_row_ptr += `rows_to_process` rows
sub rows_remaining, rows_remaining, rows_to_process 201. // rows remaining -= `rows to process` 202. cmp A row ptr, A end ptr

```
b.lt . row loop
203.
204.
       ._row_loop_end:
205.
206.
       // Exit streaming mode and return
207.
       smstop
208.
209.
       // Restore callee-saved registers and return
210.
       ldp x19, x20, [sp], #16
211.
212.
       ret
```

8.3 lut_gemv_opt function overview

The lut_gemv_opt function performs multiplication using a four-way dot-product-and-accumulate computation with the four-vector udot instruction.

Figure 8-2: Four-way dot-product and accumulate computation on page 99 shows the process where SVLb is 16 and therefore SVLs is 4.

Z0.b	A(0,0)	A(0,1)	A(0,2)	A(0,3)	 A(0,15)
Z1.b	A(0,16)	A(0,17)	A(0,18)	A(0,19)	 A(0,31)
Z2.b	A(0,32)	A(0,33)	A(0,34)	A(0,35)	 A(0,47)
Z3.b	A(0,48)	A(0,49)	A(0,50)	A(0,51)	 A(0,63)

	C	Consecutive S	SVLb uint8 elem	nents loaded fro	m X to four coi	nsecutive Z registers
Z28.b	X(0)	X(1)	X(2)	X(3)		X(15)
Z29.b	X(16)	X(17)	X(18)	X(19)		X(31)
Z30.b	X(32)	X(33)	X(34)	X(35)		X(47)
Z31.b	X(48)	X(49)	X(50)	X(51)		X(63)

ZA.s[0]	A(0,0)*X(0) + A(0,1)*X(1) + A(0,2)*X(2) + A(0,3)*X(3)	
ZA.s[SVLb/4 + 0]	A(0,16)*X(16) + A(0,17)*X(17) + A(0,18)*X(18) + A(0,19)*X(19)	
ZA.s[2*SVLb/4 + 0]	A(0,32)*X(32) + A(0,33)*X(33) + A(0,34)*X(34) + A(0,35)*X(35)	
ZA.s[3*SVLb/4 + 0]	A(0,48)*X(48) + A(0,49)*X(49) + A(0,50)*X(50) + A(0,51)*X(51)	

The function does the following:

- Loads one vector of compressed data from a single row of matrix A and decompresses it to four vectors
- Loads four consecutive vectors from vector x
- Performs the dot-product of row A and vector x.
- Accumulates the result in four vectors, one in each ZA array quarter.

8.4 lut_gemv_opt function details

This section describes how the lut_gemv_opt function operates, looking at sections of the code in turn.

• Line 47 (lut_gemv_opt)

lut_gemv_opt consumes a maximum of SVLb/4 rows per _row_loop iteration. The ZA array has SVLb vectors available, and each group of four ZA single-vectors is used to perform the dot product of four vectors from a single compressed row from A.

The function iterates over all rows (._row_loop in line 76) and columns (.col_loop in line 94).

• Line 55:

The ldr instruction loads the compressed data from memory to the lookup table register ZTO.

ZTO is a dedicated 512-bit lookup table register for data decompression.

• Line 96:

The lalb multi-vector instruction loads four consecutive vectors from X.

• Lines 108 to 111:

The psel instructions perform 2D predication to manage the vertical and horizontal matrix edges for compressed matrix one-vector loads.

• Lines 114 to 123:

Each 1d1b instruction loads a single vector from the compressed A matrix. Four rows are loaded to four consecutive Z registers (Z24 to Z27). Each vector register is populated with compressed 2-bit row elements.

Each luti2 instruction decompresses matrix elements by looking up the decompressed value from ZTO using the 2-bit compressed elements in Z to obtain 8-bit inputs. Four Z vectors are created from each compressed Z vector.

Index [0] in z24[0] indicates that the instruction uses the segment of z24 from bit 0. SVLs (SVLb/4) 2-bit indices from z24 bits [0:svL/4-1] are decompressed to z0, then the next SVLs indices are decompressed to z1, and so on. The 2-bit indices address the first four entries of the lookup table in ZTO.

• Lines 129-132

The four-vector udot instructions perform 4-way dot product accumulation per destination element.

After the udot instructions, the following ZA array vectors contain 32-bit integer partial sums of the B result:

- ° ZA.s[idx]
- ° ZA.s[SVLb/4+idx]

- ° ZA.s[2*SVLb/4+idx]
- ° ZA.s[3*SVLb/4+idx]
- Lines 155 to 197 (_store_loop):

The udot instructions at lines 129-132 produce partial sums of products in 4 ZA single-vectors. To obtain the final inner product result, we need to sum these partial sums of products. The _store_loop function performs the accumulation of partial sums, that is the sum of all A(I,:) * x(:) multiplications.

For each of the four ZA single partial product (that is, the result of processing a single A row):

- Extract the second group of 2 vectors and add them to the first group of two vectors using the multi-vector add instructions (lines 161 to 170). Reduce from four to two vectors.
- Extract the result of the above addition, and perform a single vector add to reduce the result into a single vector (lines 173 to 180).
- Reduce the above result into a single 32-bit element using uaddv instructions. (lines 181 to 184).
- Lines 187 and 190:

Using the four-vector zip instruction, 32-bit results from consecutive rows are interleaved from consecutive rows into the zO vector register. A single vector store instruction stores four 32-bit elements.

• Line 201:

The row loop outer loop is incremented by SVLb/4.

9. cplx_matmul_fp16fp32: Complex-valued half-precision to single precision floatingpoint matrix-by-matrix multiplication

The cplx_matmul_fp16fp32 example implements complex-valued matrix-by-matrix multiplication with half-precision floating-point complex-valued inputs and outputs.

9.1 Overview of the cplx_matmul_fp16fp32 algorithm

The cplx_matmul_fp16fp32 example operates on the following matrices:

- matLeft is an M x K LHS input matrix containing IQ interleaved half-precision floating-point values.
- matRight is an K x N RHS input matrix containing IQ interleaved half-precision floating-point values.
- matResult_opt is an M x N containing the result of multiplying matLeft with matRight with IQ interleaved half-precision floating-point values.

The cplx_matmul_fp16fp32 example uses the sum of two outer-product widening fmopa instructions, which accumulates half-precision floating-point two-way dot-products into single-precision results in a 32-bit element ZA tile. The result is then down-converted to 16-bit half-precision floating-point.

Consider the complex-valued matrix-by-matrix multiplication $c = A \times B$.

The first accumulated results are as follows:

ZA0.s[0] = Re[A(0,0)*B(0,0) + A(0,1)*B(1,0)]ZA1.s[0] = Im[A(0,0)*B(0,0) + A(0,1)*B(1,0)]

Two ZA tiles are required to compute the results of the complex-valued multiplications:

- one to accumulate the real results
- one to accumulate the imaginary results

In this example, even-numbered ZA tiles accumulate the real results, and odd-numbered ZA tiles accumulate the imaginary results.

9.2 preprocess_l code

The following code shows the preprocess_1 function with numbered lines. Subsequent sections explain how the code operates.

1.	preproces	s_1:	
2.	// cplx	_mat_trans_opt(M, K, mat M	Leit, matLeit_mod);
3. 4.	// x0 . // x1 ·	K lda	
5.	// x1 : // x2 :	matLeft.	
6.	// x3 :	matLeft mod	
7.	// x4 :	matLeft_mod SVLs	
8.	// x5 :	SVLs*SVLs	
9.	// x6 :	a_ptr	
10.	// X/ :	store_offsetU	
⊥⊥. 12	// X8 :	store_oliseti	
13.	// x10:	Loop M exit condition	
14.	// x11:	SVLs*lda	
15.	// x12:	SVLs SVLs*SVLs a_ptr store_offset0 store_offset1 Loop_M exit condition SVLs*lda Loop_load/Loop_store lo K loop exit condition mat_base c_ptr	op counter
16.	// x13:	K loop exit condition	
17.	// x14:	mat_base	
18. 19.	// x15:	c_ptr	
	// Assumpt		
21.	// nbr in	matLeft (M): any	
		matLeft, nbr in matRigh	t (K): any K > 2
23.	// nbc in	matRight (N): any	
24.			
		atrix rearrangement:	d by blocks of SVLs rows and contiguously
20.	// 1110 011	cite mattix is transpose	stored in the memory.
27.	// Output	buffer is a multiple of	SVLs cplx-FP16 elements
	-	*	(padded by zeros if applicable)
28.			
	smstart		
30.	// constan	nts	
32.	cntw	×4	// SVLS
33.	mul	x5, x4, x4	// SVLs // SVLs*SVLs
34.	mul	x11, x4, x1	// SVLs*lda
35.	mov	x10, #0	// Loop_M counter
36.	whilelt	pl0.s, xzr, x0	// SVLs // SVLs*SVLs // SVLs*lda // Loop_M counter // Load tile predicate (M dimension)
• •	.Loop_M:		
		x15, x3	// c ptr = &matLeft mod
40.			// mat base = &matLeft
41.	add	x13, x2, x1, lsl #2	// mat_base = &matLeft // Loop_K exit condition
42.			
		pn12.b, x14, x13, v1x2	// K dimension predicate-as-counter
44.		x7, #0	// store offsot0
46.			// store_offset0 // store_offset1
47.		,	,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
48.	.Loop_K:		
49.	mov	x6, x14	<pre>// a_ptr = mat_base</pre>
50.	mov Teen lee	w12, #0	// Loop_load counter
51. 52.	.Loop_load	a: pn8, pn12, p10.s[w12,	#01
53.	psel psel	pn9, pn12, p10.s[w12, p19, p12, p10.s[w12,	
54.	ldlw	{z0.s,z8.s}, pn8/z, [x6	
55.	ld1w	{z1.s,z9.s}, pn9/z, [x6	, x1, lsl #2] // Load 2nd row from mat ptr
56.	mova	zaOh.s[w12, 0:1], { zO.	s-z1.s }
57.	mova	zalh.s[w12, 0:1], { z8.	s-z9.s }
58. 59.	add	w12, w12, #2	// Loop load counter increment
60.	add	x6, x6, x1, lsl #3	// a ptr += 2*lda Cplx-FP16 elems

61. w12, w4 cmp 62. b.mi .Loop load 63. 64. w12, #0 // Loop store counter mov 65. .Loop store: whilelt pn8.s, x7, x11, v1x4 // Tile0 store predicate-as-counter 66. 67. whilelt pn9.s, x8, x11, v1x4 // Tile1 store predicate-as-counter 68. {z0.s-z3.s}, za0v.s[w12, 0:3] mova 69. {z4.s-z7.s}, zalv.s[w12, 0:3] mova 70. st1w {z0.s-z3.s}, pn8, [x15, x7, lsl #2] // Store 4 cols of Tile0 to matLeft mod + store offset0 71. {z4.s-z7.s}, pn9, [x15, x8, lsl #2] // Store 4 cols of Tile1 to st1w matLeft mod + store offset1 // Tile0 store pointer offset += 4*SVLs 72. addvl x7, x7, #1 x8, x8, #1 w12, w12, #4 73. addvl // Tile1 store pointer offset += 4*SVLs 74. // Loop_store counter increment add 75. cmp w12, w4 76. .Loop store b.mi 77. 78. add x7, x7, x5 // Tile0 store pointer offset += SVLs*SVLs x8, x8, x5 // Tile1 store pointer offset += SVLs*SVLs 79. add addvl x14, x14, #2 // mat_base += 2*SVLs Cplx-FP16 elems whilelt pn12.b, x14, x13, vlx2 // K dimension predicate-as-counter 80. 81. 82. b.first .Loop K 83. add // &matLeft += SVLs*lda Cplx-FP16 elems 84. x2, x2, x11, lsl #2 85. x10 // Loop M counter increment incw x3, x3, x11, lsl #2 86. add // &matLeft mod += SVLs*lda Cplx-FP16 elems whilelt pl0.s, x10, x0 87. // M dimension predicate b.first .Loop M 88. 89. 90. smstop 91. 92. ret

9.3 preprocess_l function overview

The preprocess_1 function re-arranges the matLeft matrix such that blocks of SVLs (rows) x K (columns) are transposed and contiguously stored to memory, in a similar way as the same function in the matmul_fp32 example.

Each 32-bit transposed element is the combination of the real and imaginary part of a single matrix element. Data is loaded as follows: {Re(0), Im(0), Re(1), Im(1), ...). The input matrix is zero-padded to a multiple of SVLs rows.

For example, consider the complex-valued half-precision floating-point matleft matrix with 7 rows and 6 columns shown in Figure 9-1: Example matLeft matrix on page 105:

Re(0,0)	lm(0,0)	Re(0,1)	lm(0,1)	Re(0,2)	lm(0,2)	Re(0,3)	lm(0,3)	Re(0,4)	lm(0,4)	Re(0,5)	lm(0,5)
Re(1,0)	lm(1,0)	Re(1,1)	lm(1,1)	Re(1,2)	lm(1,2)	Re(1,3)	lm(1,3)	Re(1,4)	lm(1,4)	Re(1,5)	lm(1,5)
Re(2,0)	lm(2,0)	Re(2,1)	lm(2,1)	Re(2,2)	lm(2,2)	Re(2,3)	lm(2,3)	Re(2,4)	lm(2,4)	Re(2,5)	lm(2,5)
Re(3,0)	lm(3,0)	Re(3,1)	lm(3,1)	Re(3,2)	lm(3,2)	Re(3,3)	lm(3,3)	Re(3,4)	lm(3,4)	Re(3,5)	lm(3,5)
Re(4,0)	lm(4,0)	Re(4,1)	lm(4,1)	Re(4,2)	lm(4,2)	Re(4,3)	lm(4,3)	Re(4,4)	lm(4,4)	Re(4,5)	lm(4,5)
Re(5,0)	lm(5,0)	Re(5,1)	lm(5,1)	Re(5,2)	lm(5,2)	Re(5,3)	lm(5,3)	Re(5,4)	lm(5,4)	Re(5,5)	lm(5,5)
Re(6,0)	lm(6,0)	Re(6,1)	lm(6,1)	Re(6,2)	lm(6,2)	Re(6,3)	lm(6,3)	Re(6,4)	lm(6,4)	Re(6,5)	lm(6,5)

Figure 9-1: Example matLeft matrix

After processing by the preprocess_1 function, matLeft_mod contains the processed matrix. With SVL=128b, blocks of 4 x 6 columns are transposed and contiguously stored to the memory. Figure 9-2: matLeft_mod memory layout on page 105 shows the memory layout of matLeft_mod, with each row occupying 4 bytes:

Figure 9-2: matLeft_mod memory layout

First block of SVLs						
Re(0,0)	Im(0,0)					
Re(1,0)	lm(1,0)					
Re(2,0)	Im(2,0)					
Re(3,0)	lm(3,0)					
Re(0,1)	lm(0,1)					
Re(1,1)	lm(1,1)					
Re(2,1)	lm(2,1)					
Re(3,1)	lm(3,1)					
Re(0,5)	lm(0,5)					
Re(1,5)	Im(1,5)					
Re(2,5)	Im(2,5)					
Re(3,5)	lm(3,5)					
Re(4,0)	Im(4,0)					
Re(5,0)	Im(5,0)					
Re(6,0)	Im(6,0)					
0	0					
Re(4,5)	Im(4,5)					
Re(5,5)	Im(5,5)					
Re(6,5)	Im(6,5)					
0	0					
Second / Last block						
of SVLs						
	-					

9.4 preprocess_l function details

This section describes how the preprocess_1 function operates, looking at sections of the code in turn.

• Lines 54-57 (Loop_load):

In lines 54 and 55, the two-vector $1a_{1w}$ instruction loads contiguous elements from one row into two vector registers with strided numbering.

In lines 56 and 57, the two-vector mova instruction moves elements of two matrix rows from consecutively numbered Z vector registers to consecutive horizontal slices of one 32-bit ZA tile.

These instructions, together with the instructions at lines 68-71, perform 32-bit width transposition. 32-bit element granularity is used because each input occupies 32 bits: 16 bits for the real part, and 16 bits for the imaginary part.

This transposition is very similar to the same function in the matmul_fp32 example.

• Lines 68-71 (Loop_store)

The mova instructions extract four consecutive vertical slices from 32-bit element ZA tiles to four Z vector registers. The four-vector stlw instructions then store these vectors to consecutive memory locations.

9.5 cplx_matmul_opt code

The following code shows the cplx_matmul_opt function with numbered lines. Subsequent sections explain how the code operates.

1.	cplx matm	ul opt:
2.	// cplx	<pre>matmul opt(M, K, N, matLeft, matRight, matResult opt);</pre>
3.	// x0 :	
	// x1 :	
5.	// x2 :	N, ldb, ldc
6.	// x3 :	matLeft
	// x4 :	
		matResult opt
9.	// x6 :	SVLs*ldc
	// x7 :	
11.	// x8 :	a ptr
12.	// x9 :	Loop M counter
	// x10:	
14.	// x11:	matRight end address
15.	// x12:	c base
16.	// x13:	Loop N exit condition
17.	// x14:	Loop store counter
18.	// x15:	Loop K exit condition
19.	// x16:	c ptr
	// x17:	
	// x18:	
22.	// x19:	b base

23. 24. // Assumptions: 25. // nbr in matLeft (M): any // nbc in matLeft, nbr in matRight (K): any K > 2 // nbc in matRight (N): any 26. 27. 28. 29. 11 Left matrix is pre-arranged. 30. 11 31. // 32-bit accumulator mapping with 2x2 tiles processing 32. 33. str x19, [sp, #-16]! 34. 35. smstart 36. 37. // constants 38. cntb // SVLb x7 // K*ldb // SVLs*ldc Cplx-FP16 elems 39. mul x10, x1, x2 40. mul x6, x7, x2 41. // K*SVLb // SVLb - 4 42. x18, x1, x7 mul 43. x7, x7, #4 sub 44. p5.b 45. ptrue 46. pfalse p6.b 47. // set even elems true, odd elems false trn1 p6.h, p6.h, p5.h 48. // Loop_M counter
// M dimension predicate 49. mov x9, #0 whilelt p2.s, x9, x0 50. 51. ptrue pn8.b // Predicate as counter for SME2 VLx2 LD1H (a_ptr loads) 52. add x13, x4, x2, lsl #2 // Loop N exit condition 53. 54. .Loop M: // b_base = &matRight
// c_base = &matResult_opt 55. mov x19, x4 56. x12, x5 mov 57. 58. whilelt pn9.b, x19, x13, vlx2 // N dimension predicate-as-counter 59. 60. .Loop N: x8, x3 x17, x19 // a_ptr = &matLeft 61. mov 62. mov // b_ptr = b_base 63. // c_ptr = c_base x16, x12 mov 64. 65. { p0.b, p1.b }, pn9[0] // Tile0/2 predicates pext 66. 67. zero {za} {z9.s}, p5/z, [x8] x8, x8, #1 ldlw 68. // Load 1st vector from a_ptr // a ptr += SVLb 69. addvl 70. // z1 = {Im, Re, Im, Re, ...}
// z9 = {Re,-Im, Re,-Im, ...}
// matRight end address 71. revh z1.s, p5/m, z9.s z9.h, p6/m, z9.h x11, x17, x10, lsl #2 72. fneg 73. add 74. {z2.s-z3.s}, pn9/z, [x17] // Load 2 vectors from b_ptr
x15, x11, x2, lsl #2 // Loop_K exit condition 75. ld1w 76. sub 77. x17, x17, x2, lsl #2 // b ptr += ldb Cplx-FP16 elems add 78. 79. .Loop K: 80. za0.s, p5/m, p0/m, z9.h, z2.h // ZA0 += {ReRe-ImIm, ReRe-ImIm, ...} fmopa 1st part 81. za2.s, p5/m, p1/m, z9.h, z3.h // ZA2 += {ReRe-ImIm, ReRe-ImIm, ...} 82. fmopa 2nd part 83. ld1w {z8.s-z9.s}, pn8/z, [x8] // Load next 2 vectors from a_ptr 84. zal.s, p5/m, p0/m, z1.h, z2.h // ZA1 += {ImRe+ReIm, ImRe+ReIm, ...} 85. fmopa 1st part ldlw {z6.s-z7.s}, pn9/z, [x17] // Load next 2 vectors from b_ptr 86. 87. z5.s, p5/m, z8.s $// z5 = {Im, Re, Im, Re, ... }$ revh 88. za3.s, p5/m, p1/m, z1.h, z3.h // ZA3 += {ImRe+ReIm, ImRe+ReIm, ...} 89. fmopa

2nd part 90. z8.h, p6/m, z8.h $// z8 = \{ Re, -Im, Re, -Im, ... \}$ fneg 91. 92. za0.s, p5/m, p0/m, z8.h, z6.h // ZA0 += {ReRe-ImIm, ReRe-ImIm, ...} fmopa 1st part 93. // a ptr += 2*SVLb addvl x8, x8, #2 94. 95. za2.s, p5/m, p1/m, z8.h, z7.h // ZA2 += {ReRe-ImIm, ReRe-ImIm, ...} fmopa 2nd part 96. zal.s, p5/m, p0/m, z5.h, z6.h // ZA1 += {ImRe+ReIm, ImRe+ReIm, ...} 97. fmopa 1st part 98. // z1 = {Im, Re, Im, Re, ...} z1.s, p5/m, z9.s revh 99. 100. za3.s, p5/m, p1/m, z5.h, z7.h // ZA3 += {ImRe+ReIm, ImRe+ReIm, ...} fmopa 2nd part {z2.s-z3.s}, pn9/z, [x17, x2, lsl #2] // Load 2 vecs from b_ptr+ldb z9.h, p6/m, z9.h // z9 = {Re,-Im, Re,-Im, ...} x17, x17, x2, lsl #3 // b_ptr += 2*ldb cplx-FP16 elems 101. ldlw 102. fneg 103. add 104. 105. x17, x15 cmp b.lt 106. .Loop K 107. za0.s, p5/m, p0/m, z9.h, z2.h // ZA0 += {ReRe-ImIm, ReRe-ImIm, ...} 108. fmopa 1st part 109. 110. fmopa za2.s, p5/m, p1/m, z9.h, z3.h // ZA2 += {ReRe-ImIm, ReRe-ImIm, ...} 2nd part 111. zal.s, p5/m, p0/m, z1.h, z2.h // ZA1 += {ImRe+ReIm, ImRe+ReIm, ...} 112. fmopa 1st part 113. za3.s, p5/m, p1/m, z1.h, z3.h // ZA3 += {ImRe+ReIm, ImRe+ReIm, ...} 114. fmopa 2nd part 115. x17, x11 116. cmp 117. .Ktail end b.ge 118. 119. .Ktail_start: 120. // Load 1 vector from a_ptr ldlw {z0.s}, p5/z, [x8] {z2.s-z3.s}, pn9/z, [x17] // Load 2 vectors from \overline{b} ptr 121. ld1w 122. z1.s, p5/m, z0.s // z1 = {Im, Re, Im, Re, ...} revh // z0 = {Re, -Im, Re, -Im, ...} 123. z0.h, p6/m, z0.h fneq 124. 125. za0.s, p5/m, p0/m, z0.h, z2.h // ZA0 += {ReRe-ImIm, ReRe-ImIm, ...} fmopa 1st part 126. 127. za2.s, p5/m, p1/m, z0.h, z3.h // ZA2 += {ReRe-ImIm, ReRe-ImIm, ...} fmopa 2nd part 128. zal.s, p5/m, p0/m, z1.h, z2.h // ZA1 += {ImRe+ReIm, ImRe+ReIm, ...} 129. fmopa 1st part 130. za3.s, p5/m, p1/m, z1.h, z3.h // ZA3 += {ImRe+ReIm, ImRe+ReIm, ...} 131. fmopa 2nd part 132. 133. .Ktail_end: mov w14, #0 134. // Loop store counter 135. 136. // Prologue // Z0=ZA0H.S[0], Z1=ZA1H.S[0], Z2=ZA2H.S[0] and Z3=ZA3H.S[0] // -- Z0, Z2 = {ReRe-ImIm; ReRe-ImIm; ...} 137. 138. // -- Z1, Z3 = {ReIm+ImRe; ReIm+ImRe; ...} 139. 140. {z0.b-z3.b}, za0h.b[w14, 0:3] mova 141. 142. .Loop_store: fcvtn z8.h, {z0.s-z1.s} fcvtn z9.h, {z2.s-z3.s} psel pn10, pn9, p2.b[w14, 0] 143. // Convert and interleave // Convert and interleave 144. 145. 146. st1w { z8.s-z9.s }, pn10, [x16] // Store 2 vectors to c ptr 147. add x16, x16, x2, lsl #2 // c_ptr += ldc Cplx-FP16 elems

```
add
               w14, w14, #4
                                               // Loop store counter increment
148.
149.
       // Z0=ZAOH.S[n], Z1=ZA1H.S[n], Z2=ZA2H.S[n] and Z3=ZA3H.S[n]
150.
151.
       // -- Z0, Z2 = {ReRe-ImIm; ReRe-ImIm; ...}
152.
       // -- Z1, Z3 = {ImRe+ReIm; ImRe+ReIm; ...}
153.
       mova {z0.b-z3.b}, za0h.b[w14, 0:3]
154.
       cmp
               w14, w7
155.
       b.mi
               .Loop store
156.
157. // Epilogue
158.
              z8.h, {z0.s, z1.s}
       fcvtn
                                               // Convert and interleave
159.
               z9.h, {z2.s, z3.s}
                                               // Convert and interleave
       fcvtn
160.
161.
               pn10, pn9, p2.b[w14, 0]
      psel
162.
       st1w
               { z8.s-z9.s }, pn10, [x16]
                                               // Store 2 vectors to c ptr
163.
             x12, x12, #2
x19, x19, #2
164.
       addvl
                                               // c_base += 2*SVLb
165.
                                               // b base += 2*SVLb
       addvl
                                               // N<sup>-</sup>dimension predicate-as-counter
166.
       whilelt pn9.b, x19, x13, v1x2
167.
      b.first .Loop N
168.
169.
       add
               x3, x3, x18
                                    // &matLeft += K*SVLs Cplx-FP16 elems
               x5, x5, x6
                                   // &matResult_opt += SVLs*ldc Cplx-FP16 elems
170.
      add
               x9
                                    // Loop M counter increment
171.
       incw
172.
                                    // M dimension predicate
       whilelt p2.s, x9, x0
173.
       b.first .Loop M
174.
175.
       smstop
176.
177.
       ldr
             x19, [sp], #16
178.
179.
       ret.
```

9.6 cplx_matmul_opt function overview

The matrix multiplication function uses widening half-precision to single-precision fmopa instructions, accumulating to single-precision results in 32-bit ZA tiles, to perform the complex-valued matrix-by-matrix multiplications. Two different 32-bit ZA tiles are used to compute the Real and Imaginary parts of the result:

- 1. ZAO and ZA2 accumulate the real part of the result, calculated as ReA*ReB IMA*IMB.
- 2. ZA1 and ZA3 accumulate the imaginary part of the result, calculated as ReA*ImB + ImA*ReB.

Half-precision widening fmopa instructions accumulate two-way dot products to each singleprecision result, computed as above with one fmopa for each part of the result. To accomplish this, the inputs need to be carefully manipulated by preprocessing. This results in a higher computation intensity than was seen in the matmul_fp32 example.

Preprocessing data before the outer product is done using the revh and fneg instructions:

- revh: Reverse every two consecutive 16-bits elements. The resulting vector has the form {Im, Re, Im, Re, ...}.
- fneg: Predicated half-precision floating-point negate instruction. Predicates are generated at the start of the function, with only even elements activated. The resulting vector has the form: {Re, -Im, Re, -Im, ...}.

The code uses 1×2 tiling, consuming a maximum of $1 \times SVLs$ from the N dimension and $2 \times SVLs$ from the M dimension in $1 \times P_k$. Two ZA tiles are used for each vector consumed from each dimension.

9.7 cplx_matmul_opt function details

This section describes how the <code>cplx_matmul_opt</code> function operates, looking at sections of the code in turn.

• Lines 80, 82, 92, and 95 (Real part computation: ReA*ReB - IMA*IMB)

For the first part of the computation, ZAO.s produces the sum of two outer-products of the two vectors:

• A negated vector loaded from the transposed matleft_mod matrix in Z8 or Z9.

The fneg instructions at lines 72 and 102 negate only the odd 16-bit lanes of the source vector (the Imaginary parts of the matleft_mod matrix) keeping the even 16-bit lanes unchanged (the Real parts of the matleft_mod matrix). This is enabled by careful prediction using p6 set at line 47.

• The first vector loaded from the matRight matrix in Z2 or Z6.

For example, the first row of ZAO.s contains the following value as a result of the first outerproduct instruction:

```
Z9.h = {ReA(0,0); -ImA(0,0) ; ReA(1,0) ; -ImA(1,0) ; ...} // 16-bits Z view
Z2.h = {ReB(0,0) ; ImB(0,0) ; ReB(1,0) ; ImB(1,0) ; ...} // 16-bits Z view
ZA0.s[0] = {ReA(0,0)* ReB(0,0) - ImA(0,0)*ImB(0,0); ...} // 32-bits view
```

Similarly, the second part of the computation in ZA2 uses the negated data from the matLeft_mod transposed matrix with the second loaded vector from the matRight matrix in Z3 or Z7.

Therefore, tiles ZAO.s and ZA2.s accumulate the Real part of the complex-valued results.

• Lines 85, 89, 97, and 100 (Imaginary part computation: REA*IMB + IMA*REB)

For the first part of the computation, ZA1.s produces the sum of two outer-products of the two vectors:

• 16-bit reversed vector loaded from the transposed matLeft_mod matrix in Z1 or Z5.

The rev instructions at lines 71 and 98 reverse the content of the 16-bit lanes within each of 32-bit lanes.

• The first vector loaded from the matRight matrix in Z2 or Z6.

For example, the first row of ZA1.s contains the following value as a result of the first outerproduct instruction:

Z1.h = {ImA(0,0); ReA(0,0) ; ImA(1,0) ; ReA(1,0) ; ...} // 16-bits Z view Z2.h = {ReB(0,0) ; ImB(0,0) ; ReB(1,0) ; ImB(1,0) ; ...} // 16-bits Z view ZA1.s[0] = {ImA(0,0)* ReB(0,0) + ReA(0,0)*ImB(0,0); ...} // 32-bits view

Similarly, the second part of the computation in ZA3 uses the 16-bit reversed data from the matLeft_mod transposed matrix with the second loaded vector from the matRight matrix in Z3 or Z7.

Therefore, tiles ZA1.s and ZA3.s accumulate the Imaginary part of the complex-valued results.

• Line 142 (Loop_store):

The Real and Imaginary parts of each result are available in two different 32-bit ZA tiles:

- First N dimension SVLs into ZAO (real part) and ZA1 (imaginary part).
- Second N dimension SVLs elements into ZA2 (real part) and ZA3 (imaginary part).

Loop_store does the following:

1. Extract the pair of real and imaginary parts from two consecutive 32b ZA tiles.

The 8-bit mova instructions in lines 140 and 153 move four vectors from the four ZA tiles.

2. Down-convert to half-precision floating point and interleave.

The fortn instructions in lines 143 and 144 convert and interleave each of the two consecutive vectors:

Z8 and Z9 = {re, Im, re, Im, \dots } // 16-bits Z containers

Each forth instruction takes a group of two Z vector registers of single-precision elements as input, converts these input elements to half-precision elements, and interleaves elements from both source vectors into the destination vector. This groups the Real and Imaginary parts of each result pair in the 32-bit Z vector registers.

3. Store the resulting two vectors to the memory.

The st1w instruction at line 146 stores the two consecutive vector results to the result matrix, processing 2 x SVLs result values on the N dimension.

10. Related information

The following resources are related to material in this guide:

- Arm Architecture Reference Manual for A-profile architecture, which contains a specification of the SME Architecture.
- Procedure Call Standard for the Arm[®] 64-bit Architecture (AArch64)
- Arm C Language Extension
- Fast Model Reference Guide