



Arm[®] Cortex[®]-A55 Core Advanced SIMD and Floating-point Support

Revision: r2p0

Technical Reference Manual

Non-Confidential

Issue 02

Copyright © 2016–2018, 2022–2023 Arm Limited (or its affiliates).

All rights reserved.



Arm® Cortex®-A55 Core Advanced SIMD and Floating-point Support

Technical Reference Manual

Copyright © 2016–2018, 2022–2023 Arm Limited (or its affiliates). All rights reserved.

Release Information

Document history

Issue	Date	Confidentiality	Change
0000-00	30 September 2016	Confidential	First release for r0p0
0001-00	16 December 2016	Confidential	First release for r0p1
0100-00	23 June 2017	Non-Confidential	First release for r1p0
0100-01	15 December 2017	Non-Confidential	Second release for r1p0
0200-00	30 November 2018	Non-Confidential	First release for r2p0
0200-01	31 August 2022	Non-Confidential	Second release for r2p0
0200-02	14 June 2023	Non-Confidential	Third release for r2p0

Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to Arm’s customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm’s trademark usage guidelines at <https://www.arm.com/company/policies/trademarks>.

Copyright © 2016–2018, 2022–2023 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349|version 21.0)

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

Product Status

The information in this document is Final, that is for a developed product.

Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on <https://support.developer.arm.com>.

To provide feedback on the document, fill the following survey: <https://developer.arm.com/documentation-feedback-survey>.

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

We believe that this document contains no offensive language. To report offensive language in this document, email terms@arm.com.

Contents

1. Introduction.....	6
1.1 Product revision status.....	6
1.2 Intended audience.....	6
1.3 Conventions.....	6
1.4 Useful resources.....	8
2. Functional description.....	10
2.1 About the Advanced SIMD and floating-point support.....	10
3. AArch64 Register Descriptions.....	11
3.1 Accessing the AArch64 feature identification registers.....	11
3.2 AArch64 register summary.....	11
3.3 FPCR, Floating-point Control Register.....	12
3.4 FPSR, Floating-point Status Register.....	14
3.5 MVFR0_EL1, Media, and VFP Feature Register 0, EL1.....	16
3.6 MVFR1_EL1, Media, and VFP Feature Register 1, EL1.....	18
3.7 MVFR2_EL1, Media, and VFP Feature Register 2, EL1.....	21
3.8 FPEXC32_EL2, Floating-point Exception Control Register, EL2.....	22
4. AArch32 Register Descriptions.....	25
4.1 Accessing the AArch32 feature identification registers.....	25
4.2 AArch32 register summary.....	25
4.3 FPSID, Floating-Point System ID Register.....	26
4.4 FPSCR, Floating-Point Status and Control Register.....	27
4.5 MVFR0, Media and VFP Feature Register 0.....	31
4.6 MVFR1, Media and VFP Feature Register 1.....	33
4.7 MVFR2, Media and VFP Feature Register 2.....	36
4.8 FPEXC, Floating-Point Exception Control register.....	37
A. Revisions.....	40
A.1 Revisions.....	40

1. Introduction

1.1 Product revision status

The r_xp_y identifier indicates the revision status of the product described in this manual, for example, $r1p2$, where:

r_x	Identifies the major revision of the product, for example, $r1$.
p_y	Identifies the minor revision or modification status of the product, for example, $p2$.

1.2 Intended audience

This manual is for system designers, system integrators, and programmers who are designing or programming a *System-on-Chip* (SoC) that uses the Cortex®-A55 core with the optional Advanced SIMD and floating-point support.

1.3 Conventions

The following subsections describe conventions used in Arm documents.

Glossary

The Arm® Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information: developer.arm.com/glossary.

Convention	Use
<i>italic</i>	Citations.
bold	Terms in descriptive lists, where appropriate.
monospace	Text that you can enter at the keyboard, such as commands, file and program names, and source code.
monospace <u>underline</u>	A permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.

Convention	Use
<and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example: <pre>MRC p15, 0, <Rd>, <CRn>, <CRm>, <Opcode_2></pre>
SMALL CAPITALS	Terms that have specific technical meanings as defined in the <i>Arm® Glossary</i> . For example, IMPLEMENTATION DEFINED , IMPLEMENTATION SPECIFIC , UNKNOWN , and UNPREDICTABLE .



Recommendations. Not following these recommendations might lead to system failure or damage.



Requirements for the system. Not following these requirements might result in system failure or damage.



Requirements for the system. Not following these requirements will result in system failure or damage.



An important piece of information that needs your attention.



A useful tip that might make it easier, better or faster to perform a task.




A reminder of something important that relates to the information you are reading.

Timing diagrams

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.

Figure 1-1: Key to timing diagram conventions



Signals

The signal conventions are:

Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

Lowercase n

At the start or end of a signal name, n denotes an active-LOW signal.

1.4 Useful resources

This document contains information that is specific to this product. See the following resources for other useful information.

Access to Arm documents depends on their confidentiality:

- Non-Confidential documents are available at developer.arm.com/documentation. Each document link in the following tables goes to the online version of the document.
- Confidential documents are available to licensees only through the product package.

Arm product resources	Document ID	Confidentiality
Arm® Cortex®-A55 Core Configuration and Sign-off Guide	100443	Confidential
Arm® Cortex®-A55 Core Cryptographic Extension Technical Reference Manual	100444	Non-Confidential
Arm® Cortex®-A55 Core Integration Manual	100445	Confidential
Arm® Cortex®-A55 Core Technical Reference Manual	100442	Non-Confidential

Arm architecture and specifications	Document ID	Confidentiality
Arm® Architecture Reference Manual for A-profile architecture	DDI 0487	Non-Confidential

Non-Arm resources	Document ID	Organization
ANSI/IEEE Std 754-2008, IEEE Standard for Binary Floating-Point Arithmetic	IEEE 754-2008	IEEE www.ieee.org



Note

Arm tests its PDFs only in Adobe Acrobat and Acrobat Reader. Arm cannot guarantee the quality of its documents when used with any other PDF reader.

Adobe PDF reader products can be downloaded at <http://www.adobe.com>.

2. Functional description

This chapter introduces the optional Advanced SIMD and floating-point support.

2.1 About the Advanced SIMD and floating-point support

The Cortex®-A55 core supports the Advanced SIMD and scalar floating-point instructions in the A64 instruction set and the Advanced SIMD and floating-point instructions in the A32 and T32 instruction sets.

The Cortex®-A55 floating-point implementation:

- Does not generate floating-point exceptions.
- Implements all scalar operations in hardware with support for all combinations of:
 - Rounding modes.
 - Flush-to-zero.
 - Default *Not a Number* (NaN) modes.

The Arm®v8-A architecture does not define a separate version number for its Advanced SIMD and floating-point support in the AArch64 Execution state because the instructions are always implicitly present.

3. AArch64 Register Descriptions

This chapter describes the AArch64 registers for the Cortex®-A55 core Advanced SIMD and floating-point support.

3.1 Accessing the AArch64 feature identification registers

Software can identify the Advanced SIMD and floating-point features using the feature identification registers in the AArch64 execution state.

You can access the feature identification registers in the AArch64 execution state using the `MRS` instruction, for example:

```
MRS <Xt>, ID_AA64PFR0_EL1 ; Read ID_AA64PFR0_EL1 into Xt
MRS <Xt>, MVFR0_EL1       ; Read MVFR0_EL1 into Xt
MRS <Xt>, MVFR1_EL1       ; Read MVFR1_EL1 into Xt
MRS <Xt>, MVFR2_EL1       ; Read MVFR2_EL1 into Xt
```

Table 3-1: AArch64 Advanced SIMD and scalar floating-point feature identification registers

AArch64 name	Description
ID_AA64PFR0_EL1	Gives additional information about implemented core features in AArch64. See the <i>Arm® Cortex®-A55 Core Technical Reference Manual</i> .
MVFR0_EL1	See 3.5 MVFR0_EL1, Media, and VFP Feature Register 0, EL1 on page 16.
MVFR1_EL1	See 3.6 MVFR1_EL1, Media, and VFP Feature Register 1, EL1 on page 18.
MVFR2_EL1	See 3.7 MVFR2_EL1, Media, and VFP Feature Register 2, EL1 on page 20.

3.2 AArch64 register summary

The core has several Advanced SIMD and floating-point System registers in the AArch64 Execution state. Each register has a specific purpose, specific usage constraints, configurations, and attributes.

The following table gives a summary of the Cortex®-A55 core Advanced SIMD and floating-point System registers in the AArch64 Execution state.

Table 3-2: AArch64 Advanced SIMD and floating-point System registers

Name	Type	Reset	Description
FPCR	RW	0x00000000	See 3.3 FPCR, Floating-point Control Register on page 12.
FPSR	RW	0x00000000	See 3.4 FPSR, Floating-point Status Register on page 14.
MVFR0_EL1	RO	0x10110222	See 3.5 MVFR0_EL1, Media, and VFP Feature Register 0, EL1 on page 16.
MVFR1_EL1	RO	0x13211111	See 3.6 MVFR1_EL1, Media, and VFP Feature Register 1, EL1 on page 18.

Name	Type	Reset	Description
MVFR2_EL1	RO	0x00000043	See 3.7 MVFR2_EL1, Media, and VFP Feature Register 2, EL1 on page 20.
FPEXC32_EL2	RW	0x00000700	See 3.8 FPEXC32_EL2, Floating-point Exception Control Register, EL2 on page 22.


3.3 FPCR, Floating-point Control Register

The FPCR controls floating-point behavior.

Bit field descriptions

FPCR is a 64-bit register.

Figure 3-1: FPCR bit assignments



RES0, [63:27]

RES0

Reserved.

AHP, [26]

Alternative half-precision control bit. The possible values are:

0

IEEE half-precision format selected. This is the reset value.

1

Alternative half-precision format selected.

DN, [25]

Default NaN mode control bit. The possible values are:

0

NaN operands propagate through to the output of a floating-point operation. This is the reset value.

1

Any operation involving one or more NaNs returns the Default NaN.

FZ, [24]

Flush-to-zero mode control bit. The possible values are:

0

Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the IEEE 754 standard. This is the reset value.

1

Flush-to-zero mode enabled.

RMode, [23:22]

Rounding Mode control field. The encoding of this field is:

0b00	<i>Round to Nearest (RN) mode. This is the reset value.</i>
0b01	<i>Round towards Plus Infinity (RP) mode.</i>
0b10	<i>Round towards Minus Infinity (RM) mode.</i>
0b11	<i>Round towards Zero (RZ) mode.</i>

RES0, [21:20]

RES0

Reserved.

FZ16, [19]

Flush-to-zero mode control bit on half-precision data-processing instructions. The possible values are:

0

Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the IEEE 754 standard. This is the default value.

1

Flush-to-zero mode enabled.

RES0, [18:0]

RES0

Reserved.

Configurations

The named fields in this register map to the equivalent fields in the AArch32 FPSCR. See [4.4 FPSCR, Floating-Point Status and Control Register](#) on page 27.

Usage constraints

Accessing the FPCR

To access the FPCR:

```
Flush-to-zero mode disabled. Behavior of the floating-point
MRS <Xt>, FPCR ; Read FPCR into Xt
MSR FPCR, <Xt> ; Write Xt to FPCR
```

Register access is encoded as follows:

Table 3-3: FPCR access encoding

op0	op1	CRn	CRm	op2
11	011	0100	0100	000

Accessibility

This register is accessible as follows:

EL0	EL1 (NS)	EL1 (S)	EL2	EL3 (SCR.NS = 1)	EL3 (SCR.NS = 0)
RW	RW	RW	RW	RW	RW


3.4 FPSR, Floating-point Status Register

The FPSR provides floating-point system status information.

Bit field descriptions

FPSR is a 64-bit register.

Figure 3-2: FPSR bit assignments



RES0, [63:32]

RES0

Reserved.

N, [31]

Negative condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.N flag instead.

Z, [30]

Zero condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.Z flag instead.

C, [29]

Carry condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.C flag instead.

V, [28]

Overflow condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.V flag instead.

QC, [27]

Cumulative saturation bit. This bit is set to 1 to indicate that an Advanced SIMD integer operation has saturated since a 0 was last written to this bit.

RES0, [26:8]

Reserved, **RES0**.

IDC, [7]

Input Denormal cumulative exception bit. This bit is set to 1 to indicate that the Input Denormal exception has occurred since 0 was last written to this bit.

RES0, [6:5]

Reserved, **RES0**.

IXC, [4]

Inexact cumulative exception bit. This bit is set to 1 to indicate that the Inexact exception has occurred since 0 was last written to this bit.

UFC, [3]

Underflow cumulative exception bit. This bit is set to 1 to indicate that the Underflow exception has occurred since 0 was last written to this bit.

OFC, [2]

Overflow cumulative exception bit. This bit is set to 1 to indicate that the Overflow exception has occurred since 0 was last written to this bit.

DZC, [1]

Division by Zero cumulative exception bit. This bit is set to 1 to indicate that the Division by Zero exception has occurred since 0 was last written to this bit.

IOC, [0]

Invalid Operation cumulative exception bit. This bit is set to 1 to indicate that the Invalid Operation exception has occurred since 0 was last written to this bit.

Configurations

The named fields in this register map to the equivalent fields in the AArch32 FPSCR. See [4.4 FPSCR, Floating-Point Status and Control Register](#) on page 27.

Usage constraints

Accessing the FPSR

To access the FPSR:

```
MRS <Xt>, FPSR; Read FPSR into Xt
MSR FPSR, <Xt>; Write Xt to FPSR
```

Register access is encoded as follows:

Table 3-5: FPSR access encoding

op0	op1	CRn	CRm	op2
11	011	0100	0100	001

Accessibility

This register is accessible as follows:

EL0	EL1 (NS)	EL1 (S)	EL2	EL3 (SCR.NS = 1)	EL3 (SCR.NS = 0)
RW	RW	RW	RW	RW	RW


3.5 MVFR0_EL1, Media, and VFP Feature Register 0, EL1

The MVFR0_EL1 describes the features that are provided by the AArch64 Advanced SIMD and floating-point implementation.

Bit field descriptions

MVFR0_EL1 is a 64-bit register.

Figure 3-3: MVFR0_EL1 bit assignments



RES0

RES0, [63:32]

RES0

Reserved.

FPRound, [31:28]

Indicates the rounding modes supported by the floating-point hardware:

0x1

All rounding modes supported.

FPSHVec, [27:24]

Indicates the hardware support for floating-point short vectors:

0x0

Not supported.

FPSqrt, [23:20]

Indicates the hardware support for floating-point square root operations:

0x1

Supported.

FPDivide, [19:16]

Indicates the hardware support for floating-point divide operations:

0x1

Supported.

FPTrap, [15:12]

Indicates whether the floating-point hardware implementation supports exception trapping:

0x0

Not supported.

FPDP, [11:8]

Indicates the hardware support for floating-point double-precision operations:

0x2

Supported, VFPv3 or greater.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information.

FPSP, [7:4]

Indicates the hardware support for floating-point single-precision operations:

0x2

Supported, VFPv3 or greater.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information.

SIMDReg, [3:0]

Indicates support for the Advanced SIMD register bank:

0x2 Supported, 32 x 64-bit registers supported.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information.

Configurations

MVFR0_EL1 is architecturally mapped to AArch32 register MVFR0. See [4.5 MVFR0, Media and VFP Feature Register 0](#) on page 31.

Usage constraints

Accessing the MVFR0_EL1

To access the MVFR0_EL1:

```
MRS <Xt>, MVFR0_EL1 ; Read MVFR0_EL1 into Xt
```

Register access is encoded as follows:

Table 3-7: MVFR0_EL1 access encoding

op0	op1	CRn	CRm	op2
11	000	0000	0011	000

Accessibility

This register is accessible as follows:

ELO	EL1(NS)	EL1(S)	EL2	EL3 (SCR.NS = 1)	EL3(SCR.NS = 0)
-	RO	RO	RO	RO	RO


3.6 MVFR1_EL1, Media, and VFP Feature Register 1, EL1

The MVFR1_EL1 describes the features that are provided by the AArch64 Advanced SIMD and floating-point implementation.

Bit field descriptions

MVFR1_EL1 is a 64-bit register.

Figure 3-4: MVFR1_EL1 bit assignments



RES0, [63:32]

RES0

Reserved.

SIMDFMAC, [31:28]

Indicates whether the Advanced SIMD and floating-point unit supports fused multiply accumulate operations:

1

Implemented.

FPHP, [27:24]

Indicates whether the Advanced SIMD and floating-point unit supports half-precision floating-point conversion instructions:

3

Floating-point half-precision conversion and data processing instructions implemented.

SIMDHP, [23:20]

Indicates whether the Advanced SIMD and floating-point unit supports half-precision floating-point conversion operations:

2

Advanced SIMD half-precision conversion and data processing instructions implemented.

SIMDSP, [19:16]

Indicates whether the Advanced SIMD and floating-point unit supports single-precision floating-point operations:

1

Implemented.

SIMDInt, [15:12]

Indicates whether the Advanced SIMD and floating-point unit supports integer operations:

1

Implemented.

SIMDLS, [11:8]

Indicates whether the Advanced SIMD and floating-point unit supports load/store instructions:

- 1**
Implemented.

FPDNaN, [7:4]

Indicates whether the floating-point hardware implementation supports only the Default NaN mode:

- 1**
Hardware supports propagation of NaN values.

FPFtZ, [3:0]

Indicates whether the floating-point hardware implementation supports only the Flush-to-zero mode of operation:

- 1**
Hardware supports full denormalized number arithmetic.

Configurations

MVFR1_EL1 is architecturally mapped to AArch32 register MVFR1. See [4.6 MVFR1, Media and VFP Feature Register 1](#) on page 33.

Usage constraints

Accessing the MVFR1_EL1

To access the MVFR1_EL1:

```
MRS <Xt>, MVFR1_EL1 ; Read MVFR1_EL1 into Xt
```

Register access is encoded as follows:

Table 3-9: MVFR1_EL1 access encoding

op0	op1	CRn	CRm	op2
11	000	0000	0011	001

Accessibility

This register is accessible as follows:

EL0	EL1(NS)	EL1(S)	EL2	EL3 (SCR.NS = 1)	EL3(SCR.NS = 0)
-	RO	RO	RO	RO	RO


3.7 MVFR2_EL1, Media, and VFP Feature Register 2, EL1

The MVFR2_EL1 describes the features that are provided by the AArch64 Advanced SIMD and floating-point implementation.

Bit field descriptions

MVFR2_EL1 is a 64-bit register.

Figure 3-5: MVFR2_EL1 bit assignments



RES0, [63:8]

RES0

Reserved.

FPMisc, [7:4]

Indicates support for miscellaneous floating-point features.

0x4

Supports:

- Floating-point selection.
- Floating-point Conversion to Integer with Directed rounding modes.
- Floating-point Round to Integral Floating-point.
- Floating-point MaxNum and MinNum.

SIMDMisc, [3:0]

Indicates support for miscellaneous Advanced SIMD features.

0x3

Supports:

- Floating-point Conversion to Integer with Directed rounding modes.
- Floating-point Round to Integral Floating-point.
- Floating-point MaxNum and MinNum.

Configurations

MVFR2_EL1 is architecturally mapped to AArch32 register MVFR2. See [4.7 MVFR2, Media and VFP Feature Register 2](#) on page 35.

Usage constraints

Accessing the MVFR2_EL1

To access the MVFR2_EL1:

```
MRS <Xt>, MVFR2_EL1 ; Read MVFR2_EL1 into Xt
```

Register access is encoded as follows:

Table 3-11: MVFR2_EL1 access encoding

op0	op1	CRn	CRm	op2
11	000	0000	0011	010

Accessibility

This register is accessible as follows:

EL0	EL1(NS)	EL1(S)	EL2	EL3 (SCR.NS = 1)	EL3(SCR.NS = 0)
-	RO	RO	RO	RO	RO


3.8 FPEXC32_EL2, Floating-point Exception Control Register, EL2

The FPEXC32_EL2 provides access to the AArch32 register FPEXC from AArch64 state only. Its value has no effect on execution in AArch64 state.

Bit field descriptions

FPEXC32_EL2 is a 64-bit register.

Figure 3-6: FPEXC32_EL2 bit assignments



RES0, [63:32]

RES0

Reserved.

EX, [31]

Exception bit.

RES0

The Cortex®-A55 core implementation does not generate asynchronous floating-point exceptions.

EN, [30]

Enable bit. A global enable for the Advanced SIMD and floating-point support:

0

The Advanced SIMD and floating-point support is disabled. This is the reset value.

1

The Advanced SIMD and floating-point support is enabled and operates normally.

This bit applies only to AArch32 execution, and only when EL1 is not AArch64.

RES0, [29:11]

RES0

Reserved.

RES1, [10:8]

RES1

Reserved.

RES0, [7:0]

RES0

Reserved.

Configurations

FPEXC32_EL2 is architecturally mapped to AArch32 register FPEXC. See [4.8 FPEXC, Floating-Point Exception Control register](#) on page 37.

Usage constraints

Accessing the FPEXC32_EL2

To access the FPEXC32_EL2:

```
MRS <Xt>, FPEXC32_EL2 ; Read FPEXC32_EL2 into Xt
MSR FPEXC32_EL2, <Xt> ; Write Xt to FPEXC32_EL2
```

Register access is encoded as follows:

Table 3-13: FPEXC32_EL2 access encoding

op0	op1	CRn	CRm	op2
11	100	0101	0011	000

Accessibility

This register is accessible as follows:

EL0	EL1 (NS)	EL1 (S)	EL2	EL3 (SCR.NS = 1)	EL3 (SCR.NS = 0)
-	-	-	RW	RW	RW

4. AArch32 Register Descriptions

This chapter describes the AArch32 registers for the Cortex®-A55 core Advanced SIMD and floating-point support.

4.1 Accessing the AArch32 feature identification registers

Software can identify the Advanced SIMD and floating-point features using the feature identification registers in the AArch32 execution state.

You can access the feature identification registers in the AArch32 execution state using the `VMRS` instruction, for example:

```
VMRS <Rt>, FPSID ; Read FPSID into Rt
VMRS <Rt>, MVFR0 ; Read MVFR0 into Rt
VMRS <Rt>, MVFR1 ; Read MVFR1 into Rt
VMRS <Rt>, MVFR2 ; Read MVFR2 into Rt
```

Table 4-1: AArch32 Advanced SIMD and scalar floating-point feature identification registers

AArch32 name	Description
FPSID	See 4.3 FPSID, Floating-Point System ID Register on page 26.
MVFR0	See 4.5 MVFR0, Media and VFP Feature Register 0 on page 31.
MVFR1	See 4.6 MVFR1, Media and VFP Feature Register 1 on page 33.
MVFR2	See 4.7 MVFR2, Media and VFP Feature Register 2 on page 35.

4.2 AArch32 register summary

The core has several Advanced SIMD and floating-point system registers in the AArch32 Execution state. Each register has a specific purpose, usage constraints, configurations, and attributes.

The following table gives a summary of the Cortex®-A55 core Advanced SIMD and floating-point system registers in the AArch32 Execution state.

Table 4-2: AArch32 Advanced SIMD and floating-point System registers

Name	Type	Reset	Description
FPSID	RO	0x41034052	See 4.3 FPSID, Floating-Point System ID Register on page 26.
FPSCR	RW	0x00000000	See 4.4 FPSCR, Floating-Point Status and Control Register on page 27.
MVFR0	RO	0x10110222	See 4.5 MVFR0, Media and VFP Feature Register 0 on page 31.
MVFR1	RO	0x13211111	See 4.6 MVFR1, Media and VFP Feature Register 1 on page 33.
MVFR2	RO	0x00000043	See 4.7 MVFR2, Media and VFP Feature Register 2 on page 35.
FPEXC	RW	0x00000700	See 4.8 FPEXC, Floating-Point Exception Control register on page 37.



The *Floating-Point Instruction Registers*, FPINST and FPINST2 are not implemented, and any attempt to access them is **UNPREDICTABLE**.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for information on permitted accesses to the Advanced SIMD and floating-point System registers.


4.3 FPSID, Floating-Point System ID Register

The FPSID provides top-level information about the floating-point implementation.

Bit field descriptions

FPSID is a 32-bit register.

Figure 4-1: FPSID bit assignments



Implementer, [31:24]

Indicates the implementer:

0x41 Arm Limited

SW, [23]

Software bit. This bit indicates that a system provides only software emulation of the floating-point instructions:

0 The system includes hardware support for floating-point operations.

Subarchitecture, [22:16]

Subarchitecture version number:

0x03 VFPv3 architecture, or later, with no subarchitecture. The entire floating-point implementation is in hardware, and requires no software support code. The MVFR0, MVFR1, and MVFR2 registers indicate the VFP architecture version.

Part number, [15:8]

Indicates the part number for the floating-point implementation:

0x40 v8-A profile.

Variant, [7:4]

Indicates the variant number:

0x5 Cortex®-A55 core.

Revision, [3:0]

Indicates the revision number for the floating-point implementation:

3 r2p0.

Configurations

Access to this register depends on the values of CPACR.{cp10,cp11}, NSACR.{cp10,cp11}, and HCPTR.{TCP10,TCP11}. For details of which field values permit access at specific Exception levels, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

This register largely duplicates information that is held in the MIDR. Arm deprecates use of it.

Usage constraints

Accessing the FPSID

To access the FPSID:

```
VMRS <Rt>, FPSID ; Read FPSID into Rt
```

Register access is encoded as follows:

Table 4-3: FPSID access encoding

spec_reg
0000

Accessibility

This register is accessible as follows:

EL0 (NS)	EL0 (S)	EL1 (NS)	EL1 (S)	EL2	EL3 (SCR.NS = 1)	EL3 (SCR.NS = 0)
-	-	Config	RO	Config	Config	RO


4.4 FPSCR, Floating-Point Status and Control Register

The FPSCR provides floating-point system status information and control.

Bit field descriptions

FPSCR is a 32-bit register.

Figure 4-2: FPSCR bit assignments



N, [31]

Floating-point Negative condition code flag.

Set to 1 if a floating-point comparison operation produces a less than result.

Z, [30]

Floating-point Zero condition code flag.

Set to 1 if a floating-point comparison operation produces an equal result.

C, [29]

Floating-point Carry condition code flag.

Set to 1 if a floating-point comparison operation produces an equal, greater than, or unordered result.

V, [28]

Floating-point Overflow condition code flag.

Set to 1 if a floating-point comparison operation produces an unordered result.

QC, [27]

Cumulative saturation bit.

This bit is set to 1 to indicate that an Advanced SIMD integer operation has saturated after 0 was last written to this bit.

AHP, [26]

Alternative Half-Precision control bit:

0

IEEE half-precision format selected. This is the reset value.

1

Alternative half-precision format selected.

DN, [25]

Default NaN mode control bit:

0

NaN operands propagate through to the output of a floating-point operation. This is the reset value.

1

Any operation involving one or more NaNs returns the Default NaN.

The value of this bit only controls floating-point arithmetic. AArch32 Advanced SIMD arithmetic always uses the Default NaN setting, regardless of the value of the DN bit.

FZ, [24]

Flush-to-zero mode control bit:

0

Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the IEEE 754 standard. This is the reset value.

1

Flush-to-zero mode enabled.

The value of this bit only controls floating-point arithmetic. AArch32 Advanced SIMD arithmetic always uses the Flush-to-zero setting, regardless of the value of the FZ bit.

RMode, [23:22]

Rounding Mode control field:

0b00

Round to Nearest (RN) mode. This is the reset value.

0b01

Round towards Plus Infinity (RP) mode.

0b10

Round towards Minus Infinity (RM) mode.

0b11

Round towards Zero (RZ) mode.

The specified rounding mode is used by almost all floating-point instructions. AArch32 Advanced SIMD arithmetic always uses the Round to Nearest setting, regardless of the value of the RMode bits.

Stride, [21:20]

RES0

Reserved.

FZ16, [19]

Flush-to-zero mode control bit on half-precision data-processing instructions:

0
Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the IEEE 754 standard.

1
Flush-to-zero mode enabled.

Len, [18:16]

RES0
Reserved.

RES0, [15:8]

RES0
Reserved.

IDC, [7]

Input Denormal cumulative exception bit. This bit is set to 1 to indicate that the Input Denormal exception has occurred since 0 was last written to this bit.

RES0, [6:5]

RES0
Reserved.

IXC, [4]

Inexact cumulative exception bit. This bit is set to 1 to indicate that the Inexact exception has occurred since 0 was last written to this bit.

UFC, [3]

Underflow cumulative exception bit. This bit is set to 1 to indicate that the Underflow exception has occurred since 0 was last written to this bit.

OFC, [2]

Overflow cumulative exception bit. This bit is set to 1 to indicate that the Overflow exception has occurred since 0 was last written to this bit.

DZC, [1]

Division by Zero cumulative exception bit. This bit is set to 1 to indicate that the Division by Zero exception has occurred since 0 was last written to this bit.

IOC, [0]

Invalid Operation cumulative exception bit. This bit is set to 1 to indicate that the Invalid Operation exception has occurred since 0 was last written to this bit.

Configurations

There is one copy of this register that is used in both Secure and Non-secure states.

The named fields in this register map to the equivalent fields in the AArch64 FPCR and FPSR. See [3.3 FPCR, Floating-point Control Register](#) on page 12 and [3.4 FPSR, Floating-point Status Register](#) on page 14

Usage constraints

Accessing the FPSCR

To access the FPSCR:

```
VMRS <Rt>, FPSCR ; Read FPSCR into Rt
VMSR FPSCR, <Rt> ; Write Rt to FPSCR
```

Register access is encoded as follows:

Table 4-5: FPSCR access encoding

spec_reg
0001



The Cortex®-A55 core implementation does not support the deprecated VFP short vector feature. Attempts to execute the associated VFP data-processing instructions result in an **UNDEFINED** Instruction exception.

Accessibility

This register is accessible as follows:

EL0 (NS)	EL0 (S)	EL1 (NS)	EL1 (S)	EL2	EL3 (SCR.NS = 1)	EL3 (SCR.NS = 0)
Config	RW	Config	RW	Config	Config	RW

Access to this register depends on the values of CPACR.{cp10,cp11}, NSACR.{cp10,cp11}, HCPTR.{TCP10,TCP11} and FPEXC.EN. For details of which values of these fields allow access at which Exception levels, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

4.5 MVFR0, Media and VFP Feature Register 0

The MVFR0 describes the features provided by the AArch32 Advanced SIMD and floating-point implementation.

Bit field descriptions

MVFR0 is a 32-bit register.

Figure 4-3: MVFR0 bit assignments

31	28	27	24	23	20	19	16	15	12	11	8	7	4	3	0																
FPRound				FPShVec				FPSqrt				FPDivide				FPTrap				FPDP				FPSP				SIMDReg			

FPRound, [31:28]

Indicates the rounding modes supported by the floating-point hardware:

0x1

All rounding modes supported.

FPShVec, [27:24]

Indicates the hardware support for floating-point short vectors:

0x0

Not supported.

FPSqrt, [23:20]

Indicates the hardware support for floating-point square root operations:

0x1

Supported.

FPDivide, [19:16]

Indicates the hardware support for floating-point divide operations:

0x1

Supported.

FPTrap, [15:12]

Indicates whether the floating-point hardware implementation supports exception trapping:

0x0

Not supported.

FPDP, [11:8]

Indicates the hardware support for floating-point double-precision operations:

0x2

Supported, VFPv3, or greater.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information.

FPSP, [7:4]

Indicates the hardware support for floating-point single-precision operations:

0x2

Supported, VFPv3, or greater.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information.

SIMDReg, [3:0]

Indicates support for the Advanced SIMD register bank:

0x2

Supported, 32 x 64-bit registers supported.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information.

Configurations

MVFR0 is architecturally mapped to AArch64 register MVFR0_EL1. See [3.5 MVFR0_EL1, Media, and VFP Feature Register 0, EL1](#) on page 16.

There is one copy of this register that is used in both Secure and Non-secure states.

Usage constraints

Accessing the MVFR0

To access the MVFR0:

```
VMRS <Rt>, MVFR0 ; Read MVFR0 into Rt
```

Register access is encoded as follows:

Table 4-7: MVFR0 access encoding

spec_reg
0111

Accessibility

This register is accessible as follows:

EL0 (NS)	EL0 (S)	EL1 (NS)	EL1 (S)	EL2	EL3 (SCR.NS = 1)	EL3 (SCR.NS = 0)
-	-	Config	RO	Config	Config	RO

Access to this register depends on the values of CPACR.{cp10,cp11}, NSACR.{cp10,cp11}, HCPTR.{TCP10,TCP11}, and FPEXC.EN. For details of which values of these fields allow access at which Exception levels, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

MVFR0 must be interpreted with MVFR1 and MVFR2. See [4.6 MVFR1, Media and VFP Feature Register 1](#) on page 33 and [4.7 MVFR2, Media and VFP Feature Register 2](#) on page 35.

4.6 MVFR1, Media and VFP Feature Register 1

The MVFR1 describes the features provided by the AArch32 Advanced SIMD and floating-point implementation.

Bit field descriptions

MVFR1 is a 32-bit register.

Figure 4-4: MVFR1 bit assignments

31	28	27	24	23	20	19	16	15	12	11	8	7	4	3	0		
SIMDFMAC				FPHP		SIMDHP		SIMDSP		SIMDInt		SIMDLS		FPDNaN		FPFtZ	

SIMDFMAC, [31:28]

Indicates whether the Advanced SIMD and floating-point unit supports fused multiply accumulate operations:

0x1

Implemented.

FPHP, [27:24]

Indicates whether the Advanced SIMD and floating-point unit supports half-precision floating-point conversion instructions:

0x3

Floating-point half precision conversion and data processing instructions implemented.

SIMDHP, [23:20]

Indicates whether the Advanced SIMD and floating-point unit supports half-precision floating-point conversion operations:

0x2

Advanced SIMD precision conversion and data processing instructions implemented.

SIMDSP, [19:16]

Indicates whether the Advanced SIMD and floating-point unit supports single-precision floating-point operations:

0x1

Implemented.

SIMDInt, [15:12]

Indicates whether the Advanced SIMD and floating-point unit supports integer operations:

0x1

Implemented.

SIMDLS, [11:8]

Indicates whether the Advanced SIMD and floating-point unit supports load/store instructions:

0x1

Implemented.

FPDNaN, [7:4]

Indicates whether the floating-point hardware implementation supports only the Default NaN mode:

0x1

Hardware supports propagation of NaN values.

FPFtZ, [3:0]

Indicates whether the floating-point hardware implementation supports only the Flush-to-zero mode of operation:

0x1

Hardware supports full denormalized number arithmetic.

Configurations

MVFR1 is architecturally mapped to AArch64 register MVFR1_EL1. See [3.6 MVFR1_EL1, Media, and VFP Feature Register 1, EL1](#) on page 18.

There is one copy of this register that is used in both Secure and Non-secure states.

Usage constraints

Accessing the MVFR1

To access the MVFR1:

```
VMRS <Rt>, MVFR1 ; Read MVFR1 into Rt
```

Register access is encoded as follows:

Table 4-9: MVFR1 access encoding

spec_reg
0110

Accessibility

This register is accessible as follows:

EL0 (NS)	EL0 (S)	EL1 (NS)	EL1 (S)	EL2	EL3 (SCR.NS = 1)	EL3 (SCR.NS = 0)
-	-	Config	RO	Config	Config	RO

Access to this register depends on the values of CPACR.{cp10,cp11}, NSACR.{cp10,cp11}, HCPTR.{TCP10,TCP11}, and FPEXC.EN. For details of which values of these fields allow access at which Exception levels, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

MVFR1 must be interpreted with MVFR0 and MVFR2. See [4.5 MVFR0, Media and VFP Feature Register 0](#) on page 31 and [4.7 MVFR2, Media and VFP Feature Register 2](#) on page 35.


4.7 MVFR2, Media and VFP Feature Register 2

The MVFR2 describes the features provided by the AArch32 Advanced SIMD and floating-point implementation.

Bit field descriptions

MVFR2 is a 32-bit register.

Figure 4-5: MVFR2 bit assignments



RES0

RES0, [31:8]

RES0

Reserved.

FPMisc, [7:4]

Indicates support for miscellaneous VFP features.

0x4

Supports:

- Floating-point selection.
- Floating-point Conversion to Integer with Directed Rounding modes.
- Floating-point Round to Integral Floating-point.
- Floating-point MaxNum and MinNum.

SIMDMisc, [3:0]

Indicates support for miscellaneous Advanced SIMD features.

0x3

Supports:

- Floating-point Conversion to Integer with Directed Rounding modes.
- Floating-point Round to Integral Floating-point.
- Floating-point MaxNum and MinNum.

Configurations

MVFR2 is architecturally mapped to AArch64 register MVFR2_EL1. See [3.7 MVFR2_EL1, Media, and VFP Feature Register 2, EL1](#) on page 20.

There is one copy of this register that is used in both Secure and Non-secure states.

Usage constraints

Accessing the MVFR2

To access the MVFR2:

```
VMRS <Rt>, MVFR2 ; Read MVFR2 into Rt
```

Register access is encoded as follows:

Table 4-11: MVFR2 access encoding

spec_reg
0101

Accessibility

This register is accessible as follows:

EL0 (NS)	EL0 (S)	EL1 (NS)	EL1 (S)	EL2	EL3 (SCR.NS = 1)	EL3 (SCR.NS = 0)
-	-	Config	RO	Config	Config	RO

Access to this register depends on the values of CPACR.{cp10,cp11}, NSACR.{cp10,cp11}, HCPTR.{TCP10,TCP11}, and FPEXC.EN. For details of which values of these fields allow access at which Exception levels, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

MVFR2 must be interpreted with MVFR0 and MVFR1. See [4.5 MVFR0, Media and VFP Feature Register 0](#) on page 31 and [4.6 MVFR1, Media and VFP Feature Register 1](#) on page 33.


4.8 FPEXC, Floating-Point Exception Control register

The FPEXC provides a global enable for the Advanced SIMD and floating-point support, and indicates how the state of this support is recorded.

Bit field descriptions

FPEXC is a 32-bit register.

Figure 4-6: FPEXC bit assignments



EX, [31]

Exception bit. The Cortex®-A55 core implementation does not generate asynchronous floating-point exceptions, therefore this bit is **RES0**.

EN, [30]

Global enable for the Advanced SIMD and floating-point support:

0	The Advanced SIMD and floating-point support is disabled. This is the reset value.
1	The Advanced SIMD and floating-point support is enabled and operates normally.

It applies only to AArch32 executions, and only when EL1 is not AArch64.

RES0, [29:11]

RES0

Reserved.

RES1, [10:8]

RES1

Reserved.

RES0, [7:0]

RES0

Reserved.

Configurations

FPEXC is architecturally mapped to AArch64 register FPEXC32_EL2. See [3.8 FPEXC32_EL2, Floating-point Exception Control Register, EL2](#) on page 22.

There is one copy of this register that is used in both Secure and Non-secure states.

Usage constraints

Accessing the FPEXC

To access the FPEXC register:

```
VMRS <Rt>, FPEXC ; Read FPEXC into Rt
```

Register access is encoded as follows:

Table 4-13: FPEXC access encoding

spec_reg
1000

Accessibility

This register is accessible as follows:

EL0 (NS)	EL0 (S)	EL1 (NS)	EL1 (S)	EL2	EL3 (SCR.NS = 1)	EL3 (SCR.NS = 0)
-	-	Config	RW	Config	Config	RW

Access to this register depends on the values of CPACR.{cp10,cp11}, NSACR.{cp10,cp11}, and HCPTR.{TCP10,TCP11}. For details of which values of these fields allow access at which Exception levels, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

Appendix A Revisions

This appendix describes the technical changes between released issues of this book.

A.1 Revisions

This appendix describes the technical changes between released issues of this book.

Table A-1: Issue 0000-00

Change	Location
First release	-

Table A-2: Differences between issue 0000-00 and issue 0001-00

Change	Location
Changed revision to r0p1	4.3 FPSID, Floating-Point System ID Register on page 26

Table A-3: Differences between issue 0001-00 and issue 0100-00

Change	Location
Changed revision to r1p0	4.3 FPSID, Floating-Point System ID Register on page 26
Updated product name	-
Global terminology change from 'processor' to 'core' for the product.	-

Table A-4: Differences between issue 0100-00 and issue 0100-01

Change	Location
Updated company name to Arm	-

Table A-5: Differences between issue 0100-01 and issue 0200-00

Change	Location
Changed revision to r2p0	4.3 FPSID, Floating-Point System ID Register on page 26

Table A-6: Differences between issue 0200-00 and issue 0200-01

Change	Location
Second Non-Confidential release for r2p0	-
Editorial changes	Throughout document
Updated the registers description	3. AArch64 Register Descriptions on page 11

Table A-7: Differences between issue 0200-01 and issue 0200-02

Change	Location
Third Non-Confidential release for r2p0	-