# arm

# Arm<sup>®</sup> Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile

Document number	DD10608
Document version	B.a
Document confidentiality	Non-confidential
Document build information	Printed on: January 27, 2022.

Copyright © 2021-2022 Arm Limited or its affiliates. All rights reserved.

# **Release information**

Date	Version	Changes
2022/Feb/02	EAC	<ul> <li>Initial Armv9.3 EAC release.</li> <li>Includes FEAT_BRBEv1p1.</li> <li>Updates to ETE and TRBE.</li> </ul>
2021/May/20	EAC	<ul><li>Initial EAC release.</li><li>BRBE, ETE, TME, and TRBE specifications.</li></ul>

# **Non-Confidential Proprietary Notice**

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. **No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.** 

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or <sup>TM</sup> are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/trademarks

Copyright © 2021-2022 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20349 version 21.0

# Arm<sup>®</sup> Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile

Release information												i	i
Non-Confidential Proprietary Notice .												ii	i

# Part A Preface

# About this Supplement

 Conventions
Typographical conventions
Numbers
Pseudocode descriptions
Assembler syntax descriptions
Rules-based writing
Content item identifiers
Content item rendering
Content item classes

# **Additional reading**

Feedback

Feedback on this supplement								 						xxiii
Progressive terminology commitment		•					•		 •			•		xxiii

# Part B Armv9-A Architecture Introduction and Overview

Chapter B1	Introduction	to the Armv9-A Architecture	
•	B1.1 Archi	tectural extensions added by Armv9-A	25
	B1.1.1	FEAT_ETE, Embedded Trace Extension	25
	B1.1.2	FEAT_SVE2, Scalable Vector Extension version 2	26
	B1.1.3	FEAT_TME, Transactional Memory Extension	26
	B1.1.4	FEAT_TRBE, Trace Buffer Extension	26
	B1.1.5	FEAT_ETEv1p1, Embedded Trace Extension	26
	B1.1.6	FEAT_BRBE, Branch Record Buffer Extension	27
	B1.1.7	FEAT_ETEv1p2, Embedded Trace Extension	27
	B1.1.8	FEAT_BRBEv1p1, Branch Record Buffer Extension	27

# Part C The Transactional Memory Extension

Chapter C1	Transactional Memory Extension									
	C1.1 Transactions									
	C1.1.1 Transactional state									
	C1.1.2 Transactional reservation granule, read and write sets									
	C1.2 Transaction failure									
	C1.2.1 Failure causes									
	C1.2.2 Transaction checkpoint									
	C1.3 Memory model									

Chapter

		C1.3.1	External visibility
		C1.3.2	Atomicity
	C1.4	Transa	actions and memory attributes
	C1.5	Addre	ss translation
		C1.5.1	Transactional translation table walks
		C1.5.2	Hardware management of the Access flag and dirty state
		C1.5.3	TLB shoot-down
		C1.5.4	Translation table modifications inside transactions
	C1.6	Modifi	cation of instructions in Transactional state
	C1.7	Interru	upt masking
	C1.8		struction behavior in Transactional state
		C1.8.1	MRS 42
		C1.8.2	MSR (register)
		C1.8.3	MSR (immediate)
		C1.8.4	SYS and SYSL
		C1.8.5	Wait for Event
		C1.8.6	DMB
		C1.8.7	ISB
		C1.8.8	First-fault and Non-fault load instructions
	C1.9	Reset	
	C1.10		ication mechanism
	01.10	laona	
C2	Debu	ıg, PMU	, Trace
	C2.1	Self-h	osted debug
		C2.1.1	Breakpoint Instruction exceptions
		C2.1.2	Breakpoint exceptions
		C2.1.3	Watchpoint exceptions
		C2.1.4	Software Step exceptions
	C2.2	Exterr	nal debug
		C2.2.1	Breakpoint and Watchpoint debug events
		C2.2.2	Halting Instruction debug event
		C2.2.3	Halting Step debug events
		C2.2.4	External Debug Request debug event
		C2.2.5	Reset Catch debug event
		C2.2.6	Other Halting debug events
		C2.2.7	Behavior in Debug state
		C2.2.8	The PC Sample-based Profiling Extension
	C2.3		tatistical Profiling Extension
	01.0	C2.3.1	Memory accesses by profiling operations
		C2.3.2	Events packet payload
		C2.3.3	Profile Buffer management interrupts
	C2.4		mbedded Trace Extension
	C2.5		erformance Monitors Extension
	00	C2.5.1	Event filtering
		C2.5.2	Accuracy of event filtering
		C2.5.3	TSTART_RETIRED
		C2.5.4	TCOMMIT RETIRED
		C2.5.5	TME TRANSACTION FAILED
		C2.5.6	TME_INST_RETIRED_COMMITTED
		C2.5.0 C2.5.7	TME_CPU_CYCLES_COMMITTED
		C2.5.7 C2.5.8	TME_CF0_CF0Les_COMMITTED         56           TME_FAILURE_CNCL         57
		C2.5.8 C2.5.9	
		C2.5.10	TME_FAILURE_IMP         57           TME_EAULURE_MEM         57
		C2.5.11	TME_FAILURE_MEM         57           TME_FAILURE_NEST         57
		C2.5.12	TME_FAILURE_NEST 57

Part D The E Chapter D1	Embedded Trace Extension         D1.1       Introduction       77         D1.1.1       Mathematical notation       77         D1.2       Attributes of tracing       79         D1.3       Self-hosted Trace       80
Chapter C5 Chapter C6	Interaction with Memory Tagging Extension Transactional Memory Extension additional reading
Chapter C4	Instructions         70           C4.1         TCANCEL         70           C4.2         TCOMMIT         71           C4.3         TSTART         72           C4.4         TTEST         73
	C3.1.6       SCTLR_EL1       62         C3.1.7       SCTLR_EL2       64         C3.1.8       SCTLR_EL3       65         C3.1.9       HCR_EL2       66         C3.1.10       SCR_EL3       66         C3.2       Performance Monitors registers       67         C3.2.1       PMEVTYPER <n>_EL0       67         C3.2.2       PMCCFILTR_EL0       67         C3.2.3       PMSEVFR_EL1       67         C3.3       Performance Monitors external registers       68         C3.3.1       PMPCSR       68</n>
Chapter C3	System registers         60           C3.1         General system control registers         60           C3.1.1         CTR_EL0         60           C3.1.2         ID_AA64ISAR0_EL1         60           C3.1.3         TCR_EL1         60           C3.1.4         TCR_EL2         61           C3.1.5         ISS encoding for an exception from a TSTART instruction         62
	C2.5.13       TME_FAILURE_SIZE       58         C2.5.14       TME_FAILURE_TLBI       58         C2.5.15       TME_FAILURE_WSET       58         C2.5.16       Behavior on overflow       58

D1.9.2

D1.9.3

**Trace Element Model** 

D1.10

D2.1

Speculation in the trace element stream .....

Trace Info element

D1.10.1 Tracing Transactions

**Chapter D2** 

86

87

91

91

94

	D2.2	P0 el	ement	5
		D2.2.1	Atom Element	5
		D2.2.2	Exception Element	5
		D2.2.3	Source Address Element	7
		D2.2.4	Q Element	8
		D2.2.5	Transaction Start Element	8
	D2.3	Virtua	al Address Space Elements	9
		D2.3.1	Trace On Element	9
		D2.3.2	Target Address Element	9
		D2.3.3	Context Element	9
	D2.4	Temp	oral Elements	0
		D2.4.1	Cycle Count Element	0
		D2.4.2	Timestamp Element	0
		D2.4.3	Timestamp Marker element	1
	D2.5		ulation Resolution Elements	2
		D2.5.1	Commit Element	
		D2.5.2	Cancel Element	
		D2.5.3	Discard Element	
		D2.5.4	Mispredict Element	
	D2.6	-	rs	
	02.0	D2.6.1	Event Element	
		D2.6.2	Overflow Element	
	D2.7		actional Memory	
	02.7	D2.7.1	Transaction Start element	
		D2.7.2	Transaction Commit element	
		D2.7.3	Transaction Failure element	
		02.7.0		0
Chapter D3	Instr	uction a	and Exception classifications	
	D3.1		n64 A64	7
	-	D3.1.1	Direct P0 instructions	7
		D3.1.2	Indirect P0 instructions	7
		D3.1.3	Branch with link instructions	
		D3.1.4	Meaning of Atom elements	-
	D3.2	-	n32 A32	-
		D3.2.1	Direct P0 instructions	
		D3.2.2	Indirect P0 instructions	
		D3.2.3	Branch with link instructions	-
		D3.2.4	Meaning of Atom elements	_
	D3.3		n32 T32	
	20.0	D3.3.1	Direct P0 instructions	
		D3.3.2	Indirect P0 instructions	
		D3.3.3	Branch with link instructions	
		D3.3.4	Meaning of Atom elements	
	D3.4		and WFE Instructions	
	00.4	D3.4.1	WFxT	
	D3.5		otions to Exception element encodings	
	00.0			-
Chapter D4				
	Reco	ommend	led Configurations	
		ommeno Confi	led Configurations	7
	<b>Reco</b> D4.1	ommenc Confi	led Configurations	7
	D4.1	Confi	led Configurations gurations	7
	D4.1	Confi ocol De:	gurations	
	D4.1 <b>Prot</b> e	Confi ocol De: Introc	gurations	8
Chapter D5	D4.1 <b>Prot</b> e D5.1	Confi ocol Des Introc Sumr	gurations	8 9
	D4.1 <b>Prot</b> D5.1 D5.2	Confi ocol Des Introc Sumr	gurations	8 9 2

D!	5.3.2 Instruction set encoding
D5.4	Alignment Synchronization Packet
D5.5	Discard Packet
D5.6	Overflow Packet
D5.7	Trace Info Packet
D5.8	Trace On Packet
D5.9	Timestamp Packet
D5.10	Timestamp Marker Packet
D5.10	Transaction Start Packet
D5.12	Transaction Commit Packet
D5.12 D5.13	Exception Exact Match Address Packet
D5.13 D5.14	Exception Short Address ISO Packet
D5.14 D5.15	Exception Short Address IS0 Packet
D5.15 D5.16	Exception 32-bit Address IS0 Packet
D5.10 D5.17	•
-	Exception 32-bit Address IS1 Packet
D5.18	Exception 64-bit Address ISO Packet
D5.19	Exception 64-bit Address IS1 Packet
D5.20	Exception 32-bit Address IS0 with Context Packet
D5.21	Exception 32-bit Address IS1 with Context Packet
D5.22	Exception 64-bit Address IS0 with Context Packet
D5.23	Exception 64-bit Address IS1 with Context Packet
D5.24	Transaction Failure Packet
D5.25	PE Reset Packet
D5.26	Cycle Count Format 1_0 unknown count Packet
D5.27	Cycle Count Format 1_1 unknown count Packet
D5.28	Cycle Count Format 1_0 with count Packet
D5.29	Cycle Count Format 1_1 with count Packet
D5.30	Cycle Count Format 2_0 small commit Packet
D5.31	Cycle Count Format 2_0 large commit Packet
D5.32	Cycle Count Format 2_1 Packet
D5.33	Cycle Count Format 3_0 Packet
D5.34	Cycle Count Format 3_1 Packet
D5.35	Commit Packet
D5.36	Cancel Format 1 Packet
D5.37	Cancel Format 2 Packet
D5.38	Cancel Format 3 Packet
D5.39	Mispredict Packet
D5.40	Atom Format 1 Packet
D5.41	Atom Format 2 Packet
D5.42	Atom Format 3 Packet
D5.43	Atom Format 4 Packet
D5.44	Atom Format 5.1 Packet
D5.45	Atom Format 5.2 Packet
D5.46	Atom Format 6 Packet
D5.47	Target Address Short ISO Packet 198
D5.48	Target Address Short IS1 Packet
D5.49	Target Address 32-bit ISO Packet
D5.50	Target Address 32-bit IS1 Packet
D5.51	Target Address 64-bit IS0 Packet
D5.52	Target Address 64-bit IS1 Packet
D5.53	Target Address Exact Match Packet
D5.54	Context Same Packet
D5.55	Context Packet
D5.56	Target Address with Context 32-bit ISO Packet
D5.57	Target Address with Context 32-bit IS1 Packet

	D5.65       Source Address 64-bit IS1 Packet	21 25 26 27 28 29 30 31 32 33 33 33 33 33 23 33 23 241 243
Chaptor D6		
Chapter D6	Trace Unit         D6.1       Resetting the trace unit         D6.1       Resetting the trace unit	:48
	D6.1.1 Trace unit reset	48
	D6.2 System Behaviors	
	D6.2.1 Behavior on enabling	
	5	249
	Ŭ	250
		251
	D6.2.5 Trace unit behavior when the PE is in a low-power state	
	D6.2.6 Trace unit behavior in the low-power state	
	D6.3       Trace unit behavior while the PE is in Debug state       2         D6.4       Trace unit behavior on a trace unit buffer overflow       2	
		255
		257
	<b>,</b>	258
		259
	D6.6.3 Behavior on a PE Warm reset	259
	D6.6.4 Instruction Block	59
	D6.6.5 Exposing Speculation	60
	D6.6.6 Trace Prohibited regions	
		62
	5	262
		263 263
		.63 263
	· · · · · · · · · · · · · · · · · · ·	.03 264
		.04 264
		265
		65
		266
		69
	D6.8.4 Guidelines for interpreting the ViewInst function result	270
	<b>3</b> 1	272
	<b>5</b> 1	273
	D6.9 Element Generation	
	D6.9.1 Trace Info Element Generation	.75

		D6.9.2	Atom Element
		D6.9.3	Exception Element
		D6.9.4	Source Address Element
		D6.9.5	Q Element
		D6.9.6	Event Element
		D6.9.7	Cancel Element Generation
		D6.9.8	Commit Element Generation
		D6.9.9	Transaction Start
		D6.9.10	Transaction Commit
		D6.9.11	Transaction Failure
		D6.9.12	Context Element
		D6.9.13	Target Address Element
		D6.9.14	Mispredict Element
		D6.9.15	Overflow Element
		D6.9.16	Timestamp Element
		D6.9.17	Trace On Element
		D6.9.18	Cycle Count Element
		D6.9.19	Discard Element
	D6.10		unit features
	00.10	D6.10.1	Branch broadcasting
		D6.10.1	Q Regions
		D6.10.2	Cycle Counting
		D6.10.3	Timestamping
		D6.10.4	Stalling the execution of the PE
		D6.10.5	No overflow
		D6.10.7	Event Trace
		D6.10.7	Context identifier tracing
		D6.10.9	•
	D6.11		
	00.11	D6.11.1	Implied commits         293
		00.11.1	
			•
		D6.11.2	Atom packing
		D6.11.2 D6.11.3	Atom packing293Address Compression294
		D6.11.2 D6.11.3 D6.11.4	Atom packing293Address Compression294Return Stack Address Matching295
		D6.11.2 D6.11.3	Atom packing293Address Compression294
Chapter D7	Reso	D6.11.2 D6.11.3 D6.11.4 D6.11.5	Atom packing293Address Compression294Return Stack Address Matching295
Chapter D7		D6.11.2 D6.11.3 D6.11.4 D6.11.5	Atom packing293Address Compression294Return Stack Address Matching295Timestamp Value Compression297
Chapter D7	<b>Reso</b> D7.1	D6.11.2 D6.11.3 D6.11.4 D6.11.5 Durces Resou	Atom packing       293         Address Compression       294         Return Stack Address Matching       295         Timestamp Value Compression       297         urce operation       299
Chapter D7		D6.11.2 D6.11.3 D6.11.4 D6.11.5 <b>Durces</b> Resou D7.1.1	Atom packing       293         Address Compression       294         Return Stack Address Matching       295         Timestamp Value Compression       297         urce operation       299         Behavior of the resources while in the Running state       299
Chapter D7		D6.11.2 D6.11.3 D6.11.4 D6.11.5 <b>Durces</b> Resou D7.1.1 D7.1.2	Atom packing       293         Address Compression       294         Return Stack Address Matching       295         Timestamp Value Compression       297         urce operation       299         Behavior of the resources while in the Running state       299         Behavior of the resources while in the Pausing state       300
Chapter D7		D6.11.2 D6.11.3 D6.11.4 D6.11.5 <b>Durces</b> Resou D7.1.1 D7.1.2 D7.1.3	Atom packing       293         Address Compression       294         Return Stack Address Matching       295         Timestamp Value Compression       297         urce operation       299         Behavior of the resources while in the Running state       299         Behavior of the resources while in the Pausing state       300         Behavior of the resources while in the Paused state       300
Chapter D7	D7.1	D6.11.2 D6.11.3 D6.11.4 D6.11.5 <b>Durces</b> Resou D7.1.1 D7.1.2 D7.1.3 D7.1.4	Atom packing       293         Address Compression       294         Return Stack Address Matching       295         Timestamp Value Compression       297         urce operation       299         Behavior of the resources while in the Running state       299         Behavior of the resources while in the Pausing state       300         Behavior of the resources while in the Paused state       300         Behavior of resources on a Trace synchronization event       301
Chapter D7		D6.11.2 D6.11.3 D6.11.4 D6.11.5 DUTCES Resou D7.1.1 D7.1.2 D7.1.3 D7.1.4 Resou	Atom packing       293         Address Compression       294         Return Stack Address Matching       295         Timestamp Value Compression       297         urce operation       299         Behavior of the resources while in the Running state       299         Behavior of the resources while in the Pausing state       300         Behavior of the resources while in the Paused state       300         Behavior of resources on a Trace synchronization event       301         urce organization       302
Chapter D7	D7.1	D6.11.2 D6.11.3 D6.11.4 D6.11.5 <b>Durces</b> Resou D7.1.1 D7.1.2 D7.1.3 D7.1.4 Resou D7.2.1	Atom packing293Address Compression294Return Stack Address Matching295Timestamp Value Compression297urce operation299Behavior of the resources while in the Running state299Behavior of the resources while in the Pausing state300Behavior of the resources while in the Paused state300Behavior of resources on a Trace synchronization event301urce organization302Precise Resources302
Chapter D7	D7.1 D7.2	D6.11.2 D6.11.3 D6.11.4 D6.11.5 <b>Durces</b> Resou D7.1.1 D7.1.2 D7.1.3 D7.1.4 Resou D7.2.1 D7.2.2	Atom packing293Address Compression294Return Stack Address Matching295Timestamp Value Compression297urce operation299Behavior of the resources while in the Running state299Behavior of the resources while in the Pausing state300Behavior of the resources while in the Paused state300Behavior of resources on a Trace synchronization event301urce organization302Precise Resources303
Chapter D7	D7.1	D6.11.2 D6.11.3 D6.11.4 D6.11.5 <b>Durces</b> Resou D7.1.1 D7.1.2 D7.1.3 D7.1.4 Resou D7.2.1 D7.2.2 Select	Atom packing293Address Compression294Return Stack Address Matching295Timestamp Value Compression297urce operation299Behavior of the resources while in the Running state299Behavior of the resources while in the Pausing state300Behavior of the resources while in the Paused state300Behavior of resources on a Trace synchronization event301urce organization302Precise Resources303ting a resource or a pair of resources303
Chapter D7	D7.1 D7.2 D7.3	D6.11.2 D6.11.3 D6.11.4 D6.11.5 <b>DUTCES</b> Resou D7.1.1 D7.1.2 D7.1.3 D7.1.4 Resou D7.2.1 D7.2.2 Select D7.3.1	Atom packing293Address Compression294Return Stack Address Matching295Timestamp Value Compression297urce operation299Behavior of the resources while in the Running state299Behavior of the resources while in the Pausing state300Behavior of the resources while in the Paused state300Behavior of resources on a Trace synchronization event301urce organization302Precise Resources303ting a resource or a pair of resources303A Resource Selector pair305
Chapter D7	D7.1 D7.2	D6.11.2 D6.11.3 D6.11.4 D6.11.5 D7.1.1 D7.1.2 D7.1.3 D7.1.4 Resou D7.2.1 D7.2.2 Seleci D7.3.1 Addre	Atom packing293Address Compression294Return Stack Address Matching295Timestamp Value Compression297urce operation299Behavior of the resources while in the Running state299Behavior of the resources while in the Pausing state300Behavior of the resources while in the Paused state300Behavior of resources on a Trace synchronization event301urce organization302Precise Resources303ting a resource or a pair of resources303A Resource Selector pair305urce organizators307
Chapter D7	D7.1 D7.2 D7.3	D6.11.2 D6.11.3 D6.11.4 D6.11.5 DUTCES Resou D7.1.1 D7.1.2 D7.1.3 D7.1.4 Resou D7.2.1 D7.2.2 Select D7.3.1 Addre D7.4.1	Atom packing293Address Compression294Return Stack Address Matching295Timestamp Value Compression297urce operation299Behavior of the resources while in the Running state299Behavior of the resources while in the Pausing state300Behavior of the resources while in the Paused state300Behavior of resources on a Trace synchronization event301urce organization302Precise Resources302Imprecise Resources303ting a resource or a pair of resources303A Resource Selector pair305ess comparators307Single Address Comparators307
Chapter D7	D7.1 D7.2 D7.3 D7.4	D6.11.2 D6.11.3 D6.11.4 D6.11.5 DUTCES Resou D7.1.1 D7.1.2 D7.1.3 D7.1.4 Resou D7.2.1 D7.2.2 Select D7.3.1 Addre D7.4.1 D7.4.2	Atom packing293Address Compression294Return Stack Address Matching295Timestamp Value Compression297urce operation299Behavior of the resources while in the Running state299Behavior of the resources while in the Pausing state300Behavior of the resources while in the Paused state300Behavior of resources on a Trace synchronization event301urce organization302Precise Resources302Imprecise Resources303ting a resource or a pair of resources303A Resource Selector pair305ess comparators307Single Address Comparators308
Chapter D7	D7.1 D7.2 D7.3 D7.4	D6.11.2 D6.11.3 D6.11.4 D6.11.5 DUTCES Resou D7.1.1 D7.1.2 D7.1.3 D7.1.4 Resou D7.2.1 D7.2.2 Selecc D7.3.1 Addre D7.4.1 D7.4.2 Conte	Atom packing293Address Compression294Return Stack Address Matching295Timestamp Value Compression297Urce operation299Behavior of the resources while in the Running state299Behavior of the resources while in the Pausing state300Behavior of the resources while in the Paused state300Behavior of resources on a Trace synchronization event301urce organization302Precise Resources302Imprecise Resources303ting a resource or a pair of resources303A Resource Selector pair307Single Address Comparators308ext Identifier Comparator311
Chapter D7	D7.1 D7.2 D7.3 D7.4 D7.5 D7.6	D6.11.2 D6.11.3 D6.11.4 D6.11.5 <b>Durces</b> Resou D7.1.1 D7.1.2 D7.1.3 D7.1.4 Resou D7.2.1 D7.2.2 Selec D7.3.1 Addre D7.4.1 D7.4.2 Conte Virtua	Atom packing293Address Compression294Return Stack Address Matching295Timestamp Value Compression297urce operation299Behavior of the resources while in the Running state299Behavior of the resources while in the Pausing state300Behavior of the resources while in the Paused state300Behavior of resources on a Trace synchronization event301urce organization302Precise Resources303ting a resource or a pair of resources303A Resource Selector pair305ses comparators307Single Address Comparators308ext Identifier Comparator311I Context Identifier Comparators313
Chapter D7	D7.1 D7.2 D7.3 D7.4	D6.11.2 D6.11.3 D6.11.4 D6.11.5 <b>Durces</b> Resou D7.1.1 D7.1.2 D7.1.3 D7.1.4 Resou D7.2.1 D7.2.2 Selec D7.3.1 Addre D7.4.1 D7.4.2 Conte Virtua Court	Atom packing293Address Compression294Return Stack Address Matching295Timestamp Value Compression297urce operation299Behavior of the resources while in the Running state299Behavior of the resources while in the Pausing state300Behavior of the resources while in the Paused state300Behavior of resources on a Trace synchronization event301urce organization302Precise Resources303ting a resource or a pair of resources303A Resource Selector pair305ses comparators307Single Address Comparators308ext Identifier Comparator311I Context Identifier Comparators313ters315
Chapter D7	D7.1 D7.2 D7.3 D7.4 D7.5 D7.6	D6.11.2 D6.11.3 D6.11.4 D6.11.5 DITCES Resol D7.1.1 D7.1.2 D7.1.3 D7.1.4 Resol D7.2.1 D7.2.2 Selec D7.3.1 Addre D7.4.1 D7.4.2 Conte Virtua Count D7.7.1	Atom packing293Address Compression294Return Stack Address Matching295Timestamp Value Compression297urce operation299Behavior of the resources while in the Running state299Behavior of the resources while in the Pausing state300Behavior of the resources while in the Paused state300Behavior of resources on a Trace synchronization event301urce organization302Precise Resources302Imprecise Resources303ting a resource or a pair of resources303A Resource Selector pair305ses comparators307Single Address Comparators308ext Identifier Comparator311I Context Identifier Comparators313ters315Forming a larger Counter from two separate Counters317
Chapter D7	D7.1 D7.2 D7.3 D7.4 D7.5 D7.6	D6.11.2 D6.11.3 D6.11.4 D6.11.5 DUTCES Resou D7.1.1 D7.1.2 D7.1.3 D7.1.4 Resou D7.2.1 D7.2.2 Selec: D7.3.1 Addre D7.4.1 D7.4.2 Conte Virtua Count D7.7.1 D7.7.2	Atom packing293Address Compression294Return Stack Address Matching295Timestamp Value Compression297urce operation299Behavior of the resources while in the Running state299Behavior of the resources while in the Pausing state300Behavior of the resources while in the Paused state300Behavior of resources on a Trace synchronization event301urce organization302Precise Resources303ting a resource or a pair of resources303A Resource Selector pair305ses comparators307Single Address Comparators308ext Identifier Comparator311I Context Identifier Comparators313ters315

		D7.8.1	Pseudocode
	D7.9	Single	e-shot Comparator Controls
		D7.9.1	Single-shot Comparator Control modes
		D7.9.2	Operation while in Paused state
	D7.10	-	nal Outputs
	07.10	D7.10.1	Operation while in Paused state
	D7.11	-	•
	D7.11	_	
		D7.11.1	Operation while in Paused state
	D7 40		Operation while in the Low-power state
	D7.12	PE G	omparator Inputs
Chapter D8	Regi	ster Des	scription
	D8.1		sing ETE registers
	00.1	D8.1.1	External debugger interface
		D8.1.1 D8.1.2	••
		-	System instructions
	D8.2	-	nronization of register updates
		D8.2.1	AArch64 system registers
		D8.2.2	External Debugger registers
		D8.2.3	Synchronization and the authentication interface
	D8.3	Trace	unit programming states
	D8.4	Exterr	nal debug registers
		D8.4.1	Trace registers, external debug register map
		D8.4.2	Management registers, external debug register map
		D8.4.3	Integration registers
Chapter D9	Trace	e Analyz	er
		Rules-ba	sed writing
	D9.1	Introd	uction
		D9.1.1	Using Trace Info elements to start trace analysis
		D9.1.2	Encountering <i>Trace Info elements</i> after trace analysis has started 348
		D9.1.3	Decompression information
	D9.2		1 - Parsing the byte stream
	05.2	D9.2.1	Retained state
		-	
		D9.2.2	Parsing
		D9.2.3	Alignment Sync packet
		D9.2.4	Discard
		D9.2.5	Overflow
		D9.2.6	Trace Info
		D9.2.7	Trace On
		D9.2.8	Speculation
		D9.2.9	Mispredict
		D9.2.10	Atom Packets
		D9.2.11	Q Packets
		D9.2.12	Source Address Packets
		D9.2.13	Exceptions
		D9.2.14	Address and context
		-	
		D9.2.15	Transactions
		D9.2.16	Timestamps
		D9.2.17	Event Tracing
		D9.2.18	Functions
	D9.3	Stage	2 - Speculation Resolution
		D9.3.1	Emit()
		D9.3.2	Trace Info element
		D9.3.3	Commit element
		D9.3.4	Cancel element
		20.0.1	

	D9.3 D9.3	
		Stage 2 - Transaction Resolution
	D9.4	
	D9.4	0
	D9.4	
	D9.4	
	-	Stage 3 - Analysis
	D9.5	
	D9.5	5.5 Context element
	D9.5	6.6 Exception element
	D9.5	5.7 Source Address element
	D9.5	5.8 Target Address element
	D9.5	5.9 Trace Info element
	D9.5	5.10 Trace On element
	D9.5	5.11 Mispredict element
	D9.5	5.12 ETEEvent element
	D9.5	5.13 Discard element
	D9.5	5.14 Overflow element
	D9.5	6.15 Q element
	D9.5	5.16 Timestamp element
	D9.5	5.17 Cycle Count element
	D9.5	5.18 Functions
Chapter D10	D10. D10. D10.2 M D10.3 F D10.4 F D10.5 F	Example code sequences       399         1.1       Enabling the trace unit       399
Chapter D11	Trace Ex	
	_	Basic Examples
	D11	
	DII	1.2 Simple example of basic program trace filtering applied 409
Chapter D12	D12.1 E D12.2 E	s of basic program trace when exceptions occur Basic program trace when an exception occurs, example one
	D12.3 E	example of basic program trace when two consecutive exceptions occur 413
Chapter D13	D13.1 E D13.2 E	s of changes in Context Exception in software executed after context synchronization
Chapter D14	∆n evam	ple of the use of the trace unit return stack
		ransactions
	- • • • • •	1.1    Simple successful transaction    423
	- · ·	

	D14.1.2 Simple Failed Transaction example
	D14.1.3 Canceled Transaction failure example
	D14.1.4 Speculated Transaction example
Chapter D15	Pseudocode
	D15.1 ETE element ASL
	D15.1.1 Atom enumeration
	D15.1.2 AtomElement()
	D15.1.3 QElement()
	D15.1.4 CancelElement()
	D15.1.5 CommitElement()
	D15.1.6 ContextElement()
	D15.1.7 CycleCountElement()
	D15.1.8 DiscardElement()
	D15.1.9 ExceptionElement()
	D15.1.10 EventElement()
	D15.1.11 MispredictElement()
	D15.1.12 OverflowElement()
	D15.1.13 TimestampElement()
	D15.1.14 TraceInfoElement()
	D15.1.15 TraceOnElement()
	D15.1.16 TargetAddressElement()
	D15.1.17 SourceAddressElement()
	D15.1.18 TransactionStartElement()
	D15.1.19 TransactionCommitElement()
	<sup>V</sup>
	D15.1.20 TransactionFailureElement()
	D15.2.1 SubISA enumeration
	D15.2.2 SynchronisationState enumeration
	D15.2.3 InstType enumeration
	D15.3 ETE decompressor functions
	D15.3.1 EndOfStream()
	D15.3.2 ReservedEncoding()
	D15.3.3 ReadAndConsume()
	D15.3.4 LogDecompressor()
	D15.3.5 SBZ()
	D15.3.6 ResolutionQueue
	D15.3.7 TransactionQueue
	D15.3.8 ReturnStack
	D15.3.9 AddressHistoryBufferEntry
	D15.3.10 AddressHistoryBuffer
	D15.3.11 ProgramImage 441
	D15.3.12 ExceptionWithUnknownAddress()
	D15.4 ETE data encodings
	D15.4.1 POD()
	D15.4.2 ULEB128()
	D15.4.3 BitReplacement()
	D15.5 Common functions
	D15.5.1 Replicate()
	D15.5.2 Zeros()
Chapter D16	Functional Differences from ETMv4

# Part E The Trace Buffer Extension

Chapter E1 Trac	e Buffer Extension
E1.1	Description
	E1.1.1 About the Trace Buffer Extension
	E1.1.2 System events
	E1.1.3 Interrupts
E1.2	Specification
	E1.2.1 The trace buffer
	E1.2.2 Trace buffer management
	E1.2.3 Synchronization and the Trace Buffer Unit
E1.3	Events
	E1.3.1 Common microarchitectural events
	E1.3.2 Common architectural events

# Part F The Branch Record Buffer Extension

Chapter F1	Brar	nch Reco	ord Buffer Extension
-	F1.1	Branc	h Record Buffer Extension specification
		F1.1.1	Branch records
		F1.1.2	Cycle counting
		F1.1.3	Mispredicted branches
		F1.1.4	BRBE Prohibited regions
		F1.1.5	Branch records for exceptions
		F1.1.6	Branch records for exception returns
		F1.1.7	Transactional Memory Extension
		F1.1.8	PE Speculation
		F1.1.9	Branch record filtering
		F1.1.10	Branch record buffer operation
		F1.1.11	Branch record buffer
		F1.1.12	Invalidating the Record Buffer
		F1.1.13	Programmers Model
	F1.2	Event	s
		F1.2.1	Common architectural events

# Part G Appendixes

Chapter G1	Synchronization requirements for System registers         Stages of execution         G2.1       Stages of execution without Transactional Memory Extension (TME)       511         G2.2       Stages of execution with TME       512			
Chapter G2				
Chapter G3	Additional Trace Buffer Extension software usage notesG3.1Context switching513G3.2Controlling generation of trace buffer management events516			
Chapter G4	Transactional Memory Extension (TME) Litmus testsG4.1Conventions518G4.2Transaction strong isolation519G4.2.1Containment519G4.2.2Non-interference519G4.3Transactions and barriers520G4.3.1Simple weakly consistent ordering520			

Contents Contents

	G4.3.2 Message passing				
Chapter G5	Transactional Memory Extension (TME) Transactional Lock Elision				
•	G5.1 Overview				
	G5.2 Conventions				
	G5.3 Acquiring a lock				
	G5.3.1 Checking the lock inside the transaction				
	G5.3.2 Checking the lock at the fallback path				
	G5.3.3 Synchronization between transactions and the fallback path				
	G5.4 Releasing a lock				
	G5.4.1 Elision and nesting				
Chapter G6	Transactional Memory Extension (TME) Implementation recommen-				
•	dations				
	G6.1 Permitted architectural difference between PEs				
	G6.2 Individual operation latency				
	G6.3 Read and write set capacity				
	G6.4 State tracking				
	G6.5 Transactional conflicts				

# Part H Glossary

Chapter H1 Glossary

Part A Preface

# About this Supplement

This Supplement is the Arm ® Architecture Reference Manual Supplement, Armv9-A, for Armv9-A architecture profile. This book describes the changes and additions to the Armv8-A architecture that are introduced by the Armv9-A architecture extensions, and therefore must be read with the Arm ® Architecture Reference Manual, for A-profile architecture.

This manual is organized into parts:

• Part B

Introduces the Arm ® Architecture Reference Manual Supplement, Armv9-A, for Armv9-A architecture profile.

• Part C

Describes the Transactional Memory Extension (TME).

• Part D

Describes the Embedded Trace Extensions (ETE).

• Part E

Describes the Trace Buffer Extension (TRBE).

• Part F

Describes the Branch Record Buffer Extension (BRBE).

• Part G

Provides additional information.

Chapter G1 provides system registers synchronization requirements.

Chapter G2 provides stages of execution information for FEAT\_TRBE.

Chapter G3 provides software usage information for FEAT\_TRBE.

Chapter G4 provides Transactional Memory Extension (TME) litmus tests.

Chapter G5 provides TME Transactional Lock Elision

Chapter G6 provides TME implementation recommendations.

• Part H

Glossary that defines terms used in this document that have a specialized meaning.

# Conventions

# **Typographical conventions**

The typographical conventions are:

italic

Introduces special terminology, and denotes citations.

#### bold

Denotes signal names, and is used for terms in descriptive lists, where appropriate.

monospace

Used for assembler syntax descriptions, pseudocode, and source code examples.

Also used in the main text for instruction mnemonics and for references to other items appearing in assembler syntax descriptions, pseudocode, and source code examples.

#### SMALL CAPITALS

Used for some common terms such as IMPLEMENTATION DEFINED.

Used for a few terms that have specific technical meanings, and are included in the Glossary.

#### Colored text

Indicates a link. This can be:

- A URL, for example http://developer.arm.com
- · A cross-reference to another location within the document
- A link, to a chapter or appendix, or to a glossary entry, or to the section of the document that defines the colored term.

```
{ and }
```

Braces, { and }, have two distinct uses:

#### **Optional items**

In syntax descriptions braces enclose optional items. In the following example they indicate that the <shift> parameter is optional:

'ADD <WdlWSP>, <WnlWSP>, #{, }"

Similarly they can be used in generalized field descriptions, for example TCR\_ELx.{I}PS refers to a field in the TCR\_ELx registers that is called either IPS or PS.

#### Sets of items

Braces can be used to enclose sets. For example, HCR\_EL2.{E2H, TGE} refers to a set of two register fields, HCR\_EL2.E2H and HCR\_EL2.TGE

#### Notes

Notes are formatted as:

#### Note

This is a note.

In this Manual, Notes are used only to provide additional information, usually to help understanding of the text. While a Note may repeat architectural information given elsewhere in the Manual, a Note never provides any part of the definition of the architecture.

# Signals

In general this specification does not define hardware signals, but it does include some signal examples and recommendations. The signal conventions are:

#### Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

#### Lower-case n

At the start or end of a signal name denotes an active-LOW signal.

# Numbers

Numbers are normally written in decimal. Binary numbers are preceded by 0b, and hexadecimal numbers by 0x. In both cases, the prefix and the associated value are written in a monospace font, for example 0xFFFF0000. To improve readability, long numbers can be written with an underscore separator between every four characters, for example  $0xFFFF_0000_0000_0000$ . Ignore any underscores when interpreting the value of a number.

# **Pseudocode descriptions**

This book uses a form of pseudocode to provide precise descriptions of the specified functionality. This pseudocode is written in a monospace font. The pseudocode language is described in the Arm Architecture Reference Manual.

# Assembler syntax descriptions

This book contains numerous syntax descriptions for assembler instructions and for components of assembler instructions.

These are shown in a monospace font.

# **Rules-based writing**

This specification consists of a set of individual *content items*. A content item is classified as one of the following:

- Declaration
- Rule
- Goal
- Information
- Rationale
- Implementation note
- Software usage

Declarations and Rules are normative statements. An implementation that is compliant with this specification must conform to all Declarations and Rules in this specification that apply to that implementation.

Declarations and Rules must not be read in isolation. Where a particular feature is specified by multiple Declarations and Rules, these are generally grouped into sections and subsections that provide context. Where appropriate, these sections begin with a short introduction.

Arm strongly recommends that implementers read *all* chapters and sections of this document to ensure that an implementation is compliant.

Content items other than Declarations and Rules are informative statements. These are provided as an aid to understanding this specification.

# **Content item identifiers**

A content item may have an associated identifier which is unique among content items in this specification.

After this specification reaches beta status, a given content item has the same identifier across subsequent versions of the specification.

# **Content item rendering**

In this document, a content item is rendered with a token of the following format in the left margin:  $L_{iiiii}$ 

- *L* is a label that indicates the content class of the content item.
- *iiiii* is the identifier of the content item.

# **Content item classes**

# Declaration

A Declaration is a statement that either

- introduces a concept, or
- introduces a term, or
- describes the structure of data, or
- describes the encoding of data.

A Declaration does not describe behaviour.

A Declaration is rendered with the label *D*.

# Rule

A Rule is a statement that describes the behaviour of a compliant implementation.

- A Rule explains what happens in a particular situation.
- A Rule does not define concepts or terminology.
- A Rule is rendered with the label *R*.

# Goal

A Goal is a statement about the purpose of a set of rules.

A Goal explains why a particular feature has been included in the specification.

- A Goal is comparable to a "business requirement" or an "emergent property."
- A Goal is intended to be upheld by the logical conjunction of a set of rules.
- A Goal is rendered with the label *G*.

# Information

An Information statement provides information and guidance as an aid to understanding the specification. An Information statement is rendered with the label *I*.

# Rationale

A Rationale statement explains why the specification was specified in the way it was.

A Rationale statement is rendered with the label X.

# Implementation note

An Implementation note provides guidance on implementation of the specification.

An Implementation note is rendered with the label U.

# Software usage

A Software usage statement provides guidance on how software can make use of the features defined by the specification.

A Software usage statement is rendered with the label S.

# **Additional reading**

This section lists publications by Arm and by third parties.

See Arm Developer, http://developer.arm.com, for access to Arm documentation.

[1] Arm® Architecture Reference Manual, for A-profile architecture. (ARM DDI 0487).

[2] Arm® Architecture Reference Manual Supplement, The Realm Management Extension (RME), for Armv9-A. (ARM DDI 615).

[3] Arm® Embedded Trace Macrocell Architecture Specification ETMv4. (ARM IHI 0064).

[4] AMBA ATB Protocol Specification. (ARM IHI 0032).

[5] ARM CoreSight Architecture Specification. (ARM IHI 0029).

[6] Arm® Architecture Reference Manual Supplement; Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture. (ARM DDI 0598).

This supplement should also be read with the following System register and ISA descriptions:

• System Register XML for Armv9-A.

• A64 ISA XML for Armv9-A.

# Feedback

Arm welcomes feedback on its documentation.

## Feedback on this supplement

If you have comments on the content of this supplement, send an e-mail to errata@arm.com. Give:

- The title, Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile.
- The number, DDI0608 B.a.
- The page numbers to which your comments apply.
- The rule identifiers to which your comments apply, if applicable.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.

#### Note

Arm tests PDFs only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the appearance or behavior of any document when viewed with any other PDF reader.

# Progressive terminology commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used terms that can be offensive. Arm strives to lead the industry and create change.

We believe that this document contains no offensive terms. If you find offensive terms in this document, please contact terms@arm.com.

Part B Armv9-A Architecture Introduction and Overview

# Chapter B1 Introduction to the Armv9-A Architecture

# B1.1 Architectural extensions added by Armv9-A

An Armv9 compliant implementation must also be Armv8.5 compliant.

An Armv9.1 compliant implementation must also be Armv8.6 compliant.

An Armv9.2 compliant implementation must also be Armv8.7 compliant.

An Armv9.3 compliant implementation must also be Armv8.8 compliant.

The AArch32 Execution state might optionally be implemented at EL0. The AArch32 Execution state is not implemented at EL1, EL2, or EL3.

An implementation of the Armv9-A architecture must include all of the extensions that this section describes as mandatory. Such an implementation is also called an implementation of the Armv9-A architecture.

The implementation of FEAT\_DoubleLock in an Armv9 implementation is prohibited.

An implementation of the Armv9-A architecture cannot include an Embedded Trace Macrocell (ETM).

The Armv9-A architecture extension adds the following architectural features, which are identified by the architectural feature name and a short description of the feature:

# B1.1.1 FEAT\_ETE, Embedded Trace Extension

FEAT\_ETE provides a trace unit that records details about software control flow running on a *Processing Element* (PE), which can be used to aid debugging or optimizing. The trace unit provides filtering functionality to allow the targeting of the information to specific code regions or periods of operation.

This feature is OPTIONAL in an Armv9.0 implementation.

This feature requires FEAT\_TRBE and FEAT\_TRF.

This feature is supported in both AArch64 and AArch32 states.

The ID\_AA64DFR0\_EL1.TraceVer field identifies the presence of FEAT\_ETE.

# B1.1.2 FEAT\_SVE2, Scalable Vector Extension version 2

The Scalable Vector Extension version 2 (SVE2) is a superset of SVE that incorporates functionality similar to Advanced SIMD, and other enhancements.

FEAT\_SVE2 is Optional.

This feature is supported in AArch64 state only.

FEAT\_SVE2 requires FEAT\_SVE.

The following fields indicate the presence of FEAT\_SVE2:

- ID\_AA64PFR0\_EL1.SVE.
- ID\_AA64ZFR0\_EL1.SVEver.

Although FEAT\_SVE2 is OPTIONAL, standard Armv9-A software platforms support FEAT\_SVE2.

For more information, see *The Scalable Vector Extension (SVE)* section in the *Arm*® *Architecture Reference Manual, for A-profile architecture* [1].

# B1.1.3 FEAT\_TME, Transactional Memory Extension

FEAT\_TME adds the TCANCEL, TCOMMIT, TSTART, and TTEST instructions. These instructions support hardware transactional memory, which means a group of instructions can appear to be collectively executed as a single atomic operation.

FEAT\_TME is OPTIONAL.

This feature is supported in AArch64 state only.

The ID\_AA64ISAR0\_EL1.TME field identifies the presence of FEAT\_TME.

# B1.1.4 FEAT\_TRBE, Trace Buffer Extension

FEAT\_TRBE enables support for a Trace Buffer Unit within a processing element (PE). When the Trace Buffer Unit is enabled, Program Flow Trace generated by a trace unit is written directly to memory by the Trace Buffer Unit, rather than routing trace data to a trace sink.

This feature is OPTIONAL in an Armv9.0 implementation.

This feature requires FEAT\_ETE and FEAT\_TRF.

This feature is supported in both AArch64 and AArch32 states.

The ID\_AA64DFR0\_EL1.TraceBuffer field identifies the presence of FEAT\_TRBE.

# B1.1.5 FEAT\_ETEv1p1, Embedded Trace Extension

FEAT\_ETEv1p1 extends FEAT\_ETE to support FEAT\_FGT.

This feature is OPTIONAL in an Armv9.1 implementation.

This feature requires FEAT\_ETE, FEAT\_TRBE, FEAT\_FGT, and FEAT\_TRF.

The TRCDEVARCH.REVISION field identifies the presence of FEAT\_ETEv1p1.

For more information on FEAT\_FGT, see Arm® Architecture Reference Manual, for A-profile architecture [1].

For more information on FEAT\_ETEv1p1, see Chapter D1 Embedded Trace Extension.

# B1.1.6 FEAT\_BRBE, Branch Record Buffer Extension

FEAT\_BRBE provides a Branch record buffer for capturing control path history.

This feature is OPTIONAL in an Armv9.2 implementation.

This feature is supported in AArch64 only.

The ID\_AA64DFR0\_EL1.BRBE field identifies the presence of FEAT\_BRBE.

# B1.1.7 FEAT\_ETEv1p2, Embedded Trace Extension

FEAT\_ETEv1p2 extends FEAT\_ETE to support FEAT\_RME.

This feature is OPTIONAL in an Armv9.2 implementation.

This feature requires FEAT\_RME and FEAT\_ETEv1p1.

The TRCDEVARCH.REVISION field identifies the presence of FEAT\_ETEv1p2.

For more information on FEAT\_RME and FEAT\_ETEv1p2, see *Arm*® *Architecture Reference Manual Supplement, The Realm Management Extension (RME), for Armv9-A* [2].

# B1.1.8 FEAT\_BRBEv1p1, Branch Record Buffer Extension

FEAT\_BRBEv1p1 FEAT\_BRBEv1p1 extends FEAT\_BRBE to enable branch recording at EL3.

This feature is OPTIONAL in an Armv9.3 implementation.

This feature requires FEAT\_BRBE.

This feature is supported in AArch64 only.

The ID\_AA64DFR0\_EL1.BRBE field identifies the presence of FEAT\_BRBEv1p1.

For more information on FEAT\_BRBE, see Chapter F1 Branch Record Buffer Extension.

Part C The Transactional Memory Extension

# Chapter C1 Transactional Memory Extension

# C1.1 Transactions

- R<sub>TJXB</sub> A *transaction* is a group of instructions executing in *Transactional state*.
- R<sub>YQLB</sub> Instructions outside a transaction execute in *Non-transactional state*.

# C1.1.1 Transactional state

# C1.1.1.1 Entering transactional state: starting a transaction (TSTART)

When a TSTART instruction is committed for execution in Non-transactional state, it starts an outer transaction. R<sub>ZYKL</sub> When starting an outer transaction, the Processing Element (PE) enters Transactional state. R<sub>BMPK</sub> When a **ISTART** instruction is committed for execution in Transactional state it starts a transaction *nested* within the R<sub>ZFWF</sub> pre-existing transaction, or simply a nested transaction. The transactional nesting depth indicates the degree of nesting of a transaction. R<sub>DCDQ</sub> The architecture requires the maximum transactional nesting depth to be 255. R<sub>DNMF</sub> In Non-transactional state, the transactional nesting depth is 0. R<sub>RRJX</sub> When starting a transaction, the transactional nesting depth is incremented by 1. R<sub>XKHY</sub> In the rest of the document, unless explicitly prefixed with *outer* or *nested*, the term *transaction* will refer to an IWTLG outer transaction and all the nested transactions contained within.

# C1.1.1.2 Exiting transactional state by committing a transaction (TCOMMIT)

R <sub>hxmy</sub>	A transaction <i>commits</i> when a TCOMMIT instruction is committed for execution in Transactional state.
R <sub>ddfv</sub>	Transactional state is exited when committing an outer transaction.
R <sub>wyqk</sub>	When committing a transaction, the transactional nesting depth is decremented by 1.

# C1.1.1.3 Exiting transactional state by cancelling (TCANCEL) or failing a transaction

R<sub>LJYW</sub> A transaction *is canceled* when a TCANCEL instruction is committed for execution in Transactional state.

R<sub>CSXK</sub> A transaction *fails* when the PE exits transactional state for any reason other than the execution of a TCOMMIT instruction or the execution of a TCANCEL instruction.

R<sub>HVFD</sub> When a transaction fails or is canceled, Transactional state is exited, and execution continues at the instruction that follows the TSTART instruction of the outer transaction.

- $R_{MNVC}$  The result of the TSTART instruction of the outer transaction encodes the cause of the failure (see Section C1.2.1 *Failure causes*).
- $R_{VRLY}$  When a transaction fails or is canceled, the transactional nesting depth is set to 0.

# C1.1.2 Transactional reservation granule, read and write sets

- R<sub>XCXC</sub> The *transactional reservation granule* is defined as a contiguous memory block of size 2<sup>a</sup> bytes, formed by ignoring the least significant bits of a memory access.
- $R_{DVWQ}$  The size of the memory block is IMPLEMENTATION DEFINED in the range 4 512 words.
- R<sub>NYST</sub> The Exclusive Reservation Granule CTR\_EL0.ERG identifies the transactional reservation granule.

Below the notions of Location and read or write memory effects are as described in *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Basic definitions.* 

# C1.1.2.1 Transactional read set

- R<sub>RRZY</sub> The *transactional read set* of a transaction is defined to be the set of transactional reservation granules containing all Locations accessed by memory reads inside the transaction.
- $R_{KJCC}$  The reads in the transactional read set are referred to as *transactional reads*.

# C1.1.2.2 Transactional write set

- R<sub>XJNK</sub> The *transactional write set* of a transaction is defined to be the set of transactional reservation granules containing all Locations accessed by memory writes inside the transaction.
- R<sub>HWVK</sub> The writes in the transactional write set are referred to as *transactional writes*.
- R<sub>BLGB</sub> Limits to the transactional read set size and the transactional write set size are IMPLEMENTATION DEFINED.

# C1.2 Transaction failure

# C1.2.1 Failure causes

R <sub>bwyq</sub>	When a transaction fails or is canceled, the destination register of the TSTART instruction of the outer transaction encodes the cause of the failure as follows.
R <sub>sjjt</sub>	For causes that are due to direct or attempted execution of an instruction, only the cause generated by the instruction that appears first in program order is reported.
R <sub>ptgz</sub>	For causes that are not due to direct or attempted execution of an instruction, any number of causes may be reported.
$R_{YXLQ}$	When more than one cause is reported, then RTRY is set to the logical AND of the prescribed or expected RTRY value of each identified failure cause.
R <sub>yswy</sub>	RTRY, bit [15]
	When this bit is set it signifies that the transaction may commit on retry.
	When this bit is clear the software should assume that the transaction will not commit on retry.
	RTRY is not a failure cause.
R <sub>YDHF</sub>	REASON, bits [14:0]
	This field holds the 15 low order bits of the TCANCEL operand value when CNCL is 1 else this field is 0.
	Bits [63:25]
	Reserved, RESO.
$R_{\mathrm{TYHM}}$	TRIVIAL, bit [24]
	When this bit is set it signifies that the system is currently running the trivial implementation enabled by the bits described in C3.1.5 <i>ISS encoding for an exception from a TSTART instruction</i> .
	The prescribed RTRY value is 0.
R <sub>bxpb</sub>	INT, bit [23]
	When IMP=1, this bit indicates whether or not an unmasked interrupt was delivered in transactional state but not subsequently taken in non-transactional state due to being masked by the PE. See Section C1.7 <i>Interrupt masking</i> for more information.
	The prescribed RTRY value is 0.
R <sub>ttkv</sub>	DBG, bit [22]
	When this bit is set it signifies that a debug-related exception was encountered but not raised.
	The prescribed RTRY value is 0.
R <sub>STJB</sub>	NEST, bit [21]
	When this bit is set it signifies that the maximum transactional nesting depth was exceeded.
	The prescribed RTRY value is 0.
R <sub>RVBK</sub>	SIZE, bit [20]
	When this bit is set it signifies that the transaction failed because the transactional read set limit or the transactional write set limit was exceeded.
	The prescribed RTRY value is 0.

R<sub>SZFF</sub>

 $R_{XZDB}$ 

# ERR, bit [19] When this bit is set it signifies that an operation was attempted which is not architecturally permitted in Transactional state. This includes but is not limited to attempting to raise a synchronous exception, attempting to execute an instruction not permitted in Transactional state, or attempting to change Exception level. The prescribed RTRY value is 0. IMP, bit [18] When this bit is set it signifies a failure cause that does not fall under any of the other cases. The expected RTRY value is 1 if the transaction may commit on retrying and 0 otherwise.

RTRY must not systematically be set to 1 with IMP cause. This is because it could prevent the forward progress in finite time of at least one the threads that is accessing a location within the transactional read or write sets.

# R<sub>RMJK</sub> **MEM, bit [17]**

When this bit is set it signifies that the transaction failed because a transactional memory conflict was detected.

The expected RTRY value is 1.

# R<sub>KWHH</sub> CNCL, bit [16]

When this bit is set it signifies that the transaction was canceled by a  ${\scriptstyle \texttt{TCANCEL}}$  instruction.

The RTRY value is the most significant bit of the  ${\tt tCANCEL}$  immediate operand.

# C1.2.2 Transaction checkpoint

R<sub>PJGV</sub> The *transaction checkpoint* defines the following subset of the AArch64 state:

- Registers in AArch64 execution state: R0-R30, SP, ICC\_PMR\_EL1.
- AArch64 process state: NZCV, DAIF.
- If both floating-point and SVE are enabled: Z0-Z31, P0-P15, FFR, FPCR, FPSR.
- If floating-point is enabled and SVE is disabled or trapped: V0-V31, FPCR, FPSR.
- $R_{GKRW}$  It is IMPLEMENTATION DEFINED if any of the System registers encoded with op0==0b11 and CRn==0b1x11 are included in the transaction checkpoint.
- R<sub>QJYL</sub> No other System registers are included in the transaction checkpoint.

R<sub>BFYL</sub> When a transaction fails or is canceled, the subset of the AArch64 state defined by the transaction checkpoint is reverted to a state that is consistent with the PE having executed all of the instructions up to but not including the point in the instruction stream where Transactional state was entered, and none afterwards, with the following exceptions:

- The destination register of the TSTART instruction of the outer transaction is updated to encode the transaction failure cause.
- When executing at an Exception level that is constrained to use a vector length that is less than the maximum implemented vector length, the bits beyond the constrained length of Z0-Z31, P0-P15, and FFR are restored to a value of either zero or the value they had when Transactional state was entered. The choice between these options is IMPLEMENTATION DEFINED and can vary dynamically.
- R<sub>FFQR</sub> Writes by a failed or canceled transaction do not generate write Memory effects. For the definition of Memory effects, see *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Basic definitions*.

# Chapter C1. Transactional Memory Extension C1.2. Transaction failure

- RKBBS
   If SVE is disabled or trapped, the current vector length is considered to be constrained to 128 bits (see Arm® Architecture Reference Manual, for A-profile architecture [1] SVE Configurable vector length).
- R<sub>VQGT</sub> SPSel cannot be modified in Transactional state. For more information, see Section C1.8 *A64 instruction behavior in Transactional state*.

Chapter C1. Transactional Memory Extension C1.3. Memory model

# C1.3 Memory model

*Transactional Memory Extension* (TME) proposes the following additions to the memory ordering and observability rules described in the *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Definition of the Armv8 memory model.* 

# C1.3.1 External visibility

Adding the following definitions:

## **R**<sub>TCXC</sub> Locally-ordered-before

A read or a write RW1 is *Locally-ordered-before* a read or a write RW2 from the same Observer if and only if any of the following cases apply:

- RW1 is Dependency-ordered-before RW2.
- RW1 is Atomic-ordered-before RW2.
- RW1 is Barrier-ordered-before RW2.
- RW1 is Locally-ordered-before a read or a write that is Locally-ordered-before RW2.

## **R**<sub>KDFQ</sub> **Transactionally-observed-by**

A read or a write RW1 from an Observer is *Transactionally-observed-by* a read or a write RW2 from a different Observer if and only if any of the following cases apply:

- There is a read or a write RW3 in the same transaction as RW1, and RW3 is Observed-by RW2.
- There is a read or a write RW3 in the same transaction as RW2, and RW1 is Observed-by RW3.

Changing the definition of Barrier-ordered-before to the following:

#### **R**<sub>RBRW</sub> **Barrier-ordered-before**

Barrier instructions order prior Memory effects before subsequent Memory effects generated by the same Observer. A read or a write RW1 is *Barrier-ordered-before* a read or a write RW2 from the same Observer if and only if RW1 appears in program order before RW2 and any of the following cases apply:

- RW1 appears in program order before a DMB FULL that appears in program order before RW2.
- RW1 is a write W1 generated by an instruction with Release semantics and RW2 is a read R2 generated by an instruction with Acquire semantics.
- RW1 is generated by an instruction with Acquire semantics.
- RW2 is generated by an instruction with Release semantics.
- RW1 is a read R1 appearing in program order before a DMB LD that appears in program order before RW2.
- RW2 is a write W2 and either:
  - RW1 is a write W1 appearing in program order before a DMB ST that appears in program order before W2.
  - RW1 appears in program order before a write W3 generated by an instruction with Release semantics and W2 is Coherence-after W3.
- RW1 and RW2 are not in the same transaction, and at least one of RW1 or RW2 is in the read or write set of a committed transaction.
- RW1 appears in program order before a committed transaction that appears in program order before RW2.

Changing the definition of Ordered-before to the following:

# Chapter C1. Transactional Memory Extension C1.3. Memory model

#### R<sub>BXFO</sub> Ordered-before

An arbitrary pair of Memory effects is ordered if it can be linked by a chain of ordered accesses consistent with external observation. A read or a write RW1 is Ordered-before a read or a write RW2 if and only if any of the following cases apply:

- RW1 is Observed-by RW2.
- RW1 is Transactionally-observed-by RW2.
- RW1 is Locally-ordered-before RW2.
- RW1 is Ordered-before a read or a write that is Ordered-before RW2.
- IFMHNConflicts are a natural consequence of the pre-existing External visibility requirement. For more information, see<br/>Arm® Architecture Reference Manual, for A-profile architecture [1] Ordering constraint. A cycle in Ordered-before<br/>that involves a Transactionally-observed-by relation indicates a conflict.
- R<sub>ZRBP</sub> A transaction is said to be conflicting if and only if committing the transaction would violate the external visibility requirement, in which case the transaction fails with MEM cause.
- S<sub>JCSK</sub> In the event of repeated transactional conflicts the architecture does not guarantee forward progress for any transactions involved, and the software must take appropriate measures for example by setting a threshold after which the software takes a specific fallback path.

# C1.3.2 Atomicity

- ILWMY
   This section documents the behavior of the A64 Load-Exclusive and Store-Exclusive instructions, and all A64 atomic instructions (CAS, CASP, LD<OP>, and SWP) in Transactional state.
- R<sub>LJDF</sub> Transactional writes generated as side-effects from the above instructions follow the ordering and observability rules described in the previous section.
- R<sub>PNXP</sub> A transactional store to an address marked for exclusive access in the global monitor for any other PE:
  - Clears the marking if the transaction commits.
  - May clear the marking if the transaction fails or is canceled.
- R<sub>JFLH</sub> When entering Transactional state or exiting Transactional state by committing, canceling or failing a transaction:
  - The local monitor state of the executing PE transitions to the Open access state.
  - The final state of the global monitor state machine for the executing PE is IMPLEMENTATION DEFINED.
  - The global monitor state machine for any other PE is not affected.
- R<sub>NBWK</sub> If the global monitor state for a PE changes from Exclusive access to Open access because of entering or exiting Transactional state, an event is generated and held in the Event register for that PE.

S<sub>HBSY</sub> Inserting any of the A64 atomic primitive instructions inside a transaction does not provide any extra functionality to software. Sharing code among the transaction and its fallback path may lead to such instructions being executed in transactional state.

# C1.4 Transactions and memory attributes

I <sub>CBHX</sub>	Some system implementations might not support transactional accesses for all regions of the memory. This can apply to:
	• Any type of memory in the system that does not support hardware cache coherency.
	• Device memory, Non-cacheable memory, or memory that is treated as Non-cacheable, in an implementation that does support hardware cache coherency.
R <sub>fvgf</sub>	In such implementations, it is defined by the system which address ranges or memory types support transactional accesses.
R <sub>NZRZ</sub>	The memory types for which it is architecturally guaranteed that transactional accesses are supported are:
	• Inner Shareable, Inner Write-Back, Outer Write-Back Normal memory with Read allocation hints and Write allocation hints and not transient.
	• Outer Shareable, Inner Write-Back, Outer Write-Back Normal memory with Read allocation hints and Write allocation hints and not transient.
$R_{LMVV}$	If transactional accesses are not supported for an address range or memory type, then performing a transactional load or a transactional store to such a location fails the transaction with IMP cause.
I <sub>JXXM</sub>	Memory accesses generated by different instructions inside a transaction can have different shareability attributes.
R <sub>lsxt</sub>	When accesses to any two Locations generated by the same instruction inside a transaction have different shareability attributes then the results are CONSTRAINED UNPREDICTABLE. For more information, see <i>Arm</i> ® <i>Architecture Reference Manual, for A-profile architecture</i> [1] <i>Memory access restrictions.</i>
R <sub>dcwp</sub>	Accesses, including transactional accesses, by multiple PEs to a Location with mismatched attributes leads to CONSTRAINED UNPREDICTABLE behavior. For more information, see <i>Arm</i> ® <i>Architecture Reference Manual, for A-profile architecture</i> [1] <i>Mismatched memory attributes</i> .
## C1.5 Address translation

## C1.5.1 Transactional translation table walks

R<sub>YCTD</sub> Transactional memory accesses to a given address are permitted to perform translation table walks, except when the transactional memory access originates from EL0 and either of the following cases holds:

- The address is translated using TTBR0\_EL1, and TCR\_EL1.NFD0==1.
- The address is translated using TTBR1\_EL1, and TCR\_EL1.NFD1==1.
- The address is translated using TTBR0\_EL2, and TCR\_EL2.NFD0==1.
- The address is translated using TTBR1\_EL2, and TCR\_EL2.NFD1==1.
- $R_{MZBV}$  A transactional memory access that is not permitted to perform a translation table walk and would otherwise generate an exception in Non-transactional state fails the transaction with ERR cause without generating an exception.
- X<sub>WRWD</sub> This scheme addresses timing attacks on Kernel Address Space Layout Randomization. If TCR\_EL1.NFD1 is set, an EL0 transaction that attempts to probe the kernel address space will always fail with the same timing and the same failure cause because either there is a TLB miss and the transaction fails with ERR cause, or there is a TLB hit and a suppressed MMU permission fault (assuming TTBR1\_EL1 address range is protecting itself from EL0 accesses) fails the transaction with ERR cause. This way the malicious software should not be able to distinguish between the two cases.

## C1.5.2 Hardware management of the Access flag and dirty state

- R<sub>ZNNY</sub> TME requires that the implementation supports hardware management of the Access flag and dirty state. For more information, see *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Hardware management of the Access flag and dirty state.*
- R<sub>KGPQ</sub> Transactional memory accesses follow the rules for updating the Access flag and dirty state as described in *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Hardware management of the Access flag and dirty state* and *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Ordering of hardware updates to the translation tables.*
- R<sub>NCHW</sub> When hardware updating of the Access flag is enabled, updates to the stage 1 and stage 2 Access flag generated by memory accesses in Transactional state may become observable even if the transaction fails or is canceled.
- R<sub>SSNZ</sub> When hardware updating of the dirty state is enabled, updates to the stage 1 and stage 2 dirty state generated by memory accesses in Transactional state may become observable even if the transaction fails or is canceled.
- I<sub>LZDF</sub> Arm requires hardware management of the Access flag and dirty state for performance reasons.
- S<sub>JKDY</sub> Software management of the Access flag would mean that when a page is accessed for the first time inside a transaction, the transaction fails and is re-executed in Non-transactional state.
- I<sub>TMBP</sub> Arm requires allowing transactional dirty state updates to become observable even if the responsible transaction fails or is canceled for performance reasons. Otherwise, every time a page is written for the first time inside a transaction, then either the transaction fails which is bad for performance, or the hardware must manage the dirty state updates until the PE exits Transactional state which increases implementation complexity.

## C1.5.3 TLB shoot-down

R<sub>XVMC</sub> A TLBI by another PE that applies to a Location in the transactional read set or the transactional write set of the currently executing transaction causes that transaction to fail.

# Chapter C1. Transactional Memory Extension C1.5. Address translation

- I<sub>YJQH</sub> In order to provide this functionality, an implementation needs to either track the Virtual to Physical Address mappings for the Locations in the transactional read or write sets of the transaction that is currently executing, or fail the transaction on any invalidation by another PE. In the former case, if a transaction exceeds the IMPLEMENTATION DEFINED tracking limit of Virtual to Physical Address mappings, then the transaction fails.
- $I_{RFLJ}$  For performance reasons, Arm recommends that the implementation does not fail the transaction if the ASID and VMID of an invalidation by another PE, does not match the one of the currently executing transaction.

### C1.5.4 Translation table modifications inside transactions

IThe required break-before-make sequence described in the Arm® Architecture Reference Manual, for A-profile<br/>architecture [1] General TLB maintenance requirements for updating translation table entries cannot be executed<br/>inside a transaction, since the required TLBI and DSB instructions lead to transaction failure (see Table C1.4 and Table<br/>C1.6).

## C1.6 Modification of instructions in Transactional state

I <sub>ZMVM</sub>	The Arm architecture does not require the hardware to ensure coherency between instruction caches and memory, even for shared memory locations. For more information, see <i>Arm</i> ® <i>Architecture Reference Manual, for A-profile architecture</i> [1] <i>Implication of caches for the application programmer.</i>
R <sub>rlts</sub>	TME follows the rules for concurrent modification and execution of instructions as explained in <i>Arm</i> ® <i>Architecture Reference Manual, for A-profile architecture</i> [1] <i>Concurrent modification and execution of instructions.</i>
R <sub>CLBS</sub>	TME does not guarantee that a transactional thread of execution T is isolated from a non-transactional thread of execution making modifications to the instruction stream of T.
	See also Table C1.6 for the behavior of ISB and DSB instructions in Transactional state.
I <sub>CVKD</sub>	This implies that a transactional thread of execution cannot modify its own instruction stream, or other instruction streams using the mechanism suggested in Arm® Architecture Reference Manual, for A-profile architecture

streams using the mechanism suggested in *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Concurrent modification and execution of instructions*, since transactional writes are not observable until a transaction commits and the DSB instruction required for synchronization of the modifications fails the transaction.

## C1.7 Interrupt masking

R <sub>ttsq</sub>	In Transactional state, interrupts are pended, and unmasked interrupts are taken when Transactional state is exited.
R <sub>chzk</sub>	In the absence of a specific requirement to take an interrupt, it is IMPLEMENTATION DEFINED if the delivery of an unmasked interrupt fails the transaction, but the architecture requires that the interrupt is taken in finite time. For more information, see <i>Arm</i> ® <i>Architecture Reference Manual, for A-profile architecture</i> [1] <i>Prioritization and recognition of interrupts</i> .
R <sub>bfms</sub>	If the delivery of an unmasked interrupt fails the transaction, the failure cause reported is IMP.
I <sub>LHSC</sub>	Transactional code with sufficient privileges can change the value of DAIF or ICC_PMR_EL1 to mask or unmask interrupts.
R <sub>NXXN</sub>	A transaction fails with IMP cause and INT set if both of the following happen:
	<ul> <li>an unmasked interrupt delivered to a PE leads to the currently executing transaction on the PE to fail, and</li> <li>upon restoring DAIF and ICC_PMR_EL1 the interrupt becomes masked again and will not be taken.</li> </ul>
$X_{MLVZ}$	If the transaction fails or is canceled the DAIF and ICC_PMR_EL1 registers are restored to the values they held before entering Transactional state. This action will affect the masking or unmasking of interrupts before the first non-transactional instruction executes. If the implementation decides to fail the transaction when the interrupt is delivered, then after the values of DAIF and ICC_PMR_EL1 are restored to their pre-transactional state, the interrupt will be masked and will not be taken. But if the transaction restarts then, as soon as interrupts are transactionally re-enabled, the transaction will fail because there is a pending interrupt. To avoid a livelock this is

reported as a non-restartable failure. For more information, see Section C1.2.2 Transaction checkpoint.

## C1.8 A64 instruction behavior in Transactional state

 R<sub>NHND</sub> Transactional state changes the execution of some A64 instructions. This section includes the affected instructions and their expected behavior in Transactional state.
 R<sub>QHYS</sub> Any instruction not included in this section behaves the same in Transactional state as in Non-transactional state.
 R<sub>SHQC</sub> • Exception level changes cannot occur. Executing an instruction that would otherwise generate an Exception

level change fails the transaction with ERR cause as described in this document.

 R<sub>LXPV</sub> Synchronous exceptions are suppressed and fail the transaction with ERR cause. See Sections C2.1.1 Breakpoint Instruction exceptions, C2.1.2 Breakpoint exceptions, and C2.1.3 Watchpoint exceptions for details.

#### Table C1.1: Exception generating instructions

Mnemonic	Instruction	Behavior
BRK	Breakpoint Instruction	See Section C2.1.1 Breakpoint Instruction exceptions
HLT	Halt Instruction	See Section C2.2.2 Halting Instruction debug event
HVC	Generate exception targeting EL2	Transaction fails with ERR cause
SMC	Generate exception targeting EL3	Transaction fails with ERR cause
SVC	Generate exception targeting EL1	Transaction fails with ERR cause

#### Table C1.2: Exception return instructions

Mnemonic	Instruction	Behavior
ERET	Exception return using current ELR and SPSR	Transaction fails with ERR cause
eretaa, eretab	Exception return with pointer authentication	Transaction fails with ERR cause

#### Table C1.3: System register instructions

Mnemonic	Instruction	Behavior
MRS	Move System register to general-purpose register	See Section C1.8.1 MRS
MSR (register)	Move general-purpose register to System register	See Section C1.8.2 MSR (register)
MSR (immediate)	Move immediate to PSTATE field	See Section C1.8.3 MSR (immediate)

#### Table C1.4: System instructions

Mnemonic	Instruction	Behavior
SYS	System instruction	See Section C1.8.4 SYS and SYSL

#### Chapter C1. Transactional Memory Extension C1.8. A64 instruction behavior in Transactional state

Mnemonic	Instruction	Behavior
SYSL	System instruction with result	See Section C1.8.4 SYS and SYSL
IC	Instruction cache maintenance	Transaction fails with ERR cause
DC except DC ZVA	Data cache maintenance	Transaction fails with ERR cause
DC ZVA	Data cache zero	Same as in Non-transactional state
AT	Address translation	Transaction fails with ERR cause
TLBI	TLB Invalidate	Transaction fails with ERR cause

#### Table C1.5: Hint instructions

Mnemonic	Instruction	Behavior
NOP	No operation	Same as in Non-transactional state
YIELD	Yield hint	Same as in Non-transactional state
WFE	Wait for event	See Section C1.8.5 Wait for Event
WFI	Wait for interrupt	Transaction fails with ERR cause
SEV	Send event	Same as in Non-transactional state
SEVL	Send event local	Same as in Non-transactional state
HINT	Unallocated hint	Same as in Non-transactional state

### Table C1.6: Barrier and **CLREX** instructions

Mnemonic	Instruction	Behavior
CLREX	Clear exclusive monitor	Same as in Non-transactional state
DSB	Data synchronization barrier	Transaction fails with ERR cause
DMB	Data memory barrier	See C1.8.6 DMB
ESB	Error synchronization barrier	Transaction fails with ERR cause
ISB	Instruction synchronization barrier	See C1.8.7 ISB
PSB CSYNC	Profiling synchronization barrier	Same as in Non-transactional state
TSB CSYNC	Trace synchronization barrier	Same as in Non-transactional state

## C1.8.1 MRS

 $R_{KTMD}$  Registers encoded with op0==0b10 are not accessible at any Exception level.

Registers encoded with op0==0b11 and CRn==12, except ICC\_HPPIR0\_EL1, ICC\_HPPIR1\_EL1, ICC\_RPR\_EL1, are not accessible at any Exception level.

#### Chapter C1. Transactional Memory Extension C1.8. A64 instruction behavior in Transactional state

- R<sub>VJST</sub> If enhanced nested virtualization is enabled and the read of a permitted System register is transformed to a read from memory, then the generated read is considered transactional.
- $R_{MCFP}$  Attempting to read a register that is not accessible at the current Exception level fails the transaction with ERR cause without trapping.
- R<sub>KPDH</sub> If a read from memory generates any exception, the exception is suppressed and the transaction fails with ERR cause without trapping.

## C1.8.2 MSR (register)

- R<sub>CKFL</sub> Registers FPCR, FPSR, NZCV, DAIF, ICC\_PMR\_EL1, and PMSWINC\_EL0 are accessible at the same Exception levels as in Non-transactional state.
- $R_{STQJ}$  All other registers are not accessible at any Exception level.
- $R_{XZGW}$  Attempting to write a register that is not accessible at the current Exception level fails the transaction with ERR cause without trapping.

## C1.8.3 MSR (immediate)

$R_{\rm MNFL}$	Only the instruction forms that select the MSR DAIFSet and MSR DAIFClr instructions are defined.
R <sub>SGNZ</sub>	All other encodings are reserved, and the corresponding instructions are UNDEFINED.
R <sub>DNMG</sub>	Attempting to execute an UNDEFINED instruction fails the transaction with ERR cause without trapping.

## C1.8.4 SYS and SYSL

$R_{\rm LKNM}$	The accessibility of the instructions encoded with op $0=0b01$ and CRn= $0b1x11$ is IMPLEMENTATION DEFINED.
R <sub>GKLF</sub>	Attempting to execute an undefined instruction fails the transaction with ERR cause without trapping.

## C1.8.5 Wait for Event

If executing a WFE instruction in Non-transactional state would trap to a higher Exception level, then the transaction R<sub>BXPX</sub> fails with **ERR** cause without trapping. Otherwise, the WFE instruction behaves the same as in Non-transactional state. A transaction that has entered low-power state due to the execution of a WFE instruction is called a *waiting* R<sub>GPGL</sub> transaction. R<sub>FCPL</sub> A PE that enters a low-power state continues to track and respond to transactional conflicts with memory accesses from other PEs. It is IMPLEMENTATION DEFINED whether a waiting transaction that receives a WFE wake-up event resumes  $R_{\rm GFJL}$ execution without failing. For more information, see Arm® Architecture Reference Manual, for A-profile architecture [1] Wait for Event mechanism and Send event. A waiting transaction is permitted to fail for any IMPLEMENTATION DEFINED reason before a wake-up event is R<sub>KYSZ</sub> received Arm recommends that a waiting transaction fails on a transactional conflict with another PE, for performance IPMZF reasons.

 $I_{\text{FFTN}}$  Arm recommends that waiting transactions do not fail upon receiving a wake-up event that is not an interrupt that must be taken, for performance reasons.

The following is a non-exhaustive list of wake-up events that could safely resume a transaction:

- The execution of an SEV instruction on any other PE in the multiprocessor system.
- An event sent by the timer event stream for the PE. For more information, see *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Event streams.*
- R<sub>LPBD</sub> A masked interrupt.

### C1.8.6 DMB

R<sub>ZVBJ</sub>

- R<sub>SHWX</sub> Transactional accesses to Device or Normal Non-cacheable memory that appear before the DMB in program order are merged with transactional accesses to Device or Normal Non-cacheable memory of the same type (read or write) to the same Location that appear in program order after the DMB, if they are executed in the same transaction.
- R<sub>XMCB</sub> If transactional accesses, executing in the same transaction containing the DMB, access the same memory-mapped peripheral of arbitrary system-defined size, then it is not guaranteed that accesses in program order before the DMB that are accessing Device or Normal Non-cacheable memory will arrive at the peripheral before accesses in program order after the DMB that are accessing Device or Normal Non-cacheable memory.

## C1.8.7 ISB

- R<sub>NLMZ</sub> Executing an ISB instruction in Transactional state is a *Context synchronization event*, with the same effects of a Context synchronization event in Non-transactional state except that unmasked interrupts that are pending at the time of the Context synchronization event are not required to be taken.
- $R_{YHLW}$  If halting is allowed, any Halting debug event that is pending before the ISB instruction is executed fails the transaction with DBG cause.
- R<sub>JVGJ</sub> It is IMPLEMENTATION DEFINED whether or not the transaction fails if there are pending unmasked interrupts when the ISB instruction is executed.
- $I_{\text{NMWC}}$  If the first instruction after exiting Transactional state generates a synchronous exception, then the architecture does not define whether the PE takes the interrupt or the synchronous exception first.

See also Section C1.7 Interrupt masking.

## C1.8.8 First-fault and Non-fault load instructions

- IHMEWSVE provides a First-fault option for some SVE vector load instructions. For more information, see Arm®<br/>Architecture Reference Manual, for A-profile architecture [1] Glossary.
- R<sub>NMXZ</sub> In Transactional state, SVE's First-fault option causes memory access faults to be suppressed without causing the transaction to fail if they do not occur as a result of the First active element of the vector.

Instead, the FFR is updated to indicate which of the active vector elements were not successfully loaded (see *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *FFR, First Fault Register*).

 IGHCR
 SVE provides a Non-fault option for some SVE vector load instructions. For more information, see Arm®

 Architecture Reference Manual, for A-profile architecture [1] Glossary.

#### Chapter C1. Transactional Memory Extension C1.8. A64 instruction behavior in Transactional state

R<sub>QVYD</sub> In Transactional state, SVE's Non-fault option causes all memory access faults to be suppressed without causing the transaction to fail.

Instead, the FFR is updated to indicate which of the active Vector elements were not successfully loaded (see *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *FFR, First Fault Register*).

Chapter C1. Transactional Memory Extension C1.9. Reset

## C1.9 Reset

- R<sub>KFBV</sub> All the rules described in the *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Reset* section apply whether or not the PE is in Transactional state when a Cold or a Warm reset is asserted.
- R<sub>ZGNK</sub> If the PE resets to AArch64 state using either a Cold or a Warm reset, the PE resets to Non-transactional state.

Chapter C1. Transactional Memory Extension C1.10. Identification mechanism

IWFVR

## C1.10 Identification mechanism

R<sub>XXMT</sub> The implementation of TME is identified by ID\_AA64ISAR0\_EL1.TME.

Although TME defines no instruction enables and disables, or trap controls, Arm recommends the addition of an instruction disable control in ACTLR\_ELx for the highest implemented Exception level which if set has the following effect:

- The bits in ID\_AA64ISAR0\_EL1.TME are RES0.
- The TME instructions are UNDEFINED at EL0 and above.

# Chapter C2 Debug, PMU, Trace

## C2.1 Self-hosted debug

## C2.1.1 Breakpoint Instruction exceptions

- R<sub>BTRM</sub> In Transactional state, executing a *breakpoint instruction* fails the transaction with a DBG cause, without raising a Breakpoint Instruction exception. For more information on breakpoint instructions, see *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Breakpoint Instruction exceptions.*
- IFDMBA transaction with a breakpoint instruction cannot make forward progress; it will always fail. The software is<br/>responsible for reading the failure information returned by TSTART and acting accordingly.

## C2.1.2 Breakpoint exceptions

- R<sub>HLHZ</sub> In Transactional state, Breakpoint exceptions are suppressed and fail the transaction with a DBG cause. For more information on breakpoint exceptions, see *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Breakpoint exceptions.*
- $I_{VMWG}$  A hardware breakpoint will continuously fail a restarting transaction until either the breakpoint conditions are not met (*e.g.*, the transactional code follows a different execution path), or the breakpoint is disabled. It is the responsibility of the software to detect this situation and act accordingly.

## C2.1.3 Watchpoint exceptions

- R<sub>WSMX</sub> In Transactional state, Watchpoint exceptions are suppressed and fail the transaction with a DBG cause. For more information on watchpoint exceptions, see *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Watchpoint exceptions*.
- $I_{QHCS}$  A hardware watchpoint will continuously fail a restarting transaction until either the watchpoint conditions are not met (*e.g.*, the transactional code accesses different Locations), or the watchpoint is disabled. It is the responsibility of the software to detect this situation and act accordingly.

## C2.1.4 Software Step exceptions

- R<sub>TCSR</sub> In Non-transactional state, executing a TSTART instruction when software step is active-not-pending fails the transaction with DBG cause. For more information on active-not-pending, see *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Software Step exceptions.*
- $I_{VYYF}$  Enabling or disabling software step is not possible in Transactional state because attempting to update MDSCR\_EL1.SS fails the transaction. For more information, see Section C1.8.2 *MSR* (*register*).
- R<sub>JNVJ</sub> If PSTATE.D is cleared inside a transaction and MDSCR\_EL1.SS is 1 when entering Transactional state, the transaction fails with DBG cause.

## C2.2 External debug

For the definitions of the various Halting debug events, see Arm® Architecture Reference Manual, for A-profile architecture [1] Halting Debug Events.

## C2.2.1 Breakpoint and Watchpoint debug events

R<sub>CLHP</sub> In Transactional state, a Breakpoint debug event or a Watchpoint debug event that would otherwise cause entry to Debug state, fails the transaction with DBG cause without entering Debug state.

For more information, see *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Breakpoint and Watchpoint debug events.* 

## C2.2.2 Halting Instruction debug event

- $R_{CVJX}$  If EDSCR.HDE == 0 or if halting is prohibited, then executing a HLT instruction in Transactional state fails the transaction with ERR cause.
- $R_{XHFX}$  If EDSCR.HDE == 1 and halting is allowed, then executing a HLT instruction in Transactional state fails the transaction with a DBG cause without entering Debug state.

For more information, see Arm® Architecture Reference Manual, for A-profile architecture [1] Halt Instruction debug event.

## C2.2.3 Halting Step debug events

- R<sub>BWLB</sub> In Non-transactional state, executing a TSTART instruction when *Halting step* is active-not-pending fails the transaction with DBG cause. For more information on *Halting step*, see *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Halting Step debug events*.
- $I_{GTHQ}$  Enabling or disabling Halting step is not possible in Transactional state because attempting to update EDECR.SS fails the transaction as per Section C1.8.2 *MSR (register)*.

For more information, see Arm® Architecture Reference Manual, for A-profile architecture [1] Halting Step debug events.

## C2.2.4 External Debug Request debug event

R<sub>BWYJ</sub> If halting is allowed, all of the following applies:

- External Debug Request debug events asserted in Transactional state are pended.
- Unmasked External Debug Request debug events are taken when the *Processing Element* (PE) exits Transactional state.
- In the absence of a *Context synchronization event*, it is IMPLEMENTATION DEFINED if the delivery of an unmasked External Debug Request debug event fails the transaction, but the architecture requires that the External Debug Request debug event is taken in finite time as per *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Synchronization and External Debug Request debug events.*
- If the delivery of an unmasked External Debug Request debug event fails the transaction, the failure cause reported is DBG.

See also:

• External Debug Request debug event in the Arm® Architecture Reference Manual, for A-profile architecture [1].

Chapter C2. Debug, PMU, Trace C2.2. External debug

• C1.8.7 ISB.

### C2.2.5 Reset Catch debug event

R<sub>BJTP</sub> If halting is allowed, all of the following applies:

- *Reset Catch* debug events asserted in Transactional state are pended and are taken when the PE exits Transactional state.
- In the absence of a *Context synchronization event*, it is IMPLEMENTATION DEFINED if the delivery of a Reset Catch debug event fails the transaction, but the architecture requires that the Reset Catch debug event is taken in finite time as per *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Synchronization and Halting debug events*.
- If the delivery of a Reset Catch debug event fails the transaction, the failure cause reported is DBG.

See also:

- Reset Catch debug events in the Arm® Architecture Reference Manual, for A-profile architecture [1].
- C1.8.7 *ISB*.

## C2.2.6 Other Halting debug events

- I\_WIFXException Catch debug events cannot occur inside a transaction because an exception entry or exception return<br/>cannot occur inside a transaction. For more information on Exception Catch, see Arm® Architecture Reference<br/>Manual, for A-profile architecture [1] Exception Catch debug event.
- I JYVROS Unlock Catch debug events, and Software Access debug events cannot occur inside a transaction because they<br/>are generated by accesses to System registers that cannot occur inside a transaction.

See also:

- OS Unlock Catch debug event in the Arm® Architecture Reference Manual, for A-profile architecture [1].
- Software Access debug event in the Arm® Architecture Reference Manual, for A-profile architecture [1].

### C2.2.7 Behavior in Debug state

R <sub>fkxf</sub>	The TCOMMIT instruction is unchanged in Debug state.
I <sub>fdrg</sub>	TCOMMIT follows the rules described in the <i>Any instruction that is</i> UNDEFINED <i>in Non-debug state</i> topic of the <i>Arm</i> ® <i>Architecture Reference Manual, for A-profile architecture</i> [1] since the PE cannot enter Transactional state in Debug state and TCOMMIT is UNDEFINED in Non-transactional state.
R <sub>RVKB</sub>	TCANCEL and TTEST are CONSTRAINED UNPREDICTABLE in Debug state.
I <sub>ZKFG</sub>	TCANCEL and TTEST follow the rules described in the Arm® Architecture Reference Manual, for A-profile architecture [1] All other instructions.
R <sub>NQSW</sub>	TSTART is CONSTRAINED UNPREDICTABLE in Debug state.
R <sub>XYLB</sub>	TSTART behaves in one of the following ways:
	• It is undefined.

- It executes as a NOP.
- It does not enter Transactional state and it returns an UNKNOWN value.

## C2.2.8 The PC Sample-based Profiling Extension

# Chapter C2. Debug, PMU, Trace C2.2. External debug

- $R_{NPQB}$  All the rules described in *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *The PC Sample-based Profiling Extension* chapter apply to a PE in Transactional state too.
- R<sub>QCCR</sub> Additionally, *Transactional Memory Extension* (TME) extends PPMPCSR to indicate if a sample references an instruction executed in Transactional state or Non-transactional state.
- Like in Non-transaction state, only reference instructions that were committed for execution are sampled in Transactional state.
- $I_{VYCF}$  Samples can reference instructions from failed or canceled transactions.

## C2.3 The Statistical Profiling Extension

## C2.3.1 Memory accesses by profiling operations

- R<sub>TYGM</sub> The profiling operation executes independently of the instructions that are executed on the PE and acts as a separate memory observer from the PE in the system. For more information, see *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Synchronization and Statistical Profiling*.
- R<sub>XXLF</sub> If a profiling write operation overlaps with the read-set or write-set of a transaction, it is constraint UNPREDICTABLE whether:
  - The write has the same effect on the transaction as a store by any other Observer to that address.
    - The write has no effect on this transaction.
- R<sub>ZVWK</sub> A profiling operation executes independently of the instruction or instructions that are executed on the PE and acts as a separate memory observer from the PE in the system.
- R<sub>TSLS</sub> Writes to the Profiling Buffer generated by profiling operations in Transactional state are considered non-transactional and as such:
  - They are not part of the transactional write set.
  - They are observable even if the transaction fails or is canceled.
- R<sub>GJXT</sub> For a sampled operation, if the operation is executed in Transactional state then Events packet.E[16] (Transactional) is set to 1.
- S<sub>PHDN</sub> Software can use PMSEVFR\_EL1[16] to filter recording of sampled operations based on the Transactional flag.

## C2.3.2 Events packet payload

TME extends existing the Statistical Profiling Extension (SPE) protocol with the following events packet payload:

R<sub>QPZV</sub> **E[16], byte 2 bit [0]** 

If TME is not implemented, this bit reads-as-zero. The possible values of this bit are:

- 0 Operation executed in Non-transactional state.
- 1 Operation executed in Transactional state.

## C2.3.3 Profile Buffer management interrupts

I<sub>NTMY</sub> See Section C1.7 *Interrupt masking* for the treatment of interrupts in Transactional state.

Chapter C2. Debug, PMU, Trace C2.4. The Embedded Trace Extension

## C2.4 The Embedded Trace Extension

For all information, see Chapter D1 Embedded Trace Extension.

## C2.5 The Performance Monitors Extension

## C2.5.1 Event filtering

I <sub>WKDW</sub>	TME extends the filtering capabilities of the PMU to enable filtering by Transactional state.
R <sub>NDRV</sub>	For each <i>Attributable</i> event, if the value of PMEVTYPER <n>_EL0.T is 1, then the event is counted only if the PE is in Transactional state.</n>
	Otherwise, for each Unattributable event, it is IMPLEMENTATION DEFINED whether the filtering applies.
$R_{LFKP}$	TME adds new events that count transitions between Transactional and Non-transactional states. It is IMPLE- MENTATION DEFINED if these events are considered to occur in Transactional or Non-transactional state. See the description of the individual events in Table C2.2 for more details.
I <sub>lnqd</sub>	For the definition of <i>Attributable</i> and <i>Unattributable</i> , see <i>Arm</i> ® <i>Architecture Reference Manual</i> , for A-profile architecture [1] Attributability.

## C2.5.2 Accuracy of event filtering

- $\mathbb{R}_{QJQP}$  TME does not require filtering by Transactional state to be accurate. For more information, see *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Accuracy of event filtering.*
- $I_{WXMC}$  For many events, during a transition between Transactional and Non-transactional states, events generated by instructions executed in one state can be counted in the other state.

#### R<sub>VTYX</sub> It is not permitted for the following events to be counted in the wrong state:

- Any event classified as Instruction architecturally executed.
- Any event classified as Instruction architecturally executed, Condition code check pass.
- EXC\_TAKEN, Exception taken.
- IVMRVFor the definition of Instruction architecturally executed, and Instruction architecturally executed, Condition<br/>code check pass, see Arm® Architecture Reference Manual, for A-profile architecture [1] PMU events and event<br/>numbers.
- R<sub>FWHG</sub> TME adds the following *required* events.

### Table C2.2: TME related events

Number	Туре	Mnemonic	Description
0x4030	Arch	TSTART_RETIRED	See C2.5.3 TSTART_RETIRED
0x4031	Arch	TCOMMIT_RETIRED	See C2.5.4 TCOMMIT_RETIRED
0x4032	Arch	TME_TRANSACTION_FAILED	See C2.5.5 TME_TRANSACTION_FAILED
0x4034	Arch	TME_INST_RETIRED_COMMITTED	See C2.5.6 TME_INST_RETIRED_COMMITTED
0x4035	Microarch	TME_CPU_CYCLES_COMMITTED	See C2.5.7 TME_CPU_CYCLES_COMMITTED
0x4038	Microarch	TME_FAILURE_CNCL	See C2.5.8 TME_FAILURE_CNCL
0x403A	Microarch	TME_FAILURE_ERR	See C2.5.9 TME_FAILURE_ERR

Number	Туре	Mnemonic	Description
0x403B	Microarch	TME_FAILURE_IMP	See C2.5.10 TME_FAILURE_IMP
0x403C	Microarch	TME_FAILURE_MEM	See C2.5.11 TME_FAILURE_MEM
0x4039	Microarch	TME_FAILURE_NEST	See C2.5.12 TME_FAILURE_NEST
0x403D	Microarch	TME_FAILURE_SIZE	See C2.5.13 TME_FAILURE_SIZE
0x403E	Microarch	TME_FAILURE_TLBI	See C2.5.14 TME_FAILURE_TLBI
0x403F	Microarch	TME_FAILURE_WSET	See C2.5.15 TME_FAILURE_WSET

## C2.5.3 TSTART\_RETIRED

R<sub>NRPB</sub> The counter increments for every architecturally executed TSTART instruction that starts an outer transaction.

R<sub>HKGP</sub> If PMEVTYPER<n>\_EL0.T is 1, it is IMPLEMENTATION DEFINED whether or not TSTART\_RETIRED increments the counter.

## C2.5.4 TCOMMIT\_RETIRED

- R<sub>CKYT</sub> The counter increments for every architecturally executed TCOMMIT instruction that commits an outer transaction.
- R<sub>XCGL</sub> If PMEVTYPER<n>\_EL0.T is 1, it is IMPLEMENTATION DEFINED whether or not TCOMMIT\_RETIRED increments the counter.

## C2.5.5 TME\_TRANSACTION\_FAILED

R<sub>YVWS</sub> The counter increments for every transaction that fails or is canceled.

R<sub>JKPJ</sub> If PMEVTYPER<n>\_EL0.T is 1, it is IMPLEMENTATION DEFINED whether or not TME\_TRANSACTION\_FAILED increments the counter.

## C2.5.6 TME\_INST\_RETIRED\_COMMITTED

- R<sub>LPZF</sub> The counter increments for every architecturally executed instruction in Transactional state if the currently executing transaction commits.
- $I_{WBGV}$  It is permissible for an implementation to limit the increment that the execution of a transaction can generate to the counter to a maximum value of  $2^{32}$ -1.
- $I_{CJMQ}$  Two possible implementations of this functionality are:
  - The implementation accumulates events to the counter directly. If the transaction fails, the counter is restored to the value it had when the transaction started.
    - The implementation accumulates events without updating the counter. If the transaction commits, the counter is updated with the accumulated value.

## C2.5.7 TME\_CPU\_CYCLES\_COMMITTED

#### Chapter C2. Debug, PMU, Trace C2.5. The Performance Monitors Extension

R <sub>RMSG</sub>	The counter increments on every cycle the PE is in Transactional state if the currently executing transaction commits.
R <sub>dsfd</sub>	All counters are subject to changes in clock frequency, including when a WFI or WFE instruction stops the clock. This means that it is CONSTRAINED UNPREDICTABLE whether or not TME_CPU_CYCLES_COMMITTED continues to increment when the clocks are stopped by WFI and WFE instructions.
R <sub>JBQT</sub>	In a multithreaded implementation, TME_CPU_CYCLES_COMMITTED counts each cycle for the processor for which this PE thread was active and could issue an instruction. For more information, see <i>Arm</i> ® <i>Architecture Reference Manual, for A-profile architecture</i> [1] <i>Cycle event counting on multithreaded implementations</i> .
I <sub>WMBD</sub>	It is permissible for an implementation to limit the increment that the execution of a transaction can generate to the counter to a maximum value of $2^{32}$ -1.
I <sub>CFNH</sub>	Two possible implementations of this functionality are:
	• The implementation accumulates events to the counter directly. If the transaction fails, the counter is restored to the value it had when the transaction started.

• The implementation accumulates events without updating the counter. If the transaction commits, the counter is updated with the accumulated value.

## C2.5.8 TME\_FAILURE\_CNCL

 $R_{BTWV}$  The counter increments for every transaction that fails with CNCL cause.

R<sub>LVHX</sub> If PMEVTYPER<n>\_EL0.T is 1, it is IMPLEMENTATION DEFINED whether or not TME\_FAILURE\_CNCL increments the counter.

## C2.5.9 TME\_FAILURE\_ERR

R<sub>NJXX</sub> The counter increments for every transaction that fails with ERR cause.

R<sub>XDTJ</sub> If PMEVTYPER<n>\_EL0.T is 1, it is IMPLEMENTATION DEFINED whether or not TME\_FAILURE\_ERR increments the counter.

## C2.5.10 TME\_FAILURE\_IMP

R<sub>TCHY</sub> The counter increments for every transaction that fails with IMP cause.

R<sub>SFBT</sub> If PMEVTYPER<n>\_EL0.T is 1, it is IMPLEMENTATION DEFINED whether or not TME\_FAILURE\_IMP increments the counter.

## C2.5.11 TME\_FAILURE\_MEM

- $R_{FFTX}$  The counter increments for every transaction that fails with MEM cause.
- R<sub>ZTDY</sub> If PMEVTYPER<n>\_EL0.T is 1, it is IMPLEMENTATION DEFINED whether or not TME\_FAILURE\_MEM increments the counter.

## C2.5.12 TME\_FAILURE\_NEST

 $R_{LRJQ}$  The counter increments for every transaction that fails with NEST cause.

R<sub>QWVR</sub> If PMEVTYPER<n>\_EL0.T is 1, it is IMPLEMENTATION DEFINED whether or not TME\_FAILURE\_NEST increments the counter.

## C2.5.13 TME\_FAILURE\_SIZE

R<sub>LDPC</sub> The counter increments for every transaction that fails with SIZE cause.

R<sub>BZTQ</sub> If PMEVTYPER<n>\_EL0.T is 1, it is IMPLEMENTATION DEFINED whether or not TME\_FAILURE\_SIZE increments the counter.

## C2.5.14 TME\_FAILURE\_TLBI

- R<sub>MXRY</sub> The counter increments for every transaction that fails with IMP cause due to the execution of a TLBI instruction by another PE.
- R<sub>FFTW</sub> If PMEVTYPER<n>\_EL0.T is 1, it is IMPLEMENTATION DEFINED whether or not TME\_FAILURE\_TLBI increments the counter.

## C2.5.15 TME\_FAILURE\_WSET

- R<sub>BSJR</sub> The counter increments for every transaction that fails with SIZE cause due to a memory access that causes an eviction of an entry from the transactional write set.
- R<sub>QZHV</sub> If PMEVTYPER<n>\_EL0.T is 1, it is IMPLEMENTATION DEFINED whether or not TME\_FAILURE\_WSET increments the counter.

### C2.5.16 Behavior on overflow

- R<sub>RGWF</sub> A Performance Monitors counter overflow while in Transactional state behaves the same as in Non-transactional state. For more information, see *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Behavior on overflow*.
- R<sub>DGMD</sub> A Performance Monitors counter that is configured to count the TME\_INST\_RETIRED\_COMMITTED or the TME\_CPU\_CYCLES\_COMMITTED events does not set the overflow status bit in PMOVSCLR if the currently executing transaction fails.
- R<sub>PPFR</sub> A Performance Monitors counter that is configured to count the TME\_INST\_RETIRED\_COMMITTED or the TME\_CPU\_CYCLES\_COMMITTED events does not generate an overflow interrupt request in Transactional state.
- $I_{KHXN}$  Two possible implementations of this functionality are:
  - The implementation accumulates events to the counter directly and sets the overflow status bit when the counter overflows. If the system is programmed to generate an interrupt on overflow, the interrupt is not generated until the transaction commits. If the transaction fails, both the counter and the overflow status bit are restored to the value they had when the transaction started, and no interrupt is generated.
  - The implementation accumulates events without updating the counter. If the transaction commits, the counter is updated with the accumulated value. If the counter update overflows the counter value, then the overflow status bit is set, and if the system is programmed to generate an interrupt on overflow, then an interrupt is generated.

# Chapter C3 System registers

Transactional Memory Extension (TME) extends existing AArch64 registers with the following fields.

## C3.1 General system control registers

## C3.1.1 CTR\_EL0

### R<sub>LCCW</sub> **ERG, bits [23:20]**

Exclusives reservation granule, and, if TME is implemented, transactional reservation granule. Log<sub>2</sub> of the number of words of the maximum size of the reservation granule for the Load-Exclusive and Store-Exclusive instructions, and, if TME is implemented, for detecting transactional conflicts.

A value of Ob0000 indicates that this register does not provide granule information and the architectural maximum of 512 words (2KB) must be assumed.

Value Ob0001 and values greater than Ob1001 are reserved.

## C3.1.2 ID\_AA64ISAR0\_EL1

R<sub>VJLM</sub> **TME, bits [27:24]** 

Indicates whether TME instructions are implemented. Defined values are:

0000 No TME instructions are implemented.

0001 TCANCEL, TCOMMIT, TSTART, and TTEST instructions are implemented.

## C3.1.3 TCR\_EL1

 $R_{NJGX}$ 

#### NFD1, bit [54]

Present only if SVE or TME is implemented.

Non-fault translation table walk disable for stage 1 translations using TTBR1\_EL1.

This bit controls whether to perform a stage 1 translation table walk in response to a non-fault access from EL0 for a virtual address that is translated using TTBR1\_EL1.

If SVE is implemented, the affected access types include:

- All accesses due to an SVE non-fault contiguous load instruction.
- Accesses due to an SVE first-fault gather load that are not for the First active element. Accesses due to an SVE first-fault contiguous load instruction are not affected.
- Accesses due to prefetch instructions might be affected, but the effect is not architecturally visible.

If TME is implemented, the affected access types include all accesses generated by a load or store instruction in Transactional state.

Defined values are:

- 0 Does not disable stage 1 translation table walks using TTBR1\_EL1.
- 1 A TLB miss on a virtual address that is translated using TTBR1\_EL1 due to the specified access types causes the access to fail without taking an exception. No stage 1 translation table walk is performed.

If neither SVE nor TME is implemented, this field is RESO.

When this register has an architecturally-defined reset value, this field resets to a value that is architecturally UNKNOWN.

#### R<sub>XNRP</sub> **NFD0, bit [53]**

Present only if SVE or TME is implemented.

Non-fault translation table walk disable for stage 1 translations using TTBR0\_EL1.

This bit controls whether to perform a stage 1 translation table walk in response to a non-fault access from EL0 for a virtual address that is translated using TTBR0\_EL1.

If SVE is implemented, the affected access types include:

- All accesses due to an SVE non-fault contiguous load instruction.
- Accesses due to an SVE first-fault gather load that are not for the First active element. Accesses due to an SVE first-fault contiguous load instruction are not affected.
- Accesses due to prefetch instructions might be affected, but the effect is not architecturally visible.

If TME is implemented, the affected access types include all accesses generated by a load or store instruction in Transactional state.

Defined values are:

- 0 Does not disable stage 1 translation table walks using TTBR0\_EL1.
- 1 A TLB miss on a virtual address that is translated using TTBR0\_EL1 due to the specified access types causes the access to fail without taking an exception. No stage 1 translation table walk is performed.

If neither SVE nor TME is implemented, this field is RESO.

When this register has an architecturally-defined reset value, this field resets to a value that is architecturally UNKNOWN.

## C3.1.4 TCR\_EL2

#### R<sub>QWCK</sub> NFD1, bit [54]

Present only if SVE or TME is implemented.

Non-fault translation table walk disable for stage 1 translations using TTBR1\_EL2.

This bit controls whether to perform a stage 1 translation table walk in response to a non-fault access from EL0 for a virtual address that is translated using TTBR1\_EL2.

If SVE is implemented, the affected access types include:

- All accesses due to an SVE non-fault contiguous load instruction.
- Accesses due to an SVE first-fault gather load that are not for the First active element. Accesses due to an SVE first-fault contiguous load instruction are not affected.
- Accesses due to prefetch instructions might be affected, but the effect is not architecturally visible.

If TME is implemented, the affected access types include all accesses generated by a load or store instruction in Transactional state.

Defined values are:

0 Does not disable stage 1 translation table walks using TTBR1\_EL2.

1 A TLB miss on a virtual address that is translated using TTBR1\_EL2 due to the specified access types causes the access to fail without taking an exception. No stage 1 translation table walk is performed.

If neither SVE nor TME is implemented, this field is RESO.

When this register has an architecturally-defined reset value, this field resets to a value that is architecturally UNKNOWN.

#### NFD0, bit [53]

 $\mathsf{R}_{\text{MWBR}}$ 

Present only if SVE or TME is implemented.

Non-fault translation table walk disable for stage 1 translations using TTBR0\_EL2.

This bit controls whether to perform a stage 1 translation table walk in response to a non-fault access from EL0 for a virtual address that is translated using TTBR0\_EL2.

If SVE is implemented, the affected access types include:

- All accesses due to an SVE non-fault contiguous load instruction.
- Accesses due to an SVE first-fault gather load that are not for the First active element. Accesses due to an SVE first-fault contiguous load instruction are not affected.
- Accesses due to prefetch instructions might be affected, but the effect is not architecturally visible.

If TME is implemented, the affected access types include all accesses generated by a load or store instruction in Transactional state.

Defined values are:

- 0 Does not disable stage 1 translation table walks using TTBR0\_EL2.
- 1 A TLB miss on a virtual address that is translated using TTBR0\_EL2 due to the specified access types

causes the access to fail without taking an exception. No stage 1 translation table walk is performed.

If neither SVE nor TME is implemented, this field is RES0.

When this register has an architecturally-defined reset value, this field resets to a value that is architecturally UNKNOWN.

### C3.1.5 ISS encoding for an exception from a TSTART instruction

R<sub>JKTZ</sub> Bits [24:10] Reserved, RES0

Rd, Bits [9:5] The Rd value from the issued instruction, the general purpose register used for the destination. Bits [4:0] Reserved, RESO

## C3.1.6 SCTLR\_EL1

#### R<sub>NBFV</sub> **TMT0, bit [50]**

Forces a trivial implementation of TME at EL0.

The defined values are:

0b0 This control does not cause TSTART instructions to fail.

0b1 When the AArch64 TSTART instruction is executed at EL0, the transaction fails with TRIVIAL cause.

When ARMv8.1-VHE is implemented, and the value of HCR\_EL2.{E2H, TGE} is {1,1}, this bit has no effect on execution at EL0.

In a system where the *Processing Element* (PE) resets into EL1, this field resets to a value that is architecturally UNKNOWN.

Otherwise:

Reserved, RESO.

 $R_{\text{QHHT}}$ 

### TMT, bit [51]

Forces a trivial implementation of TME at EL1.

The defined values are:

0b0 This control does not cause TSTART instructions to fail.

0b1 When the AArch64 TSTART instruction is executed at EL1, the transaction fails with TRIVIAL cause.

In a system where the PE resets into EL1, this field resets to a value that is architecturally UNKNOWN. Otherwise:

Reserved, RESO.

#### R<sub>YCNC</sub> **TME0, bit [52]**

Enables the AArch64 TSTART instruction at EL0, otherwise traps to EL1.

The defined values are:

- 0b0 Any attempt at EL0 to execute the AArch64 TSTART instruction is trapped to EL1, (reported with ESR\_ELx.EC value 0b011011), subject to the exception prioritization rules, unless HCR\_EL2.TME or SCR\_EL3.TME causes TSTART instructions to be UNDEFINED at EL0.
- 0b1 This control does not cause TSTART instructions to be trapped.

When ARMv8.1-VHE is implemented, and the value of HCR\_EL2.{E2H, TGE} is {1,1}, this bit has no effect on execution at EL0.

In a system where the PE resets into EL1, this field resets to a value that is architecturally UNKNOWN.

Otherwise:

Reserved, RESO.

#### TME, bit [53]

Enables the AArch64 TSTART instruction at EL1.

The defined values are:

0b0 Any attempt at EL1 to execute the AArch64 TSTART instruction is trapped

to EL1, (reported with ESR\_ELx.EC value Ob011011), subject to the exception

R<sub>NOPY</sub>

prioritization rules, unless HCR\_EL2.TME or SCR\_EL3.TME causes TSTART to be UNDEFINED at EL1.

0b1 This control does not cause **TSTART** instructions to be trapped.

In a system where the PE resets into EL1, this field resets to a value that is architecturally UNKNOWN. Otherwise:

Reserved, RESO.

## C3.1.7 SCTLR\_EL2

 $R_{HYJD}$ 

#### TMT0, bit [50]

When HCR\_EL2.{E2H,TGE} is {1,1}, forces a trivial implementation of TME at EL0. The defined values are:

0b0 This control does not cause TSTART instructions to fail.

0b1 When the AArch64 TSTART instruction is executed at EL0, the transaction fails with TRIVIAL cause.

In a system where the PE resets into EL2, this field resets to a value that is architecturally UNKNOWN. Otherwise:

Reserved, RESO.

#### R<sub>TXJP</sub> **TMT, bit [51]**

Forces a trivial implementation of TME at EL2.

The defined values are:

- 0 This control does not cause TSTART instructions to fail.
- 1 When the AArch64 TSTART instruction is executed at EL2, the transaction fails with TRIVIAL cause.

In a system where the PE resets into EL2, this field resets to a value that is architecturally UNKNOWN. Otherwise:

Reserved, RESO.

### TME0, bit [52]

When HCR\_EL2.{E2H,TGE} is {1,1}, enables the AArch64 TSTART instruction at EL0, otherwise traps to EL2.

The defined values are:

0b0 Any attempt at EL0 to execute the AArch64 TSTART instruction is trapped to EL2,

(reported with ESR\_ELx.EC value <code>ob011011</code>), subject to the exception prioritization rules,

R<sub>QZST</sub>

unless HCR\_EL2.TME or SCR\_EL3.TME causes TSTART instructions to be UNDEFINED at EL0. 0b1 This control does not cause TSTART instructions to be trapped.

In a system where the PE resets into EL2, this field resets to a value that is architecturally UNKNOWN. Otherwise:

Reserved, RESO.

TME, bit [53]

#### $\mathsf{R}_{\mathsf{HHMY}}$

Enables the AArch64 TSTART instruction at EL2.

The defined values are:

0b0	Any attempt at EL2 to execute the AArch64 TSTART instruction is trapped
	to EL2, (reported with ESR_ELx.EC value obolloll), subject to the exception
	prioritization rules, unless HCR_EL2.TME or SCR_EL3.TME causes TSTART to
	be UNDEFINED at EL2.
0b1	This control does not cause TSTART instructions to be trapped.

In a system where the PE resets into EL2, this field resets to a value that is architecturally UNKNOWN. Otherwise:

Reserved, RESO.

### C3.1.8 SCTLR\_EL3

#### R<sub>YDGG</sub> **TMT, bit [51]**

Forces a trivial implementation of TME at EL3.

The defined values are:

0 This control does not cause **TSTART** instructions to fail.

1 When the AArch64 TSTART instruction is executed at EL3, the transaction fails with TRIVIAL cause.

In a system where the PE resets into EL3, this field resets to a value that is architecturally UNKNOWN. Otherwise:

Reserved, RESO.

### R<sub>ZRLR</sub> **TME, bit [53]**

Enables the AArch64 TSTART instruction at EL3.

The defined values are:

0b0 Any attempt at EL3 to execute the AArch64 TSTART instruction is trapped

to EL3, (reported with ESR\_ELx.EC value Ob011011), subject to the exception

prioritization rules, unless HCR\_EL2.TME or SCR\_EL3.TME causes TSTART to be UNDEFINED at EL0, EL1 and EL2.

0b1 This control does not cause **TSTART** instructions to be trapped.

In a system where the PE resets into EL3, this field resets to a value that is architecturally UNKNOWN. Otherwise:

Reserved, RESO.

### C3.1.9 HCR\_EL2

 $R_{WBJM}$ 

#### TME, bit [39]

Enables the AArch64 TSTART, TCOMMIT, TTEST and TCANCEL instructions at EL{0,1}.

The defined values are:

- 0b0 The AArch64 TSTART, TCOMMIT, TTEST and TCANCEL instructions are UNDEFINED at EL{0,1}, and EL1 reads from ID\_AA64ISAR0\_EL1.TME return 0, when EL2 is enabled in the current Security state.
- 0b1 This control does not cause these instructions to be UNDEFINED.

In a system where the PE resets into EL2, this field resets to a value that is architecturally UNKNOWN. If EL2 is not implemented or is disabled in the current Security state, the system behaves as if this bit is 1.

Otherwise:

Reserved, RESO.

## C3.1.10 SCR\_EL3

R<sub>XYXB</sub> **TME, bit [34]** 

Enables the AArch64 TSTART, TCOMMIT, TTEST and TCANCEL instructions at EL{0,1,2}.

The defined values are:

0b0 The AArch64 TSTART, TCOMMIT, TTEST and TCANCEL instructions are

UNDEFINED at EL{0,1,2}, and EL{1,2} reads from ID\_AA64ISAR0\_EL1.TME return 0.

0b1 This control does not cause these instructions to be UNDEFINED.

In a system where the PE resets into EL3, this field resets to an architecturally unknown value.

Otherwise:

Reserved, RESO.

## C3.2 Performance Monitors registers

## C3.2.1 PMEVTYPER<n>\_EL0

### R<sub>DQWK</sub> **T, bit [23]**

Transactional state filtering bit. Controls counting in Transactional state. If TME is not implemented, this bit is RES0. The possible values of this bit are:

- 0 Count events in Non-transactional state and in Transactional state.
- 1 Count events in Transactional state only.

## C3.2.2 PMCCFILTR\_EL0

### R<sub>KCZZ</sub> **T, bit [23]**

Non-transactional state filtering bit. Controls counting in Non-transactional state. If TME or PMUv3 are not implemented, this bit is RES0. The possible values of this bit are:

0 Count cycles in Non-transactional state and in Transactional state.

1 Count cycles in Transactional state only.

This bit resets to an architecturally UNKNOWN value on a reset.

## C3.2.3 PMSEVFR\_EL1

 $R_{\rm RHWX}$ 

### E, bit [16]

Transactional. The possible values of this bit are:

- 0 Transactional event is ignored.
- 1 Do not record samples that have event 16 (Transactional) == 0.

This bit is ignored by the PE when  $PMSFCR\_EL1.FE == 0$ .

This bit resets to an architecturally UNKNOWN value on a reset.

## C3.3 Performance Monitors external registers

## C3.3.1 PMPCSR

### R<sub>RCJT</sub> **T, bit [60]**

Transactional state of the sample. Indicates the Transactional state that is associated with the most recent PMPCSR sample or, when it is read as a single atomic 64-bit read, the current PMPCSR sample.

- 0 Sample is from Non-transactional state.
- 1 Sample is from Transactional state.

This field resets to a value that is architecturally UNKNOWN.

# Chapter C4 Instructions

Transactional Memory Extension (TME) adds the following instructions.

Chapter C4. Instructions C4.1. TCANCEL

## C4.1 TCANCEL

- R<sub>VPTY</sub> The TCANCEL instruction exits Transactional state and discards all state modifications that are due to instructions that were executed transactionally.
- R<sub>DSCF</sub> Execution continues at the instruction that follows the TSTART instruction of the outer transaction.
- R<sub>YFDC</sub> The destination register of the TSTART instruction of the outer transaction is written with the immediate operand of TCANCEL.

TCANCEL #<imm>

Chapter C4. Instructions C4.2. TCOMMIT

## C4.2 TCOMMIT

R\_VVNTThe TCOMMIT instruction commits the current transaction.R\_YHKKIf the current transaction is an outer transaction, then Transactional state is exited, and all state modifications due to instructions that were executed transactionally are committed to the architectural state.R\_XJVQTCOMMIT takes no inputs and returns no value.R\_SJJWExecution of TCOMMIT is UNDEFINED in Non-transactional state.

TCOMMIT

Chapter C4. Instructions C4.3. TSTART

## C4.3 TSTART

- $R_{WBJV}$  This instruction starts a new transaction.
- $R_{MXXP}$  If the transaction started successfully, the destination register is set to zero.
- R<sub>VNLM</sub> If the transaction failed or was canceled, then all state modifications that are due to instructions that were executed transactionally are discarded and the destination registers is written with a non-zero value that encodes the cause of the failure.

TSTART <Xd>
Chapter C4. Instructions C4.4. TTEST

## C4.4 TTEST

- R<sub>FZLN</sub> The TTEST instruction takes no inputs.
- $R_{\text{VLYG}} \qquad \quad \text{The ttest instruction writes the depth of the transaction to the destination register, or the value 0 otherwise.}$

TTEST <Xd>

# Chapter C5 Interaction with Memory Tagging Extension

This section describes the interaction of <i>Transactional Memory Extension</i> (TME) with the Memory Tagging Extension introduced in v8.5.
The MTE instructions for Tag generation, Tag setting and getting, are allowed within a transaction. This means in particular that the accesses to GCR_EL1 and RGSR_EL1 stemming from the MTE instructions are allowed within a transaction, but it is IMPLEMENTATION DEFINED whether they are checkpointed.
In the case of an asynchronous Tag Check Failure within a Transaction:
<ul> <li>Tag check failures configured to asynchronously accumulate failure status should not expect transaction failure with ERR cause.</li> <li>If the transaction succeeds then reading TFSR_ELx.TFy status determines if there are any errors.</li> </ul>

# Chapter C6 Transactional Memory Extension additional reading

For more information about the Transactional Memory Extension and litmus tests, elision locks and implementation recommendations, see the appendixes of this document.

- Chapter G4 Transactional Memory Extension (TME) Litmus tests
- Chapter G5 Transactional Memory Extension (TME) Transactional Lock Elision
- Chapter G6 Transactional Memory Extension (TME) Implementation recommendations

Part D The Embedded Trace Extension

# Chapter D1 Embedded Trace Extension

## **D1.1 Introduction**

- I\_JTPNL
   The FEAT\_ETE describes the operation of a *trace unit*. The trace unit provides details about software control flow running on a *Processing Element* (PE) which can be used to aid debugging or optimizing. The trace unit provides filtering functionality to allow the targeting of the information to specific code regions or periods of operation.
- ILVKQSThe FEAT\_ETE overlaps with the ETMv4 architecture Arm® Embedded Trace Macrocell Architecture Specification<br/>ETMv4 [3]. The FEAT\_ETE has additions to support new architecture features, and does not support all the<br/>features of ETMv4. Readers familiar with ETMv4 should refer to Chapter D16 Functional Differences from<br/>ETMv4.

### D1.1.1 Mathematical notation

To aid the understanding of some of the functions defined by the ETE architecture are described in mathematical notation. This table provides a description and examples of the symbols used within this document.

Symbol	Function	Example	
$\mathbf{A}\wedge\mathbf{B}$	AND	$0 \wedge 0 = 0$	
		$1 \wedge 0 = 0$	
		$0 \wedge 1 = 0$	
		$1 \wedge 1 = 1$	

Chapt	er D1.	Embedded	Trace Exter	nsion
D1.1.	Introdu	uction		

Symbol	Function	Example
$\overline{\mathbf{A} \lor \mathbf{B}}$	OR	$0 \lor 0 = 0$
		$1 \lor 0 = 1$
		$0 \lor 1 = 1$
		$1 \lor 1 = 1$
$\neg A$	NOT(A)	$\neg 0 = 1$
		$\neg 1 = 0$
$\prod_n f(n)$	Product	$\begin{array}{l} f(0) \times f(1) \times \cdots \times f(N) \equiv f(0) \wedge f(1) \\ \wedge \cdots \wedge f(N) \end{array}$
$\sum_n f(n)$	Sum	$\begin{aligned} f(0) + f(1) + \cdots + f(N) &\equiv f(0) \lor f(1) \\ \lor \cdots \lor f(N) \end{aligned}$
$x \mod q$	modular	$5 \mod 4 = 1$

## D1.2 Attributes of tracing

- X<sub>RGLSR</sub> The attributes of PE tracing are:
  - **Trace is generated in real time** Trace provides a means of observing the PE operation while the PE is running. For diagnostic purposes, this is useful as some types of erroneous behavior are only solvable by observing the system during runtime. In addition, because the PE trace can include cycle counts, trace can be used for PE profiling purposes.
  - **Trace has a minimal effect on functional performance of the PE** Usually, trace has no effect on the functional performance of the PE. This attribute does depend on the market use of the PE being debugged, however, and on the trace requirements for the PE and the trace solution that is adopted to meet those requirements. For some markets, some impact on PE performance is acceptable but for others, most notably in real-time systems, an impact on PE performance might be unacceptable.
  - **Trace is available for self-hosted analysis** The trace from a PE or process is available for analysis by software running on the target. See D1.3 *Self-hosted Trace*.
  - **Trace is deeply embedded in an SoC** Trace provides a method of debugging software executing on PEs that are deeply embedded within an SoC.
  - **Trace is available for external analysis** The trace from a PE or process can be exported off chip for analysis by external tools.

Chapter D1. Embedded Trace Extension D1.3. Self-hosted Trace

## D1.3 Self-hosted Trace

X<sub>FNMRL</sub> Self-hosted trace is used for various purposes, including:

- **Non-invasive single stepping** The trace provides a history of execution similar to that obtained by single-stepping through code.
- Failure logging This is similar to a stack trace dump when a failure occurs.
- **Performance analysis** The trace might be used with other trace sources or performance analysis units to analyze program performance.

Capturing the trace on-chip involves either:

- **Use of system memory** The trace output from the trace unit is directed to a buffer in main system memory via the Trace Buffer Unit defined by FEAT\_TRBE.
- Use of existing shared system memory, where some main system memory is reserved for trace capture The trace output from the trace unit is directed to the reserved memory over the main system bus, typically using CoreSight technology such as a CoreSight *Embedded Trace Router* (ETR).
- **Use of a dedicated on-chip buffer** The trace output from the trace unit is directed to the dedicated memory, typically using CoreSight technology such as a CoreSight *Embedded Trace Buffer* (ETB). A dedicated bus such as AMBA ATB is also usually implemented between the trace unit and the dedicated memory. Use of dedicated memory means that PE tracing can be performed with zero or minimal effect on system behavior.

AMBA ATB is defined by the AMBA ATB Protocol Specification [4].

See also:

• Chapter E1 Trace Buffer Extension

Chapter D1. Embedded Trace Extension D1.4. External Debug

## D1.4 External Debug

X<sub>TQGBH</sub> External debug is commonly used in trace applications that require long-term logging of behavior. In addition, external debug is more likely to be used when the impact of PE tracing on system performance must be minimized.

For example, external debug might be used:

- For debugging real-time systems.
- When analyzing programs that do not frequently vary their behavior.
- For debugging software, where a history of execution is required up to the point of failure.

Exporting the trace off-chip usually involves one of the following methodologies:

### Real-time continuous export

 $X_{VJBMM}$  This can be done using either:

- A dedicated trace port capable of sustaining the bandwidth of the trace.
- An existing interface on the SoC, such as a USB or other high-speed port.

Use of a dedicated trace port means that the trace can be exported off-chip with zero or minimum effect on system behavior. An existing interface is usually used when system constraints, such as cost or package size, mean that a dedicated trace port is not possible. However, use of an existing interface might affect system behavior, because both trace and normal interface traffic use the same port.

#### Short-term on-chip capture with subsequent low speed export

X<sub>PXSSB</sub>

This option is used when a low-cost method of exporting the trace is required, or when system constraints prevent real-time continuous export. The trace output from the trace unit is stored temporarily on-chip, and then exported using either:

- An existing debug port on the SoC, such as a JTAG-DP or SW-DP.
- Another existing interface on the SoC, such as USB.

Typically, the temporary storage is a circular buffer. If the buffer is full, newer trace overwrites older trace, which means that the buffer always contains the most recent trace. In SoCs that employ Arm CoreSight technology, a dedicated Embedded Trace Buffer (ETB) is provided for the on-chip capture of trace.

Chapter D1. Embedded Trace Extension D1.5. Trace output

## D1.5 Trace output

R <sub>svdbd</sub>	The trace unit outputs the trace byte stream to one or more of the following:
	<ul> <li>The Trace Buffer Extension.</li> <li>A CoreSight subsystem, via an AMBA ATB interface.</li> <li>One or more IMPLEMENTATION DEFINED interfaces.</li> </ul>
R <sub>lgvcx</sub>	If the Trace Buffer Unit is enabled, the trace byte stream is only output to the Trace Buffer Unit.
R <sub>fjfns</sub>	If the Trace Buffer Unit is disabled, the trace byte stream is output to one or more of the other interfaces.
I <sub>tvdmt</sub>	If the trace output is captured by a single capture point dedicated to a PE, and does not mix with any other trace streams, then the value programmed in to TRCTRACEIDR.TRACEID does not need to be unique among all values programmed in to all trace units in the system. For example, the value 0x01 could be programmed in to all trace units that have their own dedicated capture point.
	<ul> <li>An example of a dedicated trace capture point is the Trace Buffer Extension, and when the Trace Buffer Extension is enabled is the value of TRCTRACEIDR.TRACEID can be the same for all PEs that are using the Trace Buffer Extension.</li> <li>Another example of a dedicated trace capture point is a CoreSight ETR connected via an AMBA ATB interface and dedicated to a PE. If the AMBA ATB interface connects to the ETR without mixing with any other trace streams, then when using the ETR and when ensuring the trace does not go to any other trace capture points, TRCTRACEIDR.TRACEID does not need to be unique.</li> </ul>
R <sub>rwpfg</sub>	If an AMBA ATB interface is implemented, the trace unit must support all of the following:
	<ul> <li>ATB triggers, as defined in TRCIDR5.ATBTRIG.</li> <li>A 7-bit trace ID, as defined in TRCIDR5.TRACEIDSIZE.</li> </ul>
I <sub>QJKVW</sub>	If the trace unit implements an AMBA ATB interface, or an IMPLEMENTATION DEFINED interface for trace output, Arm recommends that this path is not affected by a Warm reset of the PE. This ensures tracing is possible through a Warm reset of the PE, which is useful for low level debugging scenarios.
R <sub>NLSSL</sub>	While all trace outputs are disabled, the trace unit considers any generated trace data as having been output.
	See also:

• Chapter E1 Trace Buffer Extension

## D1.6 Trace Sessions

R <sub>gltkq</sub>	At any one time, the trace unit is either enabled or disabled. See D8.3 <i>Trace unit programming states</i> for more details on the states of the trace unit.
R <sub>xbpsq</sub>	A <i>trace session</i> is the period between the trace unit becoming enabled, and when the trace unit next becomes disabled.
$R_{MTLFH}$	While the trace unit is enabled, the ViewInst function is either <i>active</i> or <i>inactive</i> . While ViewInst is <i>active</i> , the trace unit generates trace for instructions that are executed, unless trace generation is inoperative.
R <sub>zvnkv</sub>	Trace generation is operative while neither of the following conditions exist:
	<ul><li>The trace unit is disabled.</li><li>The trace unit is recovering from a trace unit buffer overflow.</li></ul>
$R_{MFNWB}$	Whether ViewInst is active or inactive is independent of whether trace generation is operative or inoperative.
R <sub>rdpsw</sub>	Trace generation <i>becomes operative</i> when trace generation transitions from being <i>inoperative</i> to <i>operative</i> , and occurs:
	<ul><li>When the trace unit transitions from being disabled to being enabled.</li><li>When the trace unit recovers from a trace unit buffer overflow.</li></ul>
R <sub>bdrkw</sub>	Trace generation <i>becomes inoperative</i> when trace generation transitions from being <i>operative</i> to <i>inoperative</i> , and occurs:
	<ul><li>When the trace unit transitions from being enabled to being disabled.</li><li>When the trace unit encounters a trace unit buffer overflow.</li></ul>
$R_{LDDLP}$	When the trace unit is unable to generate at least one trace packet which is required by the architecture, a <i>trace unit buffer overflow</i> occurs.
I <sub>hdjww</sub>	A <i>trace unit buffer overflow</i> is usually caused when any buffering in the trace unit is unable to receive any more trace packets. Such inability to receive more trace packets is often caused by being unable to sustain output of trace packets to any trace capture infrastructure.
	Note

A *trace unit buffer overflow* is independent of the Trace Buffer Unit filling or wrapping a trace buffer in memory. However a *trace unit buffer overflow* might be caused by the Trace Buffer Unit rejecting trace data due to insufficient capacity, and the limit of any trace unit internal buffers is subsequently reached.

Chapter D1. Embedded Trace Extension D1.7. Elements

## **D1.7 Elements**

- I\_FNFWZThe elements form an Abstract Syntax Tree (AST) which is used to describe the control flow of program execution.<br/>Different sequences of the elements can be used to imply the same operation. In this way the FEAT\_ETE can be<br/>used by different micro-architectures. This is similar to the approach used in previous trace protocols, see Arm®<br/>Embedded Trace Macrocell Architecture Specification ETMv4 [3].
- I
   A trace unit compresses the information on the execution of the PE and outputs a trace byte stream that comprises multiple packets of encoded data. Compression techniques that are used include:
  - The instruction trace element stream does not contain an element for every executed instruction Instead, the trace unit generates *P0 elements* in the trace element stream when certain types of instruction are executed. These certain types of instructions are known as *P0 instructions*. A *P0 element* acts as a signpost in the program flow, indicating that execution is proceeding along a given path.

Consequently, the stream of *P0 elements* implies the execution of a greater number of instructions, and a trace analyzer can reconstruct the stream of instructions that are executed between *P0 elements* by using the *P0 element* stream and the program image.

- Multiple elements can be encoded into a single packet Common sequences of elements are encoded into single packets.
- The trace unit can remove program addresses from the trace element stream The trace analyzer can infer the addresses from the program image and previous history. This includes the targets of direct branch instructions, where the target address is encoded in the instruction itself.
- **Removal of predictable elements** Some elements can be removed from the AST representation if the contents of the element can be predicted by previous control flow choices in the software flow. For example the *Target Address element* for returning from a subroutine might not be required if the branch to the subroutine has been traced.

Chapter D1. Embedded Trace Extension D1.8. Layer Model

## D1.8 Layer Model

I<sub>XMFJT</sub> The FEAT\_ETE is based on a layer model. Each layer deals with a unique aspect of tracing the PE.



Figure D1.1: Layer model for compression and decompression

#### **Transport Layer**

 ${\tt I}_{\rm GLPQZ}$ 

The transport layer either provides a path off chip or a path to a memory buffer for trace to be stored.

#### Layer 1

Layer 1 provides compression by:

- Grouping elements together to form packets.
- Removing elements that can be implied.
- Compression against previous values.
- Leading zero compression.
- Reordering of elements.

#### Layer 2

Layer 2 provides:

- Speculation resolution.
- Transactional Memory resolution.

#### Layer 3

At layer 3:

- PE behavior is converted into elements.
- Compression is achieved by removing elements which can be predicted using the program image:
  - Direct branch target addresses.
  - Return stack optimization.
- Requires knowledge of the application to decompress:
  - Processes that modify the instruction opcodes require additional information to allow debugging.

## D1.9 Trace protocol synchronization

- I\_CLTCMThe trace byte stream of a trace unit is typically stored in a circular buffer where, if the buffer is full, newer trace<br/>overwrites older trace. To ensure that a trace stream can be analyzed when the trace has been stored in a circular<br/>buffer, a trace unit must periodically generate trace protocol synchronization points in the trace byte stream.
- $I_{BPNSY}$  To understand the different levels the following elements or packets are used to provide synchronization information in the different layers.

Layer	Control
Layer 3	Context element and Target Address element
Layer 2	Trace Info element
Layer 1	Trace Info packet
Transport Layer	Alignment Synchronization packet

#### Table D1.2: Control of each layer.

- L<sub>SFXXD</sub> Whenever a trace analyzer receives a Trace Info packet, the trace analyzer receives information about the current state of the trace. However, the trace analyzer cannot begin analysis of program execution until it knows the context in which instructions are being executed and it has an instruction address to start analysis from.
- R<sub>PGHPW</sub> When a *Trace Info element* is generated, the trace unit generates a *Context element* and a *Target Address element* soon after the *Trace Info element*.

Note

There are common use cases where the ratio between the number of bytes associated with trace protocol synchronization and other trace bytes increases significantly, resulting in a degradation of the usability of the trace. Therefore Arm recommends that trace protocol synchronization only occurs when required.

### D1.9.1 Non-periodic trace protocol synchronization

R<sub>OZRMO</sub> When the trace unit becomes operative, non-periodic trace protocol synchronization occurs.

- R<sub>TTLJC</sub> When non-periodic trace protocol synchronization occurs, the trace unit generates an Alignment Synchronization packet in the trace byte stream before any other trace packets are generated.
- R<sub>HMDGL</sub> When non-periodic trace protocol synchronization occurs, the trace unit generates a *Trace Info element* in the trace element stream before any other trace elements are generated, except *Event elements*.
- $I_{MQNBT}$  Arm recommends that if a trace protocol synchronization request occurs while ViewInst is inactive, the Alignment Synchronization packet is not output in the trace byte stream until just before either:
  - ViewInst becomes active.
  - An Event packet is output.

### D1.9.2 Periodic trace protocol synchronization

- I
   The trace unit can be programmed to generate trace protocol synchronization requests on a periodic basis, so that the trace element streams and the trace byte streams can be analyzed when stored in a circular trace buffer.

   TRCSYNCPR.PERIOD controls periodic trace protocol synchronization requests.
- I<sub>NTFYC</sub> Periodic trace protocol synchronization can also be requested by the trace capture infrastructure, for example if a trace protocol synchronization request is received on an Arm AMBA ATB interface *AMBA ATB Protocol Specification* [4].
- R<sub>QHHSY</sub> When periodic trace protocol synchronization is requested, either by TRCSYNCPR.PERIOD or by other sources, the trace unit performs periodic trace protocol synchronization.
- R<sub>VMPYW</sub> When periodic trace protocol synchronization occurs, the trace unit generates an Alignment Synchronization packet and then generates a *Trace Info element*.
- IQYQRYArm recommends that an Alignment Synchronization packet is only output in the trace byte stream if other trace<br/>packets have been output since the previous Alignment Synchronization packet. This strategy reduces the risk of a<br/>circular buffer filling and overwriting trace.
- $I_{NQYXW}$  If two or more periodic trace protocol synchronization requests occur, and no trace is generated between these two requests, then Arm recommends that a non-periodic trace protocol synchronization occurs before any further trace is generated. This ensures that when tracing has been inactive for a long period of time, the trace stream is fully synchronized when tracing is re-activated.

## D1.9.3 Synchronization of instruction trace

- R<sub>KKQGK</sub> When non-periodic trace protocol synchronization occurs, the trace unit generates a *Context element* and a *Target Address element* before any *P0 elements* are generated, to provide the trace analyzer with *Context information* and *Address information*.
- R<sub>SVGNN</sub> When periodic trace protocol synchronization occurs, and ViewInst is active when the corresponding *Trace Info element* is generated, the trace unit generates a *Context element* and a *Target Address element* which provide the *Context information* and *Address information* for the target of the most recent non-canceled *P0 element*.

#### Note

If the trace unit generates the *Context element* and *Target Address element* immediately after the *Trace Info element*, then the most recent non-canceled *P0 element* might have occurred before the *Trace Info element*.

Chapter D1. Embedded Trace Extension D1.9. Trace protocol synchronization





R<sub>DLPYX</sub> When periodic trace protocol synchronization occurs, and ViewInst is inactive when the corresponding *Trace Info element* is generated, when ViewInst becomes active and a *Trace On element* is generated, the trace unit generates a *Context element* and a *Target Address element* before any *Atom elements*, *Q elements*, or *Exception elements* are generated, to provide the trace analyzer with *Context information* and *Address information*.



#### Figure D1.3: Example of Target Address element after Trace Info element in a filtered region.

- I<sub>YZPCB</sub> If a *Cancel element* cancels any *P0 elements* before a *Trace Info element*, then the trace analyzer discards all of the following:
  - The canceled P0 elements.
  - The Trace Info element.

• All elements after the *Trace Info element*, up to and including the *Cancel element*. This includes any *Context elements* or *Target Address elements*.

#### Note

In this scenario, information from the canceled Trace Info element can still be used.



#### Figure D1.4: Example of Target Address element after Trace Info element in a mispredicted region.

 R<sub>KGPTB</sub>
 When a *Cancel element* is generated which cancels any *P0 elements* before a *Trace Info element*, the trace unit generates a new *Context element* and a new *Target Address element*, which indicate the target of the most recent *P0 element* that has not been canceled.

 I\_CHTFM
 The *Target Address element* and *Context element* might indicate the target of a *P0 element* from before the *Trace Info element*, or might be delayed until after the next *P0 element*, and therefore indicate the target of that *P0 element*.

 Note
 If the trace unit generates the new *Context element* and *Target Address element* prior to the next new *P0 element*, then this might prevent the indication of execution of some instructions before the *Trace Info element*.

 I\_NSWTK
 If the *Cancel element* cancels all *P0 elements* after a *Trace Info element* but no *P0 elements* prior to the *Trace Info element*, then it might be necessary for the trace unit to immediately generate a *Context element* and *Target Address*

Chapter D1. Embedded Trace Extension D1.9. Trace protocol synchronization

*element*. This is because a *Context element* and *Target Address element* might have been present in the element stream after the *Trace Info element*, and those *Context elements* and *Target Address elements* are now discarded.

## D1.10 Speculation in the trace element stream

I <sub>NVBWS</sub>	The FEAT_ETE architecture supports the correction of trace. This might be because of:
	<ul><li>Tracing of speculative execution of instructions by a PE.</li><li>For some implementations, the tracing of the Transactional Memory Extension.</li></ul>
I <sub>RTJNK</sub>	An FEAT_ETE trace unit traces speculatively-executed instructions in the same way as all other instructions, so that both speculatively-executed instructions and architecturally-executed instructions appear in the instruction trace element stream. This means that some of the program execution information that is shown in the trace element stream might be incorrect, because some of the speculatively executed instructions might be mis-speculated.
	Note
	The level of speculation that is revealed in the trace is IMPLEMENTATION SPECIFIC.
I <sub>XLLKT</sub>	The trace unit resolves this speculation by generating elements to confirm the status of each instruction in the instruction trace element stream. That is, the trace unit generates elements to show whether each instruction has been committed for execution, or canceled because of mis-speculation. This means that a trace analyzer does not know the status of a traced instruction until the trace analyzer receives an element that indicates whether the instruction has been committed for execution, or canceled because the instruction was mis-speculated.
R <sub>zjjky</sub>	When speculatively-executed instructions are traced, the trace unit subsequently generates elements that indicate whether the instructions have been committed for execution, or have been canceled.
I <sub>KYXKZ</sub>	A trace analyzer takes the appropriate action, which might involve canceling some trace elements, to determine the actual program execution.
I <sub>GGFML</sub>	Elements that resolve the status of a traced instruction are called speculation resolution elements. See D2.5 <i>Speculation Resolution Elements</i> .
R <sub>kygrf</sub>	When trace is generated for speculative execution, for mis-speculated execution, the trace unit does not trace any information that cannot be accessed by software executing at the same or at a lower level of privilege than the mis-speculated execution.
R <sub>QHQLY</sub>	When a Context synchronization event is speculated as being taken or executed, the trace unit does not generate trace for any speculative execution after the Context synchronization event until the Context synchronization event is resolved.
$R_{LWJCQ}$	When a speculated Context synchronization event is resolved as being not taken or not executed, the trace unit does not generate trace for mis-speculated execution that occurred after the Context synchronization event.
R <sub>ygsgj</sub>	When an exit from a Trace Prohibited region is speculated as being taken, the trace unit does not generate trace for any speculative execution after the exit from the Trace Prohibited region, until the exit from the Trace Prohibited region is resolved.
R <sub>SRLCG</sub>	When a speculated exit from a Trace Prohibited region is resolved as being not taken, the trace unit does not generate trace for mis-speculated execution that occurred after the exit from a Trace Prohibited region.

## D1.10.1 Tracing Transactions

IKBTHLThe Transactional Memory Extension defines the *Transactional state*. For instructions executed in Transactional<br/>state, the trace stream indicates which instructions are executed in Transactional state, and provides indicators for a<br/>trace analyzer to determine whether the transaction was successful or failed.

# Chapter D1. Embedded Trace Extension D1.10. Speculation in the trace element stream

- I f the instruction is executed in Transactional state then the result of the instruction is not known until the transaction succeeds or fails. Transactions can be of an arbitrary length and can be nested, so the ETE architecture does not guarantee an entire transaction is traced, if any of the transaction is traced.
- I<sub>VJTLG</sub> The execution of transactions is represented in the trace element stream by 3 elements:
  - Transaction Start element.
  - Transaction Commit element.
  - Transaction Failure element.

These provide markers in the trace element stream to indicate the sections which represent transactions. The *Transaction Start element* indicates that any following instructions are executed in Transactional state. When the PE leaves Transactional state, either the *Transaction Commit element* or *Transaction Failure element* are traced to indicate the resolution of the transaction.

 IQZNBZ
 An entry to Transactional state might be traced using a *Transaction Start element* and the subsequent exit from Transactional state might be traced, without tracing any execution in Transactional state. There might have been no execution in Transactional state, or the trace unit might have been programmed to not trace such execution.

See also:

• Chapter C1 Transactional Memory Extension

#### D1.10.1.1 Implementation flexibility

 $R_{VVFQZ}$  If no speculation in the trace element stream is implemented, TRCIDR8.MAXSPEC == 0x0 and TRCIDR0.COMMTRANS indicates that the *Transaction Start element* is a *P0 element*.

### D1.10.1.2 Filtering of trace

- I<sub>ZYNHF</sub> The ETE architecture supports filtering of the trace within a transaction.
- $I_{BRWSS}$  Filtering of a transaction can be due to any of the following:
  - The ViewInst function.
  - Prohibited regions.
  - Asynchronous events.
- $I_{ZNYSY}$  Due to filtering the start of the transaction might not necessarily be traced. See the *Transaction Start element* for details.
- $I_{VXTQS}$  Due to filtering the end of a transaction might not necessarily be traced. See the *Transaction Commit element* and *Transaction Failure element* for details.
- X<sub>PCSKD</sub> If an instruction is traced which was executed in Transactional state, then the trace analyzer must be aware, so that the effect of the instructions executed in the Transactional state can be determined.
- $\mathbb{R}_{NMWFJ}$  When an instruction is traced and the PE is in Transactional state, the trace unit traces the result of the transaction unless any of the following occur:
  - The trace unit becomes disabled.
  - A trace unit buffer overflow occurs.
  - The PE enters a Trace Prohibited region.

In the above scenarios, the trace unit generates a *Transaction Failure element*, and the resolution of the transaction is UNKNOWN.

# Chapter D2 Trace Element Model

This chapter provides details on the different elements used to create an *Abstract Syntax Tree* (AST) for describing the software control sequence.

Chapter D2. Trace Element Model D2.1. Trace Info element

## D2.1 Trace Info element

 ILBSZF
 A *Trace Info element* provides a point in the trace element stream where analysis of the trace element stream can begin.

Trace Info elements include setup information about:

- The static trace programming that does not change during a trace session, including:
  - Whether cycle counting is enabled, and if enabled, the cycle count threshold.
- Dynamic information that might change during a trace session, such as:
  - The speculation depth. This indicates how many unresolved *P0 elements* were traced before the *Trace Info element*.
  - Whether the *Processing Element* (PE) trace unit has traced that the PE is executing in Transactional state.

Chapter D2. Trace Element Model D2.2. P0 element

## D2.2 P0 element

I<sub>LLDBJ</sub> *P0 elements* imply the execution of instructions.

- I\_XPZXL
   P0 elements are generated speculatively and must be either committed or canceled (see D2.5 Speculation Resolution Elements).
- R<sub>XVHWG</sub> *P0 elements* must be generated in simple sequential execution order.

### D2.2.1 Atom Element

I<sub>XPFJG</sub> An *Atom element* implies that one or more instructions have been executed, up to and including the next *P0 instruction*. Only certain instructions generate an *Atom element*. See Chapter D3 *Instruction and Exception classifications* for details of these instructions.

R<sub>PRNZH</sub> The *Atom element* is one of the following types:

- E Atom.
- N Atom.
- ICYMYM
   The meaning of the type of an *Atom element* is dependent on the instruction it is encoding. For example, branch instructions are represented as an E *Atom element* if the branch was taken and an N *Atom element* if not taken.

## D2.2.2 Exception Element

- I<sub>YVMSC</sub> An *Exception element* indicates a change in program flow which cannot be calculated by the analysis of the program image, or which is caused by an instruction which is not a *P0 instruction*. Such a change in program flow is described as an *Exceptional occurrence*.
- R<sub>MKPFJ</sub> An *Exceptional occurrence* consists of the following:
  - PE Architectural exceptions.
  - ETE defined exceptions.
  - IMPLEMENTATION DEFINED exceptions.

#### Note

Transaction failure is not classified as an *Exceptional occurrence*, although it is traced using an Exception packet.

- I\_JLZPYAn Exception element indicates:
  - That an *Exceptional occurrence* has occurred.
  - The type of *Exceptional occurrence*.
  - The virtual address where the *Exceptional occurrence* was taken from, also known as the preferred exception return address.

R<sub>DXJBQ</sub> The instruction set for the preferred exception return address for a *Exception element* is one of the following:

- AArch64 A64.
- AArch32 A32.
- AArch32 T32.

R<sub>YPPRH</sub> An *Exception element* is a *P0 element*.

### D2.2.2.1 PE Architectural exceptions

The following exception types are used to indicate PE Architectural exceptions:  $R_{\text{PZRFL}}$ 

- IRO.
- FIQ.
- Trap.
- Call.
- Inst fault.
- Data fault.
- Inst debug.
- Data debug.
- Alignment.
- System Error.
- Debug halt.

See Chapter D3 Instruction and Exception classifications for details of the mapping between the PE Architectural exceptions and these exception types.

R<sub>sfymw</sub>

Table D2.1 defines the preferred exception return address for each exception type for PE Architectural exceptions.

Exception type	Preferred exception return address
IRQ	Instruction after the last executed instruction
FIQ	Instruction after the last executed instruction
Trap	For a trapped instruction or UNDEFINED instruction, the preferred exception return address is the address of the instruction. For a trapped exception, the preferred exception return address is the address of the instruction that caused the exception.
Call	Instruction after the call instruction
Inst fault	Instruction that caused the exception
Data fault	Instruction that caused the exception
Inst debug	Instruction that caused the exception
Data debug	Instruction that caused the exception
Alignment	Instruction that caused the alignment exception
System Error	Instruction after the last executed instruction
Debug halt	The instruction after the last executed instruction, that is, the value loaded into the DLR register.

#### Table D2.1: Preferred exception return address for PE Architectural exceptions

I <sub>gzkgc</sub>	The nature of System Error means that execution might not complete up to the preferred exception return address, or it might perform some operations after the preferred exception return address. This behavior is IMPLEMENTATION DEFINED and might vary depending on the cause of the exception.
R <sub>gfjzf</sub>	When an imprecise System Error exception occurs, the preferred exception return address is the address stored in the relevant ELR when the exception is taken.
S <sub>GKMTH</sub>	When a System Error exception occurs, the trace analyzer must be aware that the preferred exception return address might not indicate the exact point at which program execution was interrupted. The trace analyzer should not rely on the preferred exception return address for inferring exactly which instructions were executed. This behavior only occurs for imprecise System Error exceptions.

- R<sub>LBLWT</sub> When an imprecise Debug halt exception occurs, the preferred exception return address is the address stored in DLR or DLR\_EL0 when the exception is taken.
- S<sub>RDJXM</sub> When an imprecise Debug halt exception occurs, the trace analyzer must be aware that the preferred exception return address might not indicate the exact point at which program execution was interrupted. The trace analyzer should not rely on the preferred exception return address for inferring exactly which instructions were executed. An imprecise Debug halt exception can only occur under direct control of a debugger, usually by controlling EDRCR.CBRRQ.

### D2.2.2.2 ETE defined exceptions

- $R_{MZJTJ}$  In addition to the Arm Architectural exceptions, the ETE specifies the following *Exceptional occurrences* that are traced using *Exception elements*:
  - PE Reset, which indicates that a PE Warm reset has occurred.

```
R<sub>NRJGC</sub> Table D2.2 defines the preferred exception return address for each exception type for ETE defined exceptions.
```

#### Table D2.2: Preferred exception return address for ETE defined exceptions

Exception type	Preferred exception return address
PE Reset	UNKNOWN

- R<sub>JRNYF</sub> When a PE Reset occurs, the preferred exception return address and context are UNKNOWN. Therefore for an *Exception element* indicating a PE Reset the preferred exception return address and context are UNKNOWN. No instruction execution is indicated between the previous *PO element* and the *Exception element*.
- I<sub>QJYYZ</sub>
- When an *Exception element* indicating a PE Reset occurs:
  - The target address and target context of the previous PO element might be UNKNOWN.
  - If there are no *P0 elements* between a *Trace On element* and the *Exception element*, then the initial address and context after the previous *Trace On element* might be UNKNOWN.

## D2.2.2.3 IMPLEMENTATION DEFINED exceptions

R <sub>zvyqw</sub>	ETE defines some exception types which are IMPLEMENTATION DEFINED, including but not limited to:
	<ul><li>Error Correction Code (ECC) error correction.</li><li>Generic replay of program execution.</li></ul>

- IXHFLLThe use of the IMPLEMENTATION DEFINED exceptions is optional and IMPLEMENTATION DEFINED. IMPLEMENTATION DEFINED exceptions are not required to be traced but are intended to be used to simplify tracing of certain micro-architectural situations.
- I<sub>DFLDJ</sub> In general, the preferred exception return address is the address of the instruction after the last executed instruction, before the exception occurs.

## D2.2.3 Source Address Element

- I<sub>DJTGL</sub> The *Source Address element* indicates execution up to and including a provided *P0 instruction* address, and indicates the *P0 instruction* is taken. All *P0 instructions* except the final *P0 instruction* are not taken, which means that explicit N *Atom elements* are not required to be traced for those *P0 instructions*. A *Source Address element* indicates both of the following for the final *P0 instruction*:
  - The instruction set.

# Chapter D2. Trace Element Model D2.2. P0 element

• The virtual address of the instruction.

#### R<sub>HVVRK</sub> The instruction set for a *Source Address element* is one of the following:

- AArch64 A64.
- AArch32 A32.
- AArch32 T32.

R<sub>WTRBB</sub> A Source Address element is a P0 element.

## D2.2.4 Q Element

- R<sub>JRFYT</sub> A *Q* element belongs to the *P0* element group in the instruction trace element stream, and must be explicitly resolved or canceled.
- $I_{XPNWS}$  A *Q* element can optionally include a number, M. The number is a count of the instructions that are executed since the most recent *P0* element, which might be a *Q* element. If it does not include a count of instructions, then the number of instructions that are executed since the most recent *P0* element is UNKNOWN.
- $\mathbb{R}_{XWBMW}$  The trace unit generates *Q* elements in the program order in which they occur, and the trace protocol encode and decode process maintains this order.
- R<sub>JBYXC</sub> A *Q* element does not imply *Exceptional occurrences*.
- $R_{KPNGG}$  When a *Q* element implies an Exception Return instruction which is taken, that instruction is the last instruction that is implied by the *Q* element.
- R<sub>YRLJR</sub> When a *Q* element implies an executed ISB instruction, this is the last instruction implied by the *Q* element if execution continues from a new context after the ISB.
- $R_{LZLDH}$  When execution continues from a new context after a *Q* element is generated, the trace unit generates a *Context* element after the *Q* element.
- $I_{BTNZC}$  The *Context element* might be generated before or after the *Target Address element* that is also required after the *Q* element.

If a context change occurs at a point that is not a Context synchronization event, then the last instruction that is implied by a *Q* element must be the last instruction that is executed with the old context. The trace unit can then generate a *Context element* after the *Q* element to indicate the new context.

### D2.2.5 Transaction Start Element

R<sub>CTLXL</sub> TRCIDR0.COMMTRANS indicates whether the *Transaction Start element* is a *P0 element*. See D2.7.1 *Transaction Start element* for more details about the *Transaction Start element*.

## D2.3 Virtual Address Space Elements

## D2.3.1 Trace On Element

R<sub>NHDCF</sub> A *Trace On element* indicates a discontinuity in the trace element stream. The trace unit inserts a *Trace On element* after a gap in the generation of the trace element stream:

- When the trace generation becomes operative and before any P0 elements.
- If some instructions are filtered out of the trace.
- The first traced instructions after:
  - A Trace Prohibited region.
  - The PE leaves Debug state.
- When instruction trace is lost because a trace unit buffer overflow occurs.
- R<sub>KMFKP</sub> When a *Trace On element* is generated, the trace unit generates a *Target Address element* before the next *PO element*.
- R<sub>TJLYH</sub> When a *Trace On element* is generated, the trace unit generates a *Context element* before the next *Atom element*, *Exception element* or *Q element*, to indicate where tracing starts, unless the context has not changed since the previous *Context element* was output.
- R<sub>JKFBS</sub> When the first *Trace On element* is generated, the trace unit outputs the corresponding *Context element* before the first *P0 element*.

## D2.3.2 Target Address Element

A Target Address element indicates both of the following for the next instruction to be executed: R<sub>OWBLT</sub> • The instruction set. • The virtual address of the instruction. The instruction set for a Target Address element is one of the following: R<sub>JYKHH</sub> • AArch64 A64. • AArch32 A32. • AArch32 T32. The trace unit generates Target Address elements in program order relative to other P0 elements. R<sub>HMWHY</sub> Target Address element values can be corrected by another Target Address element if both Target Address elements IXCKNM are generated before the next PO element or Trace On element. D2.3.3 Context Element The Context element indicates the execution context for the next instruction to be executed. IKOKFF The Context element provides the following Context information: RVHOYV • The Security state, either Secure or Non-secure. • The Exception level, EL0 to EL3. • Whether the PE is executing in AArch64 state or AArch32 state. The Context element can optionally provide the following Context information: R<sub>WSVRL</sub>

- The Context identifier.
- The Virtual context identifier.
- R<sub>WJDWF</sub> The trace unit generates *Context elements* in program order relative to *P0 elements*.

## **D2.4 Temporal Elements**

I<sub>HHXND</sub> Temporal elements provide information about the passage of time within the trace element stream. The following temporal elements are supported by ETE:

The Cycle Count element. Indicates the passage of PE clock cycles within the trace element stream.

The *Timestamp element*. Indicates the passage of time within the trace element stream.

The *Timestamp Marker element*. Indicates the most recent *P0 element* or *Event element* has been timestamped, and that a *Timestamp element* will follow containing the timestamp value.

· . .1 .

## D2.4.1 Cycle Count Element

I <sub>NVGJP</sub>	Each <i>Cycle Count element</i> is associated with a <i>Commit element</i> , and when a <i>Commit element</i> is generated, a <i>Cycle Count element</i> might also be generated.
R <sub>bzqwx</sub>	Each Cycle Count element is associated with the most recent Commit element.
$R_{VZXNN}$	A <i>Cycle Count element</i> indicates the number of PE clock cycles between the two most recent <i>Commit elements</i> that both have an associated <i>Cycle Count element</i> .
I <sub>fhgkm</sub>	Not every Commit element is required to have an associated Cycle Count element.
R <sub>VNYMN</sub>	Cycle Count elements are generated in order relative to Commit elements.

1 1 1 ..

## D2.4.2 Timestamp Element

TT1 TT

⊥ <sub>LKDJM</sub>	The <i>Timestamp element</i> inserts a global timestamp value into the trace element stream.
I <sub>BLBJX</sub>	The source for timestamp reported in the timestamp element is controlled by:
	<ul><li>TRFCR_EL1.TS</li><li>TRFCR_EL2.TS</li></ul>
R <sub>brjjf</sub>	A timestamp value of zero indicates that the timestamp value is UNKNOWN.
I <sub>VTLTF</sub>	An UNKNOWN timestamp value might occur if the system does not support timestamping or if the timestamp is temporarily unavailable.
I <sub>YQJDR</sub>	The source for the payload of <i>Timestamp elements</i> is controlled by the TRFCR registers and the virtual timers. It is expected that these registers will be changed by context switch software. As a result it is possible that payloads of <i>Timestamp elements</i> might appear to have discontinuities, and even go backwards, if the source of the timestamp changes, or any context switching changes the system registers which control the timestamp value.
R <sub>MCSGX</sub>	If FEAT_ETEv1p1 is implemented, when there has been a <i>Timestamp Marker element</i> before the <i>Timestamp element</i> , the <i>Timestamp element</i> contains the timestamp value of the most recent <i>P0 element</i> or <i>Event element</i> before the <i>Timestamp Marker element</i> .
R <sub>dgtjz</sub>	If FEAT_ETEv1p1 is not implemented or if there has not been a <i>Timestamp Marker element</i> before the <i>Timestamp element</i> , the <i>Timestamp element</i> contains the timestamp value of the most recent <i>P0 element</i> or <i>Event element</i> before the <i>Timestamp element</i> .
I <sub>PXZVX</sub>	If TRCIDR0.TSMARK is 0b1 and there is no previous <i>Timestamp Marker element</i> , the <i>Timestamp element</i> is for a <i>P0 element</i> or <i>Event element</i> which is before the start of the trace. This scenario might occur when trace analysis starts at a <i>Trace Info element</i> which is not the first <i>Trace Info element</i> , and the <i>Timestamp Marker element</i> was generated before the <i>Trace Info element</i> .

X<sub>CSZYW</sub>The requirement for a *Timestamp Marker element* for every *Timestamp element* is to avoid needing to indicate if<br/>there's been a *Timestamp Marker element* at a Trace Info point. This allows a trace analyzer to assume there's one<br/>(or not) before the Trace Info, based on a static piece of information.

## D2.4.3 Timestamp Marker element

- R<sub>RFYPT</sub> The *Timestamp Marker element* indicates the most recent *P0 element* or *Event element* has been timestamped, and that a *Timestamp element* will follow containing the timestamp value.
- R<sub>SZRHP</sub> *Timestamp Marker elements* are generated in order with respect to *P0 elements* and *Event elements*.
- R<sub>DCRVK</sub> *Timestamp Marker elements* are not canceled by *Cancel elements*.
- IDLCLXA Cancel element might cause a P0 element to be canceled and if there is a Timestamp Marker element that is<br/>associated with that P0 element then the Timestamp Marker element is not associated with any P0 element. The<br/>Timestamp element which is associated with the Timestamp Marker element is unaffected, and is still useable for<br/>timestamping the approximate position in the trace stream.
- R<sub>VWJVC</sub> If 2 *Timestamp Marker elements* occur without a *Timestamp element* between them, the oldest *Timestamp Marker element* is ignored.
- R<sub>JNWJY</sub> If an *Overflow element* or *Discard element* occurs after a *Timestamp Marker element* and before a *Timestamp element*, the *Timestamp Marker element* is ignored.
- R<sub>LWZXK</sub> If *Timestamp Marker elements* are generated by the trace unit, every *Timestamp element* must have a corresponding *Timestamp Marker element* generated before the *Timestamp element*.
- I<sub>JGKZJ</sub> The generation of *Timestamp Marker elements* is indicated in TRCIDR0.TSMARK.

## **D2.5 Speculation Resolution Elements**

- I\_YYMXTThe ETE architecture allows trace to be generated speculatively and then later committed or removed by the<br/>decompression process. Each *PO element* is traced and is is considered speculative until either committed by a<br/>*Commit element* or canceled by a *Cancel element*. This method of generating speculative trace allows for the<br/>tracing of speculative execution, including the tracing of transactions when the Transactional Memory Extension is<br/>implemented in the PE.
- I<sub>SRRZZ</sub> Speculation resolution elements provide a trace analyzer with information about which trace elements were correctly or incorrectly generated, and ensure the trace analyzer can reconstruct the program execution. The following speculation resolution elements are supported by ETE:

The Mispredict element. Corrects the most recent Atom element.

The Cancel element. Indicates that one or more P0 elements are canceled.

The Commit element. Indicates that one or more PO elements are resolved for execution.

The Discard element. Removes all speculative P0 elements.

 IXLHWT
 TRCIDR8.MAXSPEC specifies the maximum number of uncommitted P0 elements which can be discarded at a later stage using Cancel elements.

## D2.5.1 Commit Element

- $I_{RQQML}$  A *Commit element* indicates that a number of unresolved *P0 elements* have been resolved for execution. The resolved *P0 elements* are the oldest *P0 elements*.
- R<sub>PNBGO</sub> The *Commit element* resolves all types of *P0 element*.
- IKHYLN
   Commit elements might be merged if the total number of P0 elements resolved is less than TRCIDR8.MAXSPEC.

   Commit elements are merged by adding their respective commit count values together.



Figure D2.1: Commit Operation Example

### D2.5.2 Cancel Element

# Chapter D2. Trace Element Model D2.5. Speculation Resolution Elements

Image: Image indicates the number of youngest unresolved and un-canceled *P0 elements* that are canceled<br/>from execution. A trace unit might cancel elements because of many reasons, including but not limited to:

- A P0 instruction is mis-speculated.
- An exception occurs.
- R<sub>WLTNX</sub> The *Cancel element* cancels all types of *P0 element*.
- INDQKN
   Cancel elements might be merged if no P0 elements have been generated in between. Cancel elements are merged by adding their respective cancel numbers together.



Figure D2.2: Cancel Operation Example

#### **D2.5.3 Discard Element**

- I TCWCN
   A Discard element is generated if uncommitted P0 elements remain when trace generation becomes inoperative or if the resolution of uncommitted P0 elements cannot be output by the trace unit.
- I<sub>STXQZ</sub> If trace generation remains inoperative, the outcomes of instructions that are traced by *P0 elements*, such as conditional *P0 instructions*, cannot be resolved, and therefore a *Discard element* indicates that all uncommitted *P0 elements* must be discarded.

### **D2.5.4 Mispredict Element**

- IGBKKQ The *Mispredict element* indicates that the most recent non-canceled *Atom element* has the incorrect E or N status.
- I<sub>RGVGL</sub> For example, if a branch instruction is predicted as taken, it is traced with an E *Atom element*. If the prediction becomes incorrect then a *Mispredict element* is traced to indicate to a trace analyzer that the E *Atom element* changes to an N *Atom element*.

Chapter D2. Trace Element Model D2.6. Others

## D2.6 Others

## D2.6.1 Event Element

- I<sub>RBKYZ</sub> The *Event element* indicates when a programmed ETEEvent occurs and its payload contains a number to identify the ETEEvent number. See TRCEVENTCTL0R, and TRCEVENTCTL1R, for information about the programming of arbitrary ETEEvents.
- R<sub>SMLVB</sub> Event elements maintain order relative to other Event elements.

### D2.6.2 Overflow Element

 $I_{RFQKZ}$  The *Overflow element* indicates that the trace unit buffer has overflowed, and at least one trace element might have been lost.

## **D2.7 Transactional Memory**

R<sub>LLCQG</sub> The tstart instruction is a *P0 instruction*.

### D2.7.1 Transaction Start element

I <sub>QNFVH</sub>	The <i>Transaction Start element</i> indicates that subsequent elements are within a transaction, until any of the following are traced:
	<ul> <li>A Transaction Failure element.</li> <li>A Transaction Commit element.</li> <li>A Cancel element which cancels the Transaction Start element.</li> </ul>
R <sub>kmnxw</sub>	When the PE enters Transactional state, a <i>Transaction Start element</i> is generated before any instructions are traced. This indicates to the trace analyzer that subsequent elements have been executed in Transactional state.
R <sub>mmcqd</sub>	Only a single <i>Transaction Start element</i> is generated for each outer transaction, unless the trace unit indicated the transaction had finished by generating a <i>Transaction Failure element</i> .
I <sub>MQZZY</sub>	An example of when the trace unit generates a <i>Transaction Failure element</i> without the PE leaving Transactional state is when a trace unit buffer overflow occurs. In this example, tracing might resume after the trace unit buffer overflow, and if the PE is still in the same outer transaction then a new <i>Transaction Start element</i> would be generated.
R <sub>DPNGP</sub>	The Transaction Start element appears in program order relative to other P0 elements.
R <sub>CYHKB</sub>	When a TSTART instruction for an outer transaction is traced and tracing continues in Transactional state, the trace unit generates a <i>Transaction Start element</i> after the <i>P0 element</i> that is generated by the TSTART instruction, and before any subsequent <i>P0 element</i> .
R <sub>rkgly</sub>	When a TSTART instruction for an outer transaction is not traced and tracing becomes active while the PE is in Transactional state, the trace unit generates a <i>Transaction Start element</i> after the <i>Trace On element</i> and before any

### D2.7.2 Transaction Commit element

P0 elements.

 IXITXHN
 The *Transaction Commit element* indicates that the PE has exited Transactional state, that the transaction has completed successfully, and that all execution since the most recent *Transaction Start element* has been executed.

### D2.7.3 Transaction Failure element

- IXHLPGThe Transaction Failure element indicates that the transaction did not complete successfully and the trace analyzer<br/>discards all the execution since the most recent Transaction Start element, including any P0 elements which have<br/>been committed by Commit elements.
- $I_{HLQGS}$  A sophisticated trace analyzer might be able to use the discarded elements to create a heuristic on why the transaction failed.

# Chapter D3 Instruction and Exception classifications

I <sub>NMJBZ</sub>	This chapter defines all of the PO instructions.
R <sub>PBVZM</sub>	P0 instructions comprise all of the following:
	<ul><li> All direct <i>P0 instructions</i>.</li><li> All indirect <i>P0 instructions</i>.</li></ul>
R <sub>GFNRJ</sub>	Direct P0 instructions comprise all of the following:
	<ul> <li>All direct branch instructions.</li> <li>ISB instructions.</li> <li>TSTART instructions.</li> <li>WFE, WFET, WFI, and WFIT instructions, when indicated by TRCIDR2.WFXMODE.</li> </ul>
$R_{\text{DJMQM}}$	Indirect P0 instructions comprise all of the following:
	All indirect branch instructions.
R <sub>KJTCL</sub>	All uses of ISB in this specification apply to all variants of the ISB instruction, including the CP15ISB instruction

Chapter D3. Instruction and Exception classifications D3.1. AArch64 A64

## D3.1 AArch64 A64

#### D3.1.1 Direct P0 instructions

Instruction	Description
В	Unconditional Branch.
B.cond	Conditional Branch.
BC.cond	Branch Consistent conditionally.
BL	Branch with link.
CBZ or CBNZ	Compare with zero and branch.
ISB	Instruction Synchronization Barrier.
TBZ or TBNZ	Test and branch.
TSTART	Initiates a new transaction.
WFE, WFET	Wait For Event
WFI, WFIT	Wait For Interrupt

## Table D3.1: A64 direct P0 instructions

## D3.1.2 Indirect P0 instructions

Instruction	Description
BLR	Branch with link to register.
BLRAA	Authenticate and branch with link.
BLRAAZ	Authenticate and branch with link.
BLRAB	Authenticate and branch with link.
BLRABZ	Authenticate and branch with link.
BR	Branch to register.
BRAA	Authenticate and branch.
BRAAZ	Authenticate and branch.
BRAB	Authenticate and branch.
BRABZ	Authenticate and branch.
ERET	Return From Exception.
ERETAA	Authenticate and Exception return.
ERETAB	Authenticate and Exception return.
RET	Return From subroutine.

#### Table D3.2: A64 indirect P0 instructions

Copyright © 2021-2022 Arm Limited or its affiliates. All rights reserved. Non-confidential Chapter D3. Instruction and Exception classifications D3.1. AArch64 A64

Instruction	Description
RETAA	Authenticate and function return.
RETAB	Authenticate and function return.

### D3.1.3 Branch with link instructions

Instruction	Description
BL	Branch with link.
BLR	Branch with link to register.
BLRAA	Authenticate and branch with link.
BLRAAZ	Authenticate and branch with link.
BLRAB	Authenticate and branch with link.
BLRABZ	Authenticate and branch with link.

## D3.1.4 Meaning of Atom elements

Instruction	Е	Ν
		1
В	The branch was taken.	RESERVED.
B.cond	The branch was taken.	The branch was not taken.
BC.cond	The branch was taken.	The branch was not taken.
BL	The branch was taken.	RESERVED.
BLR	The branch was taken.	RESERVED.
BLRAA	The branch was taken.	RESERVED.
BLRAAZ	The branch was taken.	RESERVED.
BLRAB	The branch was taken.	RESERVED.
BLRABZ	The branch was taken.	RESERVED.
BR	The branch was taken.	RESERVED.
BRAA	The branch was taken.	RESERVED.
BRAAZ	The branch was taken.	RESERVED.
BRAB	The branch was taken.	RESERVED.
BRABZ	The branch was taken.	RESERVED.
CBZ or CBNZ	The branch was taken.	The branch was not taken.

#### Table D3.4: Meaning of Atom elements in AArch64 A64

Table D3.3: A64 branch with link instructions
Chapter D3. Instruction and Exception classifications D3.2. AArch32 A32

Instruction	Ε	Ν
ERET	The branch was taken and the PE returned from the Exception.	RESERVED.
ERETAA	The branch was taken and the PE returned from Exception.	RESERVED.
ERETAB	The branch was taken and the PE returned from Exception.	RESERVED.
ISB	The ISB performed a Context synchronization event and is considered as taken.	RESERVED.
RET	The branch was taken and the PE returned from the subroutine.	RESERVED.
RETAA	The branch was taken and the PE returned from the subroutine.	RESERVED.
RETAB	The branch was taken and the PE returned from the subroutine.	RESERVED.
TBZ or TBNZ	The branch was taken.	The branch was not taken.
TSTART	Transaction started and the instruction is considered as taken.	RESERVED.
WFE, WFET	The instruction was executed and is considered as taken.	RESERVED.
WFI, WFIT	The instruction was executed and is considered as taken.	RESERVED.

# D3.2 AArch32 A32

### D3.2.1 Direct P0 instructions

### Table D3.5: A32 direct P0 instructions

Instruction	Description
В	Unconditional Branch.
B.cond	Conditional Branch.
BL	Branch with link
BLX <immed></immed>	Branch with link and exchange.
ISB	Instruction Synchronization Barrier.
WFE	Wait For Event
WFI	Wait For Interrupt

## D3.2.2 Indirect P0 instructions

Chapter D3. Instruction and Exception classifications D3.2. AArch32 A32

### Table D3.6: A32 indirect P0 instructions

Instruction	Description
BLX <reg>.</reg>	Branch with Link and Exchange.
BX	Branch and Exchange.
BXJ	Branch and Exchange.
Data processing instructions that modify the PC.	-
ERET	Exception Return.
LDM including the PC.	Load Multiple to the PC.
LDR PC	Load a word to the PC.
RFE	Return From Exception.

### D3.2.3 Branch with link instructions

### Table D3.7: A32 branch with link instructions

Instruction	Description
BL	Branch with link
BLX <immed></immed>	Branch with link and exchange.
BLX <reg>.</reg>	Branch with Link and Exchange.

### D3.2.4 Meaning of Atom elements

### Table D3.8: Meaning of Atom elements in AArch32 A32

Instruction	Е	Ν
В	The branch was taken.	The branch was not taken.
B.cond	The branch was taken.	The branch was not taken.
BL	The branch was taken.	The branch was not taken.
BLX <immed></immed>	The branch was taken.	The branch was not taken.
BLX <reg>.</reg>	The branch was taken.	The branch was not taken.
BX	The branch was taken.	The branch was not taken.
BXJ	The branch was taken.	The branch was not taken.
Data processing instructions that modify the PC.	The branch was taken.	The branch was not taken.

Chapter D3. Instruction and Exception classifications D3.3. AArch32 T32

Instruction	Ε	Ν
ERET	The branch was taken and the PE returned from an Exception.	The branch was not taken and the PE did not return from an Exception.
ISB	The ISB performed a Context synchronization event and is considered as taken	The ISB did not perform a Context synchronization event and is considered as not taken.
LDM including the PC.	The branch was taken.	The branch was not taken.
LDR PC	The branch was taken.	The branch was not taken.
RFE	The branch was taken and the PE returned from the Exception.	RESERVED.
WFE	The instruction either passed its condition code check or failed its condition code check, but it is considered as taken.	The instruction failed its condition code check and is considered as not taken.
WFI	The instruction either passed its condition code check or failed its condition code check, but it is considered as taken.	The instruction failed its condition code check and is considered as not taken.

# D3.3 AArch32 T32

### D3.3.1 Direct P0 instructions

Instruction	Description
В	Unconditional Branch.
B <cc></cc>	Conditional Branch.
BL	Branch with Link.
BLX <immed></immed>	Branch with Link and Exchange.
CBNZ	Compare and Branch on Nonzero.
CBZ	Compare and Branch on Zero.
ISB	Instruction Synchronization Barrier, including CP15 encodings.
WFE	Wait For Event
WFI	Wait For Interrupt

### Table D3.9: T32 direct P0 instructions

### D3.3.2 Indirect P0 instructions

Chapter D3. Instruction and Exception classifications D3.3. AArch32 T32

### Table D3.10: T32 indirect P0 instructions

Instruction	Description
BLX <reg></reg>	Branch with Link and Exchange.
BX	Branch and Exchange.
BXJ	Branch and Exchange.
Data processing instructions that modify the PC.	-
LDM including the PC.	Load Multiple including to the PC.
LDR to the PC.	Load to the PC.
POP {,PC}	Load the PC from the stack.
RFE	Return From Exception.
TBB	Table Branch.
ТВН	Table Branch.

### D3.3.3 Branch with link instructions

### Table D3.11: T32 branch with link instructions

Instruction	Description
BL	Branch with Link.
BLX <immed></immed>	Branch with Link and Exchange.
BLX <reg></reg>	Branch with Link and Exchange.

### D3.3.4 Meaning of Atom elements

### Table D3.12: Meaning of Atom elements in AArch32 T32

Instruction	Е	Ν
В	The branch was taken.	The branch was not taken.
B <cc></cc>	The branch was taken.	The branch was not taken.
BL	The branch was taken.	The branch was not taken.
BLX <immed></immed>	The branch was taken.	The branch was not taken.
BLX <reg></reg>	The branch was taken.	The branch was not taken.
BX	The branch was taken.	The branch was not taken.
BXJ	The branch was taken.	The branch was not taken.

Chapter D3.	Instruction and Exception classifications
D3.4. WFI a	nd WFE Instructions

Instruction	Ε	Ν
CBNZ	The branch was taken.	The branch was not taken.
CBZ	The branch was taken.	The branch was not taken.
Data processing instructions that modify the PC.	The branch was taken.	The branch was not taken.
ISB	The ISB performed a Context synchronization event and is considered as taken.	The ISB did not perform a Context synchronization event and is considered as not taken.
LDM including the PC.	The branch was taken.	The branch was not taken.
LDR to the PC.	The branch was taken.	The branch was not taken.
POP {,PC}	The branch was taken.	The branch was not taken.
RFE	The branch was taken and the PE returned from the Exception.	The branch was not taken and the PH did not return from the Exception.
TBB	The branch was taken.	The branch was not taken.
ТВН	The branch was taken.	The branch was not taken.
WFE	The instruction either passed its condition code check or failed its condition code check, but it is considered as taken.	The instruction failed its condition code check and is considered as not taken.
WFI	The instruction either passed its condition code check or failed its condition code check, but it is considered as taken.	The instruction failed its condition code check and is considered as not taken.

# D3.4 WFI and WFE Instructions

WFE, WFET, WFI, and WFIT instructions, when indicated by TRCIDR2.WFXMODE, are *P0 instructions*.

### D3.4.1 WFxT

R<sub>BBQHN</sub> If FEAT\_WFxT is implemented and TRCIDR2.WFXMODE is Ob1, WFE, WFET, WFI, and WFIT instructions are classified as direct branch instructions.

# D3.5 Exceptions to Exception element encodings

Reason	Туре
Branch Target exception	Inst fault
Breakpoint	Inst debug
FIQ	FIQ
HVC	Call
Halting debug event	Debug halt
IRQ	IRQ
Illegal execution state	Trap
Instruction Abort	Inst fault
Instruction or event trapped by a control bit	Trap
MemCopy or MemSet	Trap
Misaligned PC	Alignment
PAC Fail	Data fault
SError interrupt	System Error
SMC	Call
SVC	Call
Software Breakpoint Instruction	Inst debug
Software Step	Inst debug
Stack Pointer Misalignment	Alignment
Synchronous Data Abort	Data fault
UNDEFINED instruction	Trap
Watchpoint	Data debug

### Table D3.13: Exception mapping for exceptions taken to AArch64 state

### Table D3.14: Exception mapping for exceptions taken to AArch32 state

BreakpointInst faultFIQFIQHVCCallHalting debug eventDebug haltIRQIRQ	Reason	Туре		
FIQFIQHVCCallHalting debug eventDebug halt	Drachmaint	•••		
HVCCallHalting debug eventDebug halt	1.			
Halting debug event Debug halt				
	e e	C		
	Illegal execution state	Trap		

Chapter D3. Instruction and Exception classifications D3.5. Exceptions to Exception element encodings

Reason	Туре		
Instruction or event trapped by a control bit	Trap		
Prefetch Abort	Inst fault		
SError interrupt	System Error		
SMC	Call		
SVC	Call		
Software Breakpoint Instruction	Inst fault		
Synchronous Data Abort	Data fault		
UNDEFINED instruction	Trap		
Vector Catch exception	Inst fault		
Watchpoint	Data fault		

Chapter D4 Recommended Configurations Chapter D4. Recommended Configurations D4.1. Configurations

# **D4.1 Configurations**

I<br/>YCKVPThis section describes which ETE features Arm recommends are implemented. For optional features not described<br/>here, it is IMPLEMENTATION DEFINED whether the feature is implemented. For features which have an IM-<br/>PLEMENTATION DEFINED size or number, and are not described here, the size or number of that feature is<br/>IMPLEMENTATION DEFINED.

Parameter	Description	Configuration		
ATBTRIG ATB Trigger Support		Yes, if ATB is implemented		
NUMACPAIRS	Address Comparator pairs	4		
NUMCIDC	Context Identifier Comparators	>= 1		
NUMVMIDC	Virtual Context Identifier Comparators	>= 1, if EL2 is implemented		
NUMCNTR	Number of Counters	2		
NUMEVENT	Number of ETEEvents	4		
NUMEXTINSEL	Number of External Input Selectors	4		
NUMRSPAIR	Number of Resource selection pairs	>= 8		
NUMSEQSTATE	Number of Sequencer states	4		
NUMSSCC	Number of Single-shot Comparator Controls	>= 1		
RETSTACK	Return stack	Yes		
STALLCTL	Processing Element (PE) stalling capability	Yes		
TRACEIDSIZE	Trace ID size	7-bits, if ATB is implemented		
CCITMIN	Cycle count minimum threshold	4		
CCSIZE	Cycle counter size	>= 12		
WFXMODE	wfi, wfit, wfe, and wfet instruction classification	WFI, WFIT, WFE, and WFET instructions are classified as <i>PO instructions</i>		

# Chapter D5 Protocol Description

# **D5.1 Introduction**

 $I_{XCCWQ}$  An ETE trace unit generates a trace byte stream. The protocol is a byte-based packet protocol, which means that the trace byte stream is constructed of multiple packets, where each packet contains one or more bytes of data.

R<sub>BVTNX</sub> A packet consists of a single header byte, followed by zero or more payload bytes.

# D5.2 Summary

Header byte	Name	Purpose
00000000	Alignment Synchronization Packet	Identifies a packet boundary.
00000000	Discard Packet	Indicates a Discard element.
00000000	Overflow Packet	Indicates that a trace unit buffer overflow has occurred.
00000001	Trace Info Packet	Resets trace compression to a known architectural state.
0000001x	Timestamp Packet	Indicates a Timestamp element.
00000100	Trace On Packet	Indicates that there has been a discontinuity in the trace element stream.
00000110	PE Reset Packet	Indicates that a PE Reset has occurred.
00000110	Transaction Failure Packet	Indicates that a Transaction Failure has occurred.
00000110	Exception 32-bit Address IS0 with Context Packet	Indicates that an exception has occurred.
00000110	Exception 32-bit Address IS1 with Context Packet	Indicates that an exception has occurred.
00000110	Exception 64-bit Address IS0 with Context Packet	Indicates that an exception has occurred.
00000110	Exception 64-bit Address IS1 with Context Packet	Indicates that an exception has occurred.
00000110	Exception Exact Match Address Packet	Indicates that an exception has occurred.
00000110	Exception Short Address ISO Packet	Indicates that an exception has occurred.
00000110	Exception Short Address IS1 Packet	Indicates that an exception has occurred.
00000110	Exception 32-bit Address IS0 Packet	Indicates that an exception has occurred.
00000110	Exception 32-bit Address IS1 Packet	Indicates that an exception has occurred.
00000110	Exception 64-bit Address IS0 Packet	Indicates that an exception has occurred.
00000110	Exception 64-bit Address IS1 Packet	Indicates that an exception has occurred.
00001010	Transaction Start Packet	Indicates that the PE has started to execute in Transactional state.
00001011	Transaction Commit Packet	Indicates that the PE has successfully finished an outer transaction and is leaving Transactional state.
00001100	Cycle Count Format 2_0 small commit Packet	Indicates a Commit element and a Cycle Count element.
00001101	Cycle Count Format 2_1 Packet	Indicates a Cycle Count element.
00001101	Cycle Count Format 2_0 large commit Packet	Indicates a Commit element and a Cycle Count element.
00001110	Cycle Count Format 1_1 with count Packet	Indicates a Cycle Count element.
00001110	Cycle Count Format 1_0 with count Packet	Indicates zero or one <i>Commit elements</i> followed by a <i>Cycle Count element</i> .
00001111	Cycle Count Format 1_1 unknown count Packet	Indicates a Cycle Count element.

# Chapter D5. Protocol Description D5.2. Summary

Header byte	Name	Purpose		
00001111	Cycle Count Format 1_0 unknown count Packet	Indicates zero or one <i>Commit elements</i> followed by a <i>Cycle</i> <i>Count element</i> with an UNKNOWN cycle count value.		
000100xx	Cycle Count Format 3_1 Packet	Indicates a Cycle Count element.		
0001xxxx	Cycle Count Format 3_0 Packet	Indicates a Commit element and a Cycle Count element.		
00101101	Commit Packet	Indicates a Commit element.		
0010111x	Cancel Format 1 Packet	Indicates a <i>Cancel element</i> optionally followed by a <i>Mispredict element</i> .		
001100xx	Mispredict Packet	Indicates 0-2 E or N <i>Atom elements</i> followed by one <i>Mispredict element</i> .		
001101xx	Cancel Format 2 Packet	Indicates zero or more E or N <i>Atom elements</i> followed by a <i>Cancel element</i> and a <i>Mispredict element</i> .		
00111xxx	Cancel Format 3 Packet	Indicates zero or one E <i>Atom element</i> followed by a <i>Cancel element</i> with a payload of 2-5 and one <i>Mispredict element</i> .		
01110000	Ignore Packet	To align packet boundary to memory boundary.		
0111xxxx	Event Packet	Indicates 1-4 Event elements.		
10000000	Context Same Packet	Indicates a Context element.		
1000001	Context Packet	Indicates a Context element.		
10000010	Target Address with Context 32-bit IS0 Packet	Indicates a Target Address element and a Context element.		
10000011	Target Address with Context 32-bit IS1 Packet	Indicates a Target Address element and a Context element.		
10000101	Target Address with Context 64-bit IS0 Packet	Indicates a Target Address element and a Context element.		
10000110	Target Address with Context 64-bit IS1 Packet	Indicates a Target Address element and a Context element.		
10001000	Timestamp Marker Packet	Indicates a Timestamp Marker element.		
100100xx	Target Address Exact Match Packet	Indicates a Target Address element.		
10010101	Target Address Short IS0 Packet	Indicates a Target Address element.		
10010110	Target Address Short IS1 Packet	Indicates a Target Address element.		
10011010	Target Address 32-bit IS0 Packet	Indicates a Target Address element.		
10011011	Target Address 32-bit IS1 Packet	Indicates a Target Address element.		
10011101	Target Address 64-bit IS0 Packet	Indicates a Target Address element.		
10011110	Target Address 64-bit IS1 Packet	Indicates a Target Address element.		
101000xx	Q with Exact match address Packet	Indicates that some instructions have executed with an address of the next instruction.		
10100101	Q short address IS0 Packet	Indicates that some instructions have executed with an address of the next instruction.		
10100110	Q short address IS1 Packet	Indicates that some instructions have executed with an address of the next instruction.		
10101010	Q 32-bit address ISO Packet	Indicates that some instructions have executed with an address of the next instruction.		
10101011	Q 32-bit address IS1 Packet	Indicates that some instructions have executed with an address of the next instruction.		

# Chapter D5. Protocol Description D5.2. Summary

Header byte	Name	Purpose
10101100	Q with count Packet	Indicates that some instructions have executed.
10101111	Q Packet	Indicates that some instructions have executed, without a count of the number of instructions.
101100xx	Source Address Exact Match Packet	Indicates the source address of a <i>P0 instruction</i> , and that the instruction was taken.
10110100	Source Address Short ISO Packet	Indicates the source address of a <i>P0 instruction</i> , and that the instruction was taken.
10110101	Source Address Short IS1 Packet	Indicates the source address of a <i>P0 instruction</i> , and that the instruction was taken.
10110110	Source Address 32-bit IS0 Packet	Indicates the source address of a <i>P0 instruction</i> , and that the instruction was taken.
10110111	Source Address 32-bit IS1 Packet	Indicates the source address of a <i>P0 instruction</i> , and that the instruction was taken.
10111000	Source Address 64-bit IS0 Packet	Indicates the source address of a <i>P0 instruction</i> , and that the instruction was taken.
10111001	Source Address 64-bit IS1 Packet	Indicates the source address of a <i>P0 instruction</i> , and that the instruction was taken.
110101xx	Atom Format 5.2 Packet	Indicates five Atom elements.
110110xx	Atom Format 2 Packet	Indicates two Atom elements.
110111xx	Atom Format 4 Packet	Indicates four Atom elements.
11110101	Atom Format 5.1 Packet	Indicates five Atom elements.
1111011x	Atom Format 1 Packet	Indicates one Atom element.
11111xxx	Atom Format 3 Packet	Indicates three Atom elements.
11xxxxxx	Atom Format 6 Packet	Indicates 3-23 E <i>Atom elements</i> , plus a subsequent E Atom or N <i>Atom element</i> .

All other values are reserved. Reserved values might be defined in a future version of the architecture.

# **D5.3 Encoding Schemes**

### D5.3.1 Field encodings

- ITGRRZ
   Bit Replacement The packet outputs bits which update a piece of state. Bits output by the packet replace only those bits in the piece of state. Bits not output by the packet remain unchanged in the piece of state.
- INKEPMZ
   Unsigned LE128n The data is encoded as an unsigned number. The least significant bits of the number are output in the least significant bits of the packet. Bits not output by the packet are 0.

 $I_{WYBBG}$  **POD** The encoding is specific to the packet.

I<sub>QXHHT</sub> **Unary code** The sequence for this variable is one of the following:

- A 0.
- A number of 1 followed by a 0.
- All 1 for the size of the variable, as defined by the packet.

For example the permitted values for a 4-bit variable are:

- 0.
- 10.
- 110.
- 1110.
- 1111.

### D5.3.2 Instruction set encoding

R<sub>FXNDF</sub> For any virtual instruction address, the instruction set is output as a combination of the following two pieces of information:

- The SF bit encoded in Context packets.
- The sub\_isa encoded by the type of the following groups of packets:
  - Target Address packets.
  - Exception packets.
  - Q packets.
  - Source Address packets.

The sub\_isa indicates either:

- ISO.
- IS1.

Table D5.2 indicates how the combination of the SF bit and sub\_isa indicate the instruction set.

### Table D5.2: Instruction set encodings

SF Bit	sub_isa	Instruction Set	
0b0	ISO	AArch32 A32	
0b0	IS1	AArch32 T32	
0b1	ISO	AArch64 A64	

I<sub>WKMNL</sub>

The sub\_isa also indicates the alignment of the virtual instruction addresses. Table D5.3 indicates the alignment of each sub\_isa.

### Table D5.3: Virtual instruction address alignment

sub_isa	Alignment		
ISO	Word-Aligned		
IS1	Halfword-Aligned		

 $I_{NSZMB}$  The following packets encode the sub\_isa:

- Exception Short Address ISO Packet.
- Exception Short Address IS1 Packet.
- Exception 32-bit Address ISO Packet.
- Exception 32-bit Address IS1 Packet.
- Exception 64-bit Address ISO Packet.
- Exception 64-bit Address IS1 Packet.
- Exception 32-bit Address IS0 with Context Packet.
- Exception 32-bit Address IS1 with Context Packet.
- Exception 64-bit Address IS0 with Context Packet.
- Exception 64-bit Address IS1 with Context Packet.
- Target Address Short IS0 Packet.
- Target Address Short IS1 Packet.
- Target Address 32-bit IS0 Packet.
- Target Address 32-bit IS1 Packet.
- Target Address 64-bit IS0 Packet.
- Target Address 64-bit IS1 Packet.
- Target Address with Context 32-bit ISO Packet.
- Target Address with Context 32-bit IS1 Packet.
- Target Address with Context 64-bit IS0 Packet.
- Target Address with Context 64-bit IS1 Packet.
- Source Address Short IS0 Packet.
- Source Address Short IS1 Packet.
- Source Address 32-bit ISO Packet.
- Source Address 32-bit IS1 Packet.
- Source Address 64-bit IS0 Packet.
- Source Address 64-bit IS1 Packet.
- Q short address IS0 Packet.
- Q short address IS1 Packet.
- Q 32-bit address IS0 Packet.
- Q 32-bit address IS1 Packet.

# **D5.4 Alignment Synchronization Packet**

Purpose Identifies a packet boundary.

### Configurations All.

This packet forms a unique bit and byte pattern. Searching for this pattern allows the trace analyzer to identify packet boundaries.

### **Packet Layout**

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0

### Figure D5.1: Alignment Synchronization Packet

### Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

 $R_{BXZZJ}$  Any byte that follows this unique sequence of bits is the header byte of a new packet.

R<sub>VRKLP</sub> This packet must be output before the first Trace Info packet.

Chapter D5. Protocol Description D5.5. Discard Packet

# **D5.5 Discard Packet**

Purpose Indicates a Discard element.

Configurations All.

Indicates a Discard element.

### Packet Layout

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1

### Figure D5.2: Discard Packet

### **Element sequence**

This packet encodes the following sequence:

1. Discard element.

### Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

I<sub>RTFPP</sub> This packet is used to discard any speculative trace that the trace analyzer might still be holding onto.

Chapter D5. Protocol Description D5.6. Overflow Packet

# **D5.6 Overflow Packet**

Purpose Indicates that a trace unit buffer overflow has occurred.

### Configurations All.

Indicates that a trace unit buffer overflow has occurred and data might have been lost.

### Packet Layout

_	7	6	5	4	3	2	1	0
Γ	0	0	0	0	0	0	0	0
Γ	0	0	0	0	0	1	0	1

### Figure D5.3: Overflow Packet

### **Element sequence**

This packet encodes the following sequence:

- 1. Overflow element.
- 2. Discard element.

### **Additional information**

For more information about the decoding of this packet see decode.

Chapter D5. Protocol Description D5.7. Trace Info Packet

# D5.7 Trace Info Packet

Purpose Resets trace compression to a known architectural state.

### Configurations All.

The trace info packet resets the trace compression to a known state.

Any fields which are not output are treated as if the value is zero.

### Packet Layout - Variant 1

7	6	5	4	3	2	1	0
							1
0	0	0	0	0	0	0	0

### Figure D5.4: Trace Info Packet (1)

### Packet Layout - Variant 2

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	1
(0)	Т		(0) (0	) (0) (	0) (0)		СС

### Figure D5.5: Trace Info Packet (2)

### Packet Layout - Variant 3

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	1
0	0	0	0	0	1	0	0
C0	SPEC[6:0]						
C0		SPEC[13:7]					
C0		SPEC[20:14]					
C0	SPEC[27:21]						
(	(0) (0) (0) (0)			S	PEC[	31:28	]

### Figure D5.6: Trace Info Packet (3)

### Packet Layout - Variant 4

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	1
0	0	0	0	0	1	0	1
(0)	Т		(0) (0	) (0) (	0) (0)		СС
C0		SPEC[6:0]					
C0			SP	EC[13	3:7]		
C0		SPEC[20:14]					
C0		SPEC[27:21]					
(	(0) (0) (0) (0)				SPEC[	31:28	]

### Figure D5.7: Trace Info Packet (4)

### C1 CYCT[6:0] CYCT[11:7] (0) (0) (0)

### Figure D5.8: Trace Info Packet (5)

### т СС (0) (0) (0) (0) (0) (0) C1 CYCT[6:0] (0) (0) (0) CYCT[11:7]

### Figure D5.9: Trace Info Packet (6)

## Packet Layout - Variant 5

Packet Layout - Variant 6

### Packet Layout - Variant 7

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	1
0	0	0	0	1	1	0	0
C0			SP	EC[6	:0]		
C0	SPEC[13:7]						
C0		SPEC[20:14]					
C0		SPEC[27:21]					
(	0) (0) (0) (0) SPEC[31:28]						]
C1		CYCT[6:0]					
(0	) (0) (0	D)		CY	CT[11	:7]	

### Figure D5.10: Trace Info Packet (7)

### Packet Layout - Variant 8

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	1
0	0	0	0	1	1	0	1
(0)	Т		(0) (0	) (0) (	0) (0)		CC
C0	SPEC[6:0]						
C0	SPEC[13:7]						
C0		SPEC[20:14]					
C0		SPEC[27:21]					
(	(0) (0) (0) (0) SPEC[31:28]						
C1	CYCT[6:0]						
(0	) (0) (	0 (0) (0) CYCT[11:7]					

### Figure D5.11: Trace Info Packet (8)

### **Field descriptions**

C0 Continuation Bit.

The encoding for this field is Unary code.

Ob0Last byte in this section.Ob1At least one more byte follows in this section.

C1 Continuation Bit.

The encoding for this field is Unary code.

Ob0Last byte in this section.Ob1At least one more byte follows in this section.

CC Cycle count enable indicator.

When this field is not output, it is treated as if it is zero.

The encoding for this field is POD.

060	Cycle counting is not enabled.
0b1	Cycle counting is enabled.

**CYCT** The cycle count threshold.

When this field is not output, it is treated as if it is zero.

The encoding for this field is unsigned LE128n.

**SPEC** The number of uncommitted *P0 elements* in the trace.

When this field is not output, it is treated as if it is zero.

The encoding for this field is unsigned LE128n.

T Transactional state indicator.

When this field is not output, it is treated as if it is zero.

The encoding for this field is POD.

0b0	The PE is not currently executing in Transactional state.
0b1	The PE is currently executing in Transactional state.

### **Element sequence**

This packet encodes the following sequence:

1. Trace Info element.

### Additional information

For more information about the decoding of this packet see decode.

Chapter D5. Protocol Description D5.8. Trace On Packet

# D5.8 Trace On Packet

Purpose Indicates that there has been a discontinuity in the trace element stream.

### Configurations All.

A Trace On packet indicates to a trace analyzer that the trace unit has generated a Trace On element.

### **Packet Layout**

7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	0

Figure D5.12: Trace On Packet

### **Element sequence**

This packet encodes the following sequence:

1. Trace On element.

### **Additional information**

For more information about the decoding of this packet see decode.

Chapter D5. Protocol Description D5.9. Timestamp Packet

# **D5.9 Timestamp Packet**

Purpose Indicates a *Timestamp element*.

**Configurations** TRCIDR0.TSSIZE != Ob00000.

Packet Layout - Variant 1

7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0
C0			Т	<b>`S[</b> 6:0	]		
C0			Т	S[13:	7]		
C0			TS	S[20:1	4]		
C0		TS[27:21]					
C0		TS[34:28]					
C0		TS[41:35]					
C0		TS[48:42]					
C0			TS	6[55:4	9]		
			TS[6	3:56]			

### Figure D5.13: Timestamp Packet (1)

### Packet Layout - Variant 2

7	6	5	4	3	2	1	0	
0	0	0	0	0	0	1	1	
C0			٦	<sup>-</sup> S[6:0	]			
C0			Т	S[13:7	7]			
C0			ΤS	S[20:1	4]			
C0			Т	S[27:2	1]			
C0		TS[34:28]						
C0			Т	S[41:3	5]			
C0			ΤS	6[48:4	2]			
C0		TS[55:49]						
	TS[63:56]							
C1		COUNT[6:0]						
C1		COUNT[13:7]						
(0)	(0)		C	ОЛИТ	[19:14	4]		

### Figure D5.14: Timestamp Packet (2)

### **Field descriptions**

C0 Continuation Bit.

The encoding for this field is Unary code.

0b0	Last byte in this section.
0b1	At least one more byte follows in this section.

### C1 Continuation Bit.

The encoding for this field is Unary code.

0d0	Last byte in this section.
0b1	At least one more byte follows in this section.

**COUNT** The number of PE clock cycles between the most recent *Cycle Count element* and the element related to the Timestamp.

The encoding for this field is unsigned LE128n.

TS Timestamp Value.

The encoding for this field is Bit replacement.

### **Element sequence**

This packet encodes the following sequence:

1. Timestamp element.

### **Additional information**

For more information about the decoding of this packet see decode.

Chapter D5. Protocol Description D5.10. Timestamp Marker Packet

# D5.10 Timestamp Marker Packet

Purpose Indicates a *Timestamp Marker element*.

Configurations TRCIDR0.TSSIZE != 0b00000 and TRCIDR0.TSMARK == 0b1

**Packet Layout** 

7	6	5	4	3	2	1	0
1	0	0	0	1	0	0	0

Figure D5.15: Timestamp Marker Packet

Chapter D5. Protocol Description D5.11. Transaction Start Packet

# **D5.11 Transaction Start Packet**

**Purpose** Indicates that the PE has started to execute in Transactional state.

Configurations All.

**Packet Layout** 

7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	0

Figure D5.16: Transaction Start Packet

### **Element sequence**

This packet encodes the following sequence:

1. Transaction Start element.

### Additional information

For more information about the decoding of this packet see decode.

# D5.12 Transaction Commit Packet

**Purpose** Indicates that the PE has successfully finished an outer transaction and is leaving Transactional state. **Configurations** All.

### **Packet Layout**

7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	1

Figure D5.17: Transaction Commit Packet

### **Element sequence**

This packet encodes the following sequence:

1. Transaction Commit element.

### Additional information

For more information about the decoding of this packet see decode.

# D5.13 Exception Exact Match Address Packet

Purpose Indicates that an exception has occurred.

Configurations All.

### **Packet Layout**

_	7	6	5	4	3	2	1	0
Γ	0	0	0	0	0	1	1	0
	0	E[1]			TYPE			E[0]
	1	0	0	1	0	0		A

### Figure D5.18: Exception Exact Match Address Packet

### **Field descriptions**

A Preferred Exception Return address.

The encoding for this field is POD.

0b00	The Preferred Exception Return is the same as address history buffer entry 0.
0b01	The Preferred Exception Return is the same as address history buffer entry 1.
0b10	The Preferred Exception Return is the same as address history buffer entry 2.

E Identifies the elements that are indicated by this packet.

The encoding for this field is POD.

0b01	1. Exception element (TYPE, ADDRESS).
0b10	<ol> <li>Target Address element (ADDRESS).</li> <li>Exception element (TYPE, ADDRESS).</li> </ol>

All other values are reserved. Reserved values might be defined in a future version of the architecture.

### **TYPE** The exception type.

The encoding for this field is POD.

0b00000 0b00001 PE Reset, also see PE Reset Packet.

Debug halt.

0b00010	Call.
0b00011	Trap.
0b00100	System Error.
0b00110	Inst debug.
0b00111	Data debug.
0b01010	Alignment.
0b01011	Inst Fault.
0b01100	Data Fault.
0b01110	IRQ.
0b01111	FIQ.
0b10000	IMPLEMENTATION DEFINED 0.
0b10001	IMPLEMENTATION DEFINED 1.
0b10010	IMPLEMENTATION DEFINED 2.
0b10011	IMPLEMENTATION DEFINED 3.
0b10100	IMPLEMENTATION DEFINED 4.
0b10101	IMPLEMENTATION DEFINED 5.
0b10110	IMPLEMENTATION DEFINED 6.
0b10111	IMPLEMENTATION DEFINED 7.
0b11000	Reserved. See Transaction Failure Packet.

All other values are reserved. Reserved values might be defined in a future version of the architecture.

### Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.14 Exception Short Address IS0 Packet

Purpose Indicates that an exception has occurred.

Configurations All.

**Packet Layout** 

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]			TYPE			E[0]
1	0	0	1	0	1	0	1
C0				A[8:2]			
			A[1	6:9]			



### **Field descriptions**

A Preferred Exception Return address.

Preferred Exception Return address bits[1:0] always have the value Ob00.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

C0 Continuation Bit.

The encoding for this field is Unary code.

0b0	Last byte in this section.
0b1	At least one more byte follows in this section.

**E** Identifies the elements that are indicated by this packet.

The encoding for this field is POD.

0b01	1. Exception element (TYPE, ADDRESS).
0b10	<ol> <li>Target Address element (ADDRESS).</li> <li>Exception element (TYPE, ADDRESS).</li> </ol>

All other values are reserved. Reserved values might be defined in a future version of the architecture.

**TYPE** The exception type.

The encoding for this field is POD.

0000000	PE Reset, also see PE Reset Packet.
0b00001	Debug halt.
0b00010	Call.
0b00011	Trap.
0b00100	System Error.
0b00110	Inst debug.
0b00111	Data debug.
0b01010	Alignment.
0b01011	Inst Fault.
0b01100	Data Fault.
0b01110	IRQ.
0b01111	FIQ.
0b10000	IMPLEMENTATION DEFINED 0.
0b10001	IMPLEMENTATION DEFINED 1.
0b10010	IMPLEMENTATION DEFINED 2.
0b10011	IMPLEMENTATION DEFINED 3.
0b10100	IMPLEMENTATION DEFINED 4.
0b10101	IMPLEMENTATION DEFINED 5.
0b10110	IMPLEMENTATION DEFINED 6.
0b10111	IMPLEMENTATION DEFINED 7.
0b11000	Reserved. See Transaction Failure Packet.

All other values are reserved. Reserved values might be defined in a future version of the architecture.

### **Additional information**

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

For more information about the encoding of this packet see encoding.

# D5.15 Exception Short Address IS1 Packet

Purpose Indicates that an exception has occurred.

Configurations All.

**Packet Layout** 

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]			TYPE			E[0]
1	0	0	1	0	1	1	0
C0				A[7:1]			
	A[15:8]						



### **Field descriptions**

A Preferred Exception Return address.

Preferred Exception Return address bit[0] always has the value Ob0.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

C0 Continuation Bit.

The encoding for this field is Unary code.

0b0	Last byte in this section.
0b1	At least one more byte follows in this section.

**E** Identifies the elements that are indicated by this packet.

The encoding for this field is POD.

0b01	1. Exception element (TYPE, ADDRESS).
0b10	<ol> <li>Target Address element (ADDRESS).</li> <li>Exception element (TYPE, ADDRESS).</li> </ol>

All other values are reserved. Reserved values might be defined in a future version of the architecture.

**TYPE** The exception type.

The encoding for this field is POD.

0000000	PE Reset, also see PE Reset Packet.
0b00001	Debug halt.
0b00010	Call.
0b00011	Trap.
0b00100	System Error.
0b00110	Inst debug.
0b00111	Data debug.
0b01010	Alignment.
0b01011	Inst Fault.
0b01100	Data Fault.
0b01110	IRQ.
0b01111	FIQ.
0b10000	IMPLEMENTATION DEFINED 0.
0b10001	IMPLEMENTATION DEFINED 1.
0b10010	IMPLEMENTATION DEFINED 2.
0b10011	IMPLEMENTATION DEFINED 3.
0b10100	IMPLEMENTATION DEFINED 4.
0b10101	IMPLEMENTATION DEFINED 5.
0b10110	IMPLEMENTATION DEFINED 6.
0b10111	IMPLEMENTATION DEFINED 7.
0b11000	Reserved. See Transaction Failure Packet.

All other values are reserved. Reserved values might be defined in a future version of the architecture.

### **Additional information**

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

For more information about the encoding of this packet see encoding.

# D5.16 Exception 32-bit Address IS0 Packet

Purpose Indicates that an exception has occurred.

Configurations All.

### **Packet Layout**

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]			TYPE			E[0]
1	0	0	1	1	0	1	0
(0)	A[8:2]						
(0)	A[15:9]						
A[23:16]							
A[31:24]							

### Figure D5.21: Exception 32-bit Address IS0 Packet

### **Field descriptions**

A Preferred Exception Return address.

Preferred Exception Return address bits[1:0] always have the value Ob00.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

**E** Identifies the elements that are indicated by this packet.

The encoding for this field is POD.

0b01	1. Exception element (TYPE, ADDRESS).
0b10	<ol> <li>Target Address element (ADDRESS).</li> <li>Exception element (TYPE, ADDRESS).</li> </ol>

All other values are reserved. Reserved values might be defined in a future version of the architecture.

### **TYPE** The exception type.

The encoding for this field is POD.

0600000	PE Reset, also see PE Reset Packet.
0b00001	Debug halt.
0600010	Call.

0b00011	Trap.
0b00100	System Error.
0b00110	Inst debug.
0b00111	Data debug.
0b01010	Alignment.
0b01011	Inst Fault.
0b01100	Data Fault.
0b01110	IRQ.
0b01111	FIQ.
0b10000	IMPLEMENTATION DEFINED 0.
0b10001	IMPLEMENTATION DEFINED 1.
0b10010	IMPLEMENTATION DEFINED 2.
0b10011	IMPLEMENTATION DEFINED 3.
0b10100	IMPLEMENTATION DEFINED 4.
0b10101	IMPLEMENTATION DEFINED 5.
0b10110	IMPLEMENTATION DEFINED 6.
0b10111	IMPLEMENTATION DEFINED 7.
0b11000	Reserved. See Transaction Failure Packet.

All other values are reserved. Reserved values might be defined in a future version of the architecture.

### Additional information

For more information about the decoding of this packet see decode. For more information about the generation of this packet see generation. For more information about the encoding of this packet see encoding.
## D5.17 Exception 32-bit Address IS1 Packet

Purpose Indicates that an exception has occurred.

Configurations All.

#### **Packet Layout**

7	6	5	4	3	2	1	0		
0	0	0	0	0	1	1	0		
0	E[1]	E[1] TYPE E[0]							
1	0	0	1	1	0	1	1		
(0)		A[7:1]							
	A[15:8]								
A[23:16]									
	A[31:24]								

#### Figure D5.22: Exception 32-bit Address IS1 Packet

## **Field descriptions**

A Preferred Exception Return address.

Preferred Exception Return address bit[0] always has the value obo.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

**E** Identifies the elements that are indicated by this packet.

The encoding for this field is POD.

0b01	1. Exception element (TYPE, ADDRESS).
0b10	<ol> <li>Target Address element (ADDRESS).</li> <li>Exception element (TYPE, ADDRESS).</li> </ol>

All other values are reserved. Reserved values might be defined in a future version of the architecture.

#### **TYPE** The exception type.

0600000	PE Reset, also see PE Reset Packet.
0b00001	Debug halt.
0600010	Call.

0b00011	Trap.
0b00100	System Error.
0b00110	Inst debug.
0b00111	Data debug.
0b01010	Alignment.
0b01011	Inst Fault.
0b01100	Data Fault.
0b01110	IRQ.
0b01111	FIQ.
0b10000	IMPLEMENTATION DEFINED 0.
0b10001	IMPLEMENTATION DEFINED 1.
0b10010	IMPLEMENTATION DEFINED 2.
0b10011	IMPLEMENTATION DEFINED 3.
0b10100	IMPLEMENTATION DEFINED 4.
0b10101	IMPLEMENTATION DEFINED 5.
0b10110	IMPLEMENTATION DEFINED 6.
0b10111	IMPLEMENTATION DEFINED 7.
0b11000	Reserved. See Transaction Failure Packet.

All other values are reserved. Reserved values might be defined in a future version of the architecture.

## Additional information

For more information about the decoding of this packet see decode. For more information about the generation of this packet see generation. For more information about the encoding of this packet see encoding.

# D5.18 Exception 64-bit Address IS0 Packet

Purpose Indicates that an exception has occurred.

Configurations All.

#### **Packet Layout**

7	6	5	4	3	2	1	0			
0	0	0 0 0 0 1 1 0								
0	E[1]			TYPE			E[0]			
1	0 0 1 1 1 0 1									
(0)		A[8:2]								
(0)		A[15:9]								
	A[23:16]									
	A[31:24]									
	A[39:32]									
	A[47:40]									
	A[55:48]									
		A[63:56]								

#### Figure D5.23: Exception 64-bit Address IS0 Packet

## **Field descriptions**

A Preferred Exception Return address.

Preferred Exception Return address bits[1:0] always have the value Ob00.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

**E** Identifies the elements that are indicated by this packet.

The encoding for this field is POD.

0b01	1. Exception element (TYPE, ADDRESS).
0b10	<ol> <li>Target Address element (ADDRESS).</li> <li>Exception element (TYPE, ADDRESS).</li> </ol>

All other values are reserved. Reserved values might be defined in a future version of the architecture.

**TYPE** The exception type.

000000	PE Reset, also see PE Reset Packet.
0b00001	Debug halt.
0b00010	Call.
0b00011	Trap.
0b00100	System Error.
0b00110	Inst debug.
0b00111	Data debug.
0b01010	Alignment.
0b01011	Inst Fault.
0b01100	Data Fault.
0b01110	IRQ.
0b01111	FIQ.
0b10000	IMPLEMENTATION DEFINED 0.
0b10001	IMPLEMENTATION DEFINED 1.
0b10010	IMPLEMENTATION DEFINED 2.
0b10011	IMPLEMENTATION DEFINED 3.
0b10100	IMPLEMENTATION DEFINED 4.
0b10101	IMPLEMENTATION DEFINED 5.
0b10110	IMPLEMENTATION DEFINED 6.
0b10111	IMPLEMENTATION DEFINED 7.
0b11000	Reserved. See Transaction Failure Packet.

All other values are reserved. Reserved values might be defined in a future version of the architecture.

## **Additional information**

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.19 Exception 64-bit Address IS1 Packet

Purpose Indicates that an exception has occurred.

Configurations All.

#### **Packet Layout**

7	6	5	4	3	2	1	0	
0	0	0	0	0	1	1	0	
0	E[1]			TYPE			E[0]	
1	0	0 1 1 1 1 0						
(0)	A[7:1]							
A[15:8]								
	A[23:16]							
			A[31	:24]				
	A[39:32]							
	A[47:40]							
	A[55:48]							
			A[63	8:56]				

#### Figure D5.24: Exception 64-bit Address IS1 Packet

## **Field descriptions**

A Preferred Exception Return address.

Preferred Exception Return address bit[0] always has the value obo.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

**E** Identifies the elements that are indicated by this packet.

The encoding for this field is POD.

0b01	1. Exception element (TYPE, ADDRESS).
0b10	<ol> <li>Target Address element (ADDRESS).</li> <li>Exception element (TYPE, ADDRESS).</li> </ol>

All other values are reserved. Reserved values might be defined in a future version of the architecture.

**TYPE** The exception type.

0600000	PE Reset, also see PE Reset Packet.
0b00001	Debug halt.
0b00010	Call.
0b00011	Trap.
0b00100	System Error.
0b00110	Inst debug.
0b00111	Data debug.
0b01010	Alignment.
0b01011	Inst Fault.
0b01100	Data Fault.
0b01110	IRQ.
0b01111	FIQ.
0b10000	IMPLEMENTATION DEFINED 0.
0b10001	IMPLEMENTATION DEFINED 1.
0b10010	IMPLEMENTATION DEFINED 2.
0b10011	IMPLEMENTATION DEFINED 3.
0b10100	IMPLEMENTATION DEFINED 4.
0b10101	IMPLEMENTATION DEFINED 5.
0b10110	IMPLEMENTATION DEFINED 6.
0b10111	IMPLEMENTATION DEFINED 7.
0b11000	Reserved. See Transaction Failure Packet.

All other values are reserved. Reserved values might be defined in a future version of the architecture.

## **Additional information**

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.20 Exception 32-bit Address IS0 with Context Packet

Purpose Indicates that an exception has occurred.

Configurations All.

Packet Layout - Variant 1

7	6	5	4	3	2	1	0		
0	0	0 0 0 0 1 1 0							
0	E[1]	E[1] TYPE E[0]							
1	0	0	0	0	0	1	0		
(0)		A[8:2]							
(0)		A[15:9]							
	A[23:16]								
	A[31:24]								
0	0	NS	SF	(0)	(0)	E	L		

Figure D5.25: Exception 32-bit Address IS0 with Context Packet (1)

Packet Layout - Variant 2

7	6	5	4	3	2	1	0		
0	0	0 0 0 0 1 1 0							
0	E[1]			TYPE			E[0]		
1	0	0	0	0	0	1	0		
(0)		A[8:2]							
(0)		A[15:9]							
	A[23:16]								
			A[31	:24]					
1	0	0 NS SF (0) (0) EL							
	CONTEXTID[7:0]								
	CONTEXTID[15:8]								
	CONTEXTID[23:16]								
		CON	ITEXT	TID[31	:24]				

Figure D5.26: Exception 32-bit Address IS0 with Context Packet (2)

1       0       0       0       0       1         (0)       A[8:2]       (0)       (0)       A[15:9]       (0)         A[23:16]       (0)       (0)       (0)       (0)       (0)       (0)         (0)       (	0 0 Ξ[0] 0				
1       0       0       0       0       1         (0)       A[8:2]            (0)       A[15:9]            A[23:16]					
(0)         A[8:2]           (0)         A[15:9]           A[23:16]	0				
(0) A[15:9] A[23:16]					
A[23:16]					
101.041					
A[31:24]					
0 1 NS SF (0) (0) EL					
VMID[7:0]	VMID[7:0]				
VMID[15:8]	VMID[15:8]				
VMID[23:16]					
VMID[31:24]					

#### Figure D5.27: Exception 32-bit Address IS0 with Context Packet (3)

## Packet Layout - Variant 4

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]			TYPE			E[0]
1	0	0	0	0	0	1	0
(0)				A[8:2]			
(0)			ŀ	\[15:9	]		
			A[23	8:16]			
			A[31	:24]			
1	1	NS	SF	(0)	(0)	E	Ľ
			VMI	D[7:0]			
	VMID[15:8]						
	VMID[23:16]						
	VMID[31:24]						
	CONTEXTID[7:0]						
	CONTEXTID[15:8]						
CONTEXTID[23:16]							
		CON	ITEX	FID[31	:24]		

#### Figure D5.28: Exception 32-bit Address IS0 with Context Packet (4)

## **Field descriptions**

A Preferred Exception Return address.

Preferred Exception Return address bits[1:0] always have the value Ob00.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

#### CONTEXTID Context identifier.

When this field is not output, the Context identifier is the same as the most recently output Context identifier.

If Context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Context identifier tracing.

E Identifies the elements that are indicated by this packet.

The encoding for this field is POD.

0601	<ol> <li>Context element.</li> <li>Exception element (TYPE, ADDRESS).</li> </ol>
0610	<ol> <li>Target Address element (ADDRESS).</li> <li>Context element.</li> </ol>
	3. Exception element (TYPE, ADDRESS).

All other values are reserved. Reserved values might be defined in a future version of the architecture.

EL Exception level at the Preferred Exception Return address.

The encoding for this field is POD.

0000	ELO.	
0b01	EL1.	
0b10	EL2.	
0b11	EL3.	

#### NS Security state

When this field is not output, the Security state is the same as the most recently output Security state. The encoding for this field is POD.

060	The PE is in Secure state.	
0b1	The PE is in Non-secure state.	

#### SF AArch64 state.

0b0	The PE is in AArch32 state.
0b1	The PE is in AArch64 state.

**TYPE** The exception type.

The encoding for this field is POD.

0000000	PE Reset, also see PE Reset Packet.
0600001	Debug halt.
0b00010	Call.
0b00011	Trap.
0b00100	System Error.
0b00110	Inst debug.
0b00111	Data debug.
0b01010	Alignment.
0b01011	Inst Fault.
0b01100	Data Fault.
0b01110	IRQ.
0b01111	FIQ.
0b10000	IMPLEMENTATION DEFINED 0.
0b10001	IMPLEMENTATION DEFINED 1.
0b10010	IMPLEMENTATION DEFINED 2.
0b10011	IMPLEMENTATION DEFINED 3.
0b10100	IMPLEMENTATION DEFINED 4.
0b10101	IMPLEMENTATION DEFINED 5.
0b10110	IMPLEMENTATION DEFINED 6.
0b10111	IMPLEMENTATION DEFINED 7.
0b11000	Reserved. See Transaction Failure Packet.

All other values are reserved. Reserved values might be defined in a future version of the architecture.

VMID Virtual context identifier.

When this field is not output, the Virtual context identifier is the same as the most recently output Virtual context identifier.

If Virtual context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Virtual context identifier tracing.

## Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.21 Exception 32-bit Address IS1 with Context Packet

Purpose Indicates that an exception has occurred.

Configurations All.

Packet Layout - Variant 1

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]			TYPE			E[0]
1	0	0	0	0	0	1	1
(0)				A[7:1]			
			A[1	5:8]			
			A[23	8:16]			
			A[31	:24]			
0	0	NS	SF	(0)	(0)	E	EL

Figure D5.29: Exception 32-bit Address IS1 with Context Packet (1)

Packet Layout - Variant 2

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]			TYPE			E[0]
1	0	0	0	0	0	1	1
(0)				A[7:1]			
			A[1	5:8]			
			A[23	8:16]			
			A[31	:24]			
1	0	NS	SF	(0)	(0)	E	EL
		СС	NTE>	(TID[7	7:0]		
		COI	NTEX	TID[1	5:8]		
		CON	ITEXT	TID[23	3:16]		
		CON	ITEXT	TID[31	:24]		

Figure D5.30: Exception 32-bit Address IS1 with Context Packet (2)

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]	-	-	TYPE			E[0]
1	0	0	0	0	0	1	1
(0)				A[7:1]			
			A[1	5:8]			
			A[23	3:16]			
			A[31	:24]			
0	1	NS	SF	(0)	(0)	E	EL
			VMI	D[7:0]			
			VMID	[15:8]			
VMID[23:16]							
		١	/MID[	31:24	]		

#### Figure D5.31: Exception 32-bit Address IS1 with Context Packet (3)

## Packet Layout - Variant 4

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]			TYPE			E[0]
1	0	0	0	0	0	1	1
(0)				A[7:1]			
			A[1	5:8]			
			A[23	8:16]			
			A[31	:24]			
1	1	NS	SF	(0)	(0)	E	Ľ
			VMI	D[7:0]			
			VMID	[15:8]			
		١	/MID[	23:16	]		
		١	/MID[	31:24	]		
		CC	NTE)	KTID[7	7:0]		
		CO	NTEX	TID[1	5:8]		
		CON	ITEX	rid[23	3:16]		
		CON	ITEX	FID[31	:24]		

## Figure D5.32: Exception 32-bit Address IS1 with Context Packet (4)

## **Field descriptions**

A Preferred Exception Return address.

Preferred Exception Return address bit[0] always has the value Ob0.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

#### **CONTEXTID** Context identifier.

When this field is not output, the Context identifier is the same as the most recently output Context identifier.

If Context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Context identifier tracing.

E Identifies the elements that are indicated by this packet.

The encoding for this field is POD.

0601	<ol> <li>Context element.</li> <li>Exception element (TYPE, ADDRESS).</li> </ol>
0b10	<ol> <li>Target Address element (ADDRESS).</li> <li>Context element.</li> <li>Exception element (TYPE, ADDRESS).</li> </ol>

All other values are reserved. Reserved values might be defined in a future version of the architecture.

EL Exception level at the Preferred Exception Return address.

The encoding for this field is POD.

0600	ELO.	
0b01	EL1.	
0b10	EL2.	
0b11	EL3.	

NS Security state.

The encoding for this field is POD.

0b0	The PE is in Secure state.	
0b1	The PE is in Non-secure state.	

SF AArch64 state.

0d0	The PE is in AArch32 state.	
0b1	The PE is in AArch64 state.	

**TYPE** The exception type.

The encoding for this field is POD.

0600000	PE Reset, also see PE Reset Packet.
0600001	Debug halt.
0b00010	Call.
0b00011	Trap.
0b00100	System Error.
0b00110	Inst debug.
0b00111	Data debug.
0b01010	Alignment.
0b01011	Inst Fault.
0b01100	Data Fault.
0b01110	IRQ.
0b01111	FIQ.
0b10000	IMPLEMENTATION DEFINED 0.
0b10001	IMPLEMENTATION DEFINED 1.
0b10010	IMPLEMENTATION DEFINED 2.
0b10011	IMPLEMENTATION DEFINED 3.
0b10100	IMPLEMENTATION DEFINED 4.
0b10101	IMPLEMENTATION DEFINED 5.
0b10110	IMPLEMENTATION DEFINED 6.
0b10111	IMPLEMENTATION DEFINED 7.
0b11000	Reserved. See Transaction Failure Packet.

All other values are reserved. Reserved values might be defined in a future version of the architecture.

VMID Virtual context identifier.

When this field is not output, the Virtual context identifier is the same as the most recently output Virtual context identifier.

If Virtual context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Virtual context identifier tracing.

## Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.22 Exception 64-bit Address IS0 with Context Packet

Purpose Indicates that an exception has occurred.

Configurations All.

Packet Layout - Variant 1

0       0       0       0       1       1       0         0       E[1]       TYPE       E[1]         1       0       0       0       1       0       1         (0)       A[8:2]						
1       0       0       0       1       0       1         (0)       A[8:2]       (0)       A[15:9]       (0)						
(0) A[8:2] (0) A[15:9] A[23:16] A[31:24] A[39:32] A[47:40]						
(0) A[15:9] A[23:16] A[31:24] A[39:32] A[47:40]						
A[23:16] A[31:24] A[39:32] A[47:40]						
A[31:24] A[39:32] A[47:40]						
A[39:32] A[47:40]						
A[47:40]						
A[55:48]						
A[63:56]						
0 0 NS SF (0) (0) EL						

Figure D5.33: Exception 64-bit Address IS0 with Context Packet (1)

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]			TYPE			E[0]
1	0	0	0	0	1	0	1
(0)		A[8:2]					
(0)	A[15:9]						
A[23:16]							
A[31:24]							
A[39:32]							
A[47:40]							
A[55:48]							
A[63:56]							
1 0 NS SF (0) (0) EL							
CONTEXTID[7:0]							
CONTEXTID[15:8]							
	CONTEXTID[23:16]						
		CON	ITEXT	TD[31	:24]		

Figure D5.34: Exception 64-bit Address IS0 with Context Packet (2)

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]			TYPE			E[0]
1	0	0	0	0	1	0	1
(0)	A[8:2]						
(0)	A[15:9]						
A[23:16]							
A[31:24]							
A[39:32]							
A[47:40]							
A[55:48]							
A[63:56]							
0 1 NS SF (0) (0) EL							
VMID[7:0]							
VMID[15:8]							
	VMID[23:16]						
		١	/MID[	31:24]			

Figure D5.35: Exception 64-bit Address IS0 with Context Packet (3)

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]			TYPE			E[0]
1	0	0	0	0	1	0	1
(0)				A[8:2]			
(0)			A	(15:9	]		
			A[23	:16]			
			A[31	:24]			
A[39:32]							
A[47:40]							
A[55:48]							
A[63:56]							
1	1	NS	SF	(0)	(0)	E	L
VMID[7:0]							
VMID[15:8]							
VMID[23:16]							
VMID[31:24]							
CONTEXTID[7:0]							
CONTEXTID[15:8]							
		CON	ITEXT	ID[23	8:16]		
		CON	ITEXT	TD[31	:24]		

#### Figure D5.36: Exception 64-bit Address IS0 with Context Packet (4)

## **Field descriptions**

A Preferred Exception Return address.

Preferred Exception Return address bits[1:0] always have the value Ob00.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

#### **CONTEXTID** Context identifier.

When this field is not output, the Context identifier is the same as the most recently output Context identifier.

If Context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Context identifier tracing.

#### **E** Identifies the elements that are indicated by this packet.

0b01	<ol> <li>Context element.</li> <li>Exception element (TYPE, ADDRESS).</li> </ol>
0b10	<ol> <li>Target Address element (ADDRESS).</li> <li>Context element.</li> </ol>
	<ol> <li>Comext element.</li> <li>Exception element (TYPE, ADDRESS).</li> </ol>

All other values are reserved. Reserved values might be defined in a future version of the architecture.

#### EL Exception level at the Preferred Exception Return address.

The encoding for this field is POD.

0600	ELO.	
0b01	EL1.	
0b10	EL2.	
0b11	EL3.	

#### NS Security state

The encoding for this field is POD.

0b0	The PE is in Secure state.
0b1	The PE is in Non-secure state.

#### SF AArch64 state.

The encoding for this field is POD.

0b0	The PE is in AArch32 state.	
0b1	The PE is in AArch64 state.	

#### **TYPE** The exception type.

0600000	PE Reset, also see PE Reset Packet.
0600001	Debug halt.
0b00010	Call.
0b00011	Trap.
0b00100	System Error.
0b00110	Inst debug.

0b00111	Data debug.
0b01010	Alignment.
0b01011	Inst Fault.
0b01100	Data Fault.
0b01110	IRQ.
0b01111	FIQ.
0b10000	IMPLEMENTATION DEFINED 0.
0b10001	IMPLEMENTATION DEFINED 1.
0b10010	IMPLEMENTATION DEFINED 2.
0b10011	IMPLEMENTATION DEFINED 3.
0b10100	IMPLEMENTATION DEFINED 4.
0b10101	IMPLEMENTATION DEFINED 5.
0b10110	IMPLEMENTATION DEFINED 6.
0b10111	IMPLEMENTATION DEFINED 7.
0b11000	Reserved. See Transaction Failure Packet.

All other values are reserved. Reserved values might be defined in a future version of the architecture.

#### VMID Virtual context identifier.

When this field is not output, the Virtual context identifier is the same as the most recently output Virtual context identifier.

If Virtual context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Virtual context identifier tracing.

## Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.23 Exception 64-bit Address IS1 with Context Packet

Purpose Indicates that an exception has occurred.

Configurations All.

Packet Layout - Variant 1

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]			TYPE			E[0]
1	0	0	0	0	1	1	0
(0)				A[7:1]	]		
			A[1	5:8]			
			A[23	8:16]			
	A[31:24]						
			A[39	:32]			
	A[47:40]						
A[55:48]							
	A[63:56]						
0	0	NS	SF	(0)	(0)	E	EL
	-			•			

Figure D5.37: Exception 64-bit Address IS1 with Context Packet (1)

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]			TYPE			E[0]
1	0	0	0	0	1	1	0
(0)				A[7:1]			
			A[1	5:8]			
			A[23	:16]			
			A[31	:24]			
			A[39	:32]			
	A[47:40]						
	A[55:48]						
	A[63:56]						
1	0	NS	SF	(0)	(0)	E	ĒL
	CONTEXTID[7:0]						
CONTEXTID[15:8]							
	CONTEXTID[23:16]						
		CON	ITEXT	TD[31	:24]		

Figure D5.38: Exception 64-bit Address IS1 with Context Packet (2)

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]			TYPE			E[0]
1	0	0	0	0	1	1	0
(0)				A[7:1]			
			A[1	5:8]			
			A[23	:16]			
			A[31	:24]			
			A[39	:32]			
	A[47:40]						
	A[55:48]						
			A[63	:56]			
0	1	NS	SF	(0)	(0)	E	ĒL
	VMID[7:0]						
VMID[15:8]							
VMID[23:16]							
		١	/MID[	31:24]			

Figure D5.39: Exception 64-bit Address IS1 with Context Packet (3)

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]			TYPE			E[0]
1	0	0	0	0	1	1	0
(0)				A[7:1]			
			A[1	5:8]			
			A[23	:16]			
			A[31	:24]			
			A[39	:32]			
			A[47	:40]			
			A[55	:48]			
			A[63	:56]			
1	1	NS	SF	(0)	(0)	E	EL
	VMID[7:0]						
	VMID[15:8]						
VMID[23:16]							
VMID[31:24]							
CONTEXTID[7:0]							
CONTEXTID[15:8]							
CONTEXTID[23:16]							
		CON	ITEXT	TD[31	:24]		

#### Figure D5.40: Exception 64-bit Address IS1 with Context Packet (4)

## **Field descriptions**

A Preferred Exception Return address.

Preferred Exception Return address bit[0] always has the value Ob0.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

#### **CONTEXTID** Context identifier.

When this field is not output, the Context identifier is the same as the most recently output Context identifier.

If Context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Context identifier tracing.

#### E Identifies the elements that are indicated by this packet.

0601	<ol> <li>Context element.</li> <li>Exception element (TYPE, ADDRESS).</li> </ol>
0b10	<ol> <li>Target Address element (ADDRESS).</li> <li>Context element.</li> </ol>
	<i>Exception element</i> (TYPE, ADDRESS).

All other values are reserved. Reserved values might be defined in a future version of the architecture.

#### EL Exception level at the Preferred Exception Return address.

The encoding for this field is POD.

0600	ELO.	
0b01	EL1.	
0b10	EL2.	
0b11	EL3.	

#### NS Security state

The encoding for this field is POD.

0b0	The PE is in Secure state.
0b1	The PE is in Non-secure state.

#### SF AArch64 state.

The encoding for this field is POD.

0b0	The PE is in AArch32 state.	
0b1	The PE is in AArch64 state.	

#### **TYPE** The exception type.

0600000	PE Reset, also see PE Reset Packet.
0600001	Debug halt.
0b00010	Call.
0b00011	Trap.
0b00100	System Error.
0b00110	Inst debug.

0b00111	Data debug.
0b01010	Alignment.
0b01011	Inst Fault.
0b01100	Data Fault.
0b01110	IRQ.
0b01111	FIQ.
0b10000	IMPLEMENTATION DEFINED 0.
0b10001	IMPLEMENTATION DEFINED 1.
0b10010	IMPLEMENTATION DEFINED 2.
0b10011	IMPLEMENTATION DEFINED 3.
0b10100	IMPLEMENTATION DEFINED 4.
0b10101	IMPLEMENTATION DEFINED 5.
0b10110	IMPLEMENTATION DEFINED 6.
0b10111	IMPLEMENTATION DEFINED 7.
0b11000	Reserved. See Transaction Failure Packet.

All other values are reserved. Reserved values might be defined in a future version of the architecture.

#### VMID Virtual context identifier.

When this field is not output, the Virtual context identifier is the same as the most recently output Virtual context identifier.

If Virtual context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Virtual context identifier tracing.

## Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

Chapter D5. Protocol Description D5.24. Transaction Failure Packet

## **D5.24 Transaction Failure Packet**

**Purpose** Indicates that a Transaction Failure has occurred.

Configurations All.

## **Packet Layout**

 7	6	5	4	3	2	1	0
)	0	0	0	0	1	1	0
)	E[1]	1	1	0	0	0	E[0]
)	1	1	1	0	0	0	0



## **Field descriptions**

**E** Identifies the elements that are indicated by this packet.

The encoding for this field is POD.

0b01	1. Transaction Failure element.
0b10	<ol> <li>Target Address element (UNKNOWN).</li> <li>Transaction Failure element.</li> </ol>

All other values are reserved. Reserved values might be defined in a future version of the architecture.

## Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

Chapter D5. Protocol Description D5.25. PE Reset Packet

## D5.25 PE Reset Packet

**Purpose** Indicates that a PE Reset has occurred.

Configurations All.

## **Packet Layout**

7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	E[1]	0	0	0	0	0	E[0]
0	1	1	1	0	0	0	0

#### Figure D5.42: PE Reset Packet

## **Field descriptions**

**E** Identifies the elements that are indicated by this packet.

The encoding for this field is POD.

0b01	1. <i>Exception element</i> (PE_Reset, UNKNOWN).
0b10	1. Target Address element (UNKNOWN).
	2. <i>Exception element</i> (PE_Reset, UNKNOWN).

All other values are reserved. Reserved values might be defined in a future version of the architecture.

## Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.26 Cycle Count Format 1\_0 unknown count Packet

**Purpose** Indicates zero or one *Commit elements* followed by a *Cycle Count element* with an UNKNOWN cycle count value.

Configurations All the following conditions must be met:

- TRCIDR0.COMMOPT == 0b0.
- TRCIDR0.TRCCCI == Ob1.

#### **Packet Layout**

7	6	5	4	3	2	1	0	
0	0	0	0	1	1	1	1	
C0	COMMIT[6:0]							
C0	COMMIT[13:7]							
C0		COMMIT[20:14]						
C0	COMMIT[27:21]							
(	(0) (0) (0) (0)				DMMI	T[31:2	28]	

#### Figure D5.43: Cycle Count Format 1\_0 unknown count Packet

## **Field descriptions**

#### **C0** Continuation Bit.

The encoding for this field is Unary code.

060	Last byte in this section.
0b1	At least one more byte follows in this section.

**COMMIT** If this field is zero, there is no *Commit element*. Otherwise, there is a *Commit element* before the *Cycle Count element* and this field indicates the number of *P0 elements* committed by the *Commit element*.

The encoding for this field is unsigned LE128n.

#### **Element sequence**

This packet encodes the following sequence:

- 1. Commit element.
- 2. Cycle Count element with an unknown cycle count.

## Additional information

# D5.27 Cycle Count Format 1\_1 unknown count Packet

Purpose Indicates a Cycle Count element.

**Configurations** All the following conditions must be met:

- TRCIDR0.COMMOPT == Ob1.
- TRCIDR0.TRCCCI == Obl.

## **Packet Layout**



#### Figure D5.44: Cycle Count Format 1\_1 unknown count Packet

## **Element sequence**

This packet encodes the following sequence:

1. Cycle Count element with an unknown cycle count.

## Additional information

# D5.28 Cycle Count Format 1\_0 with count Packet

Purpose Indicates zero or one Commit elements followed by a Cycle Count element.

**Configurations** All the following conditions must be met:

- TRCIDR0.COMMOPT == 0b0.
- TRCIDR0.TRCCCI == Ob1.

### **Packet Layout**

7	6	5	4	3	2	1	0		
0	0	0	0	1	1	1	0		
C0		COMMIT[6:0]							
C0		COMMIT[13:7]							
C0	COMMIT[20:14]								
C0	COMMIT[27:21]								
(0) (0) (0) (0) COMMIT[31:28]						28]			
C1		COUNT[6:0]							
C1		COUNT[13:7]							
(0)	(0) (0)			ОЛИТ	[19:14	4]			

#### Figure D5.45: Cycle Count Format 1\_0 with count Packet

## **Field descriptions**

**C0** Continuation Bit.

The encoding for this field is Unary code.

0b0	Last byte in this section.
0b1	At least one more byte follows in this section.

#### C1 Continuation Bit.

The encoding for this field is Unary code.

060	Last byte in this section.
0b1	At least one more byte follows in this section.

**COMMIT** If this field is zero, there is no *Commit element*. Otherwise, there is a *Commit element* before the *Cycle Count element* and this field indicates the number of *P0 elements* committed by the *Commit element*.

The encoding for this field is unsigned LE128n.

**COUNT** Indicates the number of PE clock cycles that have occurred between the 2 most recent *Commit elements* that both had a *Cycle Count element* associated with them. The cycle count is COUNT+cc\_threshold.

The encoding for this field is unsigned LE128n.

## **Element sequence**

This packet encodes the following sequence:

- 1. Commit element.
- 2. Cycle Count element.

## Additional information

# D5.29 Cycle Count Format 1\_1 with count Packet

Purpose Indicates a Cycle Count element.

**Configurations** All the following conditions must be met:

- TRCIDR0.COMMOPT == Ob1.
- TRCIDR0.TRCCCI == Obl.

#### **Packet Layout**

7	6	5	4	3	2	1	0		
0	0	0	0	1	1	1	0		
C0	COUNT[6:0]								
C0	COUNT[13:7]								
(0)	(0)		C	JUNT	[19:14	1]	]		

#### Figure D5.46: Cycle Count Format 1\_1 with count Packet

## **Field descriptions**

C0 Continuation Bit.

The encoding for this field is Unary code.

0b0	Last byte in this section.
0b1	At least one more byte follows in this section.

**COUNT** Indicates the number of PE clock cycles that have occurred between the 2 most recent *Commit elements* that both had a *Cycle Count element* associated with them. The cycle count is COUNT+cc\_threshold.

The encoding for this field is unsigned LE128n.

#### **Element sequence**

This packet encodes the following sequence:

1. Cycle Count element.

## Additional information

# D5.30 Cycle Count Format 2\_0 small commit Packet

Purpose Indicates a Commit element and a Cycle Count element.

**Configurations** All the following conditions must be met:

- TRCIDR0.COMMOPT == Ob0.
- TRCIDR0.TRCCCI == Ob1.

#### **Packet Layout**

_	7	6	5	4	3	2	1	0
ſ	0	0	0	0	1	1	0	0
		AA	AA			BB	BB	

#### Figure D5.47: Cycle Count Format 2\_0 small commit Packet

## **Field descriptions**

AAAA Indicates the number of *P0 elements* to be resolved indicated by this field + 1.

The encoding for this field is POD.

**BBBB** Indicates the cycle value. The cycle count is calculated from cc\_threshold + BBBB.

The encoding for this field is POD.

#### **Element sequence**

This packet encodes the following sequence:

- 1. Commit element.
- 2. Cycle Count element.

## Additional information
# D5.31 Cycle Count Format 2\_0 large commit Packet

Purpose Indicates a Commit element and a Cycle Count element.

**Configurations** All the following conditions must be met:

- TRCIDR0.COMMOPT == 0b0.
- TRCIDR0.TRCCCI == Ob1.

### **Packet Layout**

_	7	6	5	4	3	2	1	0
ſ	0	0	0	0	1	1	0	1
	AAAA					BB	BB	

#### Figure D5.48: Cycle Count Format 2\_0 large commit Packet

### **Field descriptions**

AAAA Indicates the number of P0 elements to be resolved indicated by TRCIDR8.MAXSPEC + field - 15.

The number of P0 elements to be resolved must be greater than 0.

If the number of P0 elements to be resolved is less than 17 then it is preferred that a Cycle Count Format 2\_0 small commit Packet is used.

The encoding for this field is POD.

**BBBB** Indicates the cycle value. The cycle count is calculated from cc\_threshold + BBBB.

The encoding for this field is POD.

### **Element sequence**

This packet encodes the following sequence:

- 1. Commit element.
- 2. Cycle Count element.

## Additional information

# D5.32 Cycle Count Format 2\_1 Packet

Purpose Indicates a Cycle Count element.

**Configurations** All the following conditions must be met:

- TRCIDR0.COMMOPT == Ob1.
- TRCIDR0.TRCCCI == Ob1.

### **Packet Layout**

_	7	6	5	4	3	2	1	0
	0	0	0	0	1	1	0	1
	1	1	1	1		BB	BB	

#### Figure D5.49: Cycle Count Format 2\_1 Packet

## **Field descriptions**

**BBBB** Indicates the cycle value. The cycle count is calculated from cc\_threshold + BBBB.

The encoding for this field is POD.

### **Element sequence**

This packet encodes the following sequence:

1. Cycle Count element.

## Additional information

# D5.33 Cycle Count Format 3\_0 Packet

Purpose Indicates a Commit element and a Cycle Count element.

**Configurations** All the following conditions must be met:

- TRCIDR0.COMMOPT == 0b0.
- TRCIDR0.TRCCCI == Obl.

### **Packet Layout**



#### Figure D5.50: Cycle Count Format 3\_0 Packet

### **Field descriptions**

AA The number of *P0 elements* to be resolved indicated by this field + 1.

The encoding for this field is POD.

**BB** Indicates the cycle value. The cycle count is calculated from cc\_threshold + BB. The encoding for this field is POD.

### **Element sequence**

This packet encodes the following sequence:

- 1. Commit element.
- 2. Cycle Count element.

## Additional information

# D5.34 Cycle Count Format 3\_1 Packet

Purpose Indicates a Cycle Count element.

**Configurations** All the following conditions must be met:

- TRCIDR0.COMMOPT == Ob1.
- TRCIDR0.TRCCCI == Obl.

### **Packet Layout**



Figure D5.51: Cycle Count Format 3\_1 Packet

## **Field descriptions**

**BB** Indicates the cycle value. The cycle count is calculated from cc\_threshold + BB.

The encoding for this field is POD.

### **Element sequence**

This packet encodes the following sequence:

1. Cycle Count element.

## Additional information

Chapter D5. Protocol Description D5.35. Commit Packet

# D5.35 Commit Packet

Purpose Indicates a Commit element.

**Configurations** TRCIDR8.MAXSPEC > 0.

### **Packet Layout**

7	6	5	4	3	2	1	0
0	0	1	0	1	1	0	1
C0			COI	ΜΜΙΤ[	6:0]		
C0	COMMIT[13:7]						
C0	COMMIT[20:14]						
C0	COMMIT[27:21]						
(	(0) (0) (0) (0)				DMMI	T[31:2	28]

#### Figure D5.52: Commit Packet

### **Field descriptions**

C0 Continuation Bit.

The encoding for this field is Unary code.

0b0	Last byte in this section.
0b1	At least one more byte follows in this section.

**COMMIT** The number of *P0 elements* to be resolved.

The encoding for this field is unsigned LE128n.

### **Element sequence**

This packet encodes the following sequence:

1. Commit element.

### Additional information

Chapter D5. Protocol Description D5.36. Cancel Format 1 Packet

# D5.36 Cancel Format 1 Packet

**Purpose** Indicates a *Cancel element* optionally followed by a *Mispredict element*. **Configurations** TRCIDR8.MAXSPEC > 0.

### **Packet Layout**

7	6	5	4	3	2	1	0
0	0	1	0	1	1	1	М
C0		CANCEL[6:0]					
C0	CANCEL[13:7]						
C0		CANCEL[20:14]					
C0	CANCEL[27:21]						
(	0) (0)	(0) (0	)	CA	NCE	_[31:2	28]

#### Figure D5.53: Cancel Format 1 Packet

### **Field descriptions**

C0 Continuation Bit.

The encoding for this field is Unary code.

0b0	Last byte in this section.
0b1	At least one more byte follows in this section.

**CANCEL** The number of *P0 elements* to be canceled.

The encoding for this field is unsigned LE128n.

obo Reserved
--------------

M Mispredict element included in the packet.

The encoding for this field is POD.

060	No Mispredict element occurred
0b1	A Mispredict element occurred after the Cancel element

### **Additional information**

# D5.37 Cancel Format 2 Packet

**Purpose** Indicates zero or more E or N *Atom elements* followed by a *Cancel element* and a *Mispredict element*. **Configurations** TRCIDR8.MAXSPEC > 0.

### **Packet Layout**

7	6	5	4	3	2	1	0
0	0	1	1	0	1	/	4

#### Figure D5.54: Cancel Format 2 Packet

## **Field descriptions**

- A Indicates the number of *Atom elements* that occurred before the *Cancel element*.
  - The encoding for this field is POD.

	<ol> <li>Cancel element.</li> <li>Mispredict element.</li> </ol>
0b01	<ol> <li>E Atom element.</li> <li>Cancel element.</li> </ol>
	3. Mispredict element.
)b10	1. E Atom element.
	2. E Atom element.
	<ol> <li>Cancel element.</li> <li>Mispredict element.</li> </ol>
0b11	1. N Atom element.
	2. Cancel element.
	3. Mispredict element.

## Additional information

# D5.38 Cancel Format 3 Packet

**Purpose** Indicates zero or one E *Atom element* followed by a *Cancel element* with a payload of 2-5 and one *Mispredict element*.

**Configurations** TRCIDR8.MAXSPEC > 0.

### **Packet Layout**

7	6	5	4	3	2	1	0
0	0	1	1	1	С	С	А

#### Figure D5.55: Cancel Format 3 Packet

### **Field descriptions**

A Indicates the number of *Atom elements* that occurred before the *Cancel element*.

The encoding for this field is POD.

0d0	1. Cancel element.
061	<ol> <li>E Atom element.</li> <li>Cancel element.</li> </ol>

CC The number of *P0 elements* to be canceled.

The encoding for this field is POD.

0b00	Cancel 2 P0 elements	
0b01	Cancel 3 P0 elements	
0b10	Cancel 4 P0 elements	
0b11	Cancel 5 PO elements	

## Additional information

Chapter D5. Protocol Description D5.39. Mispredict Packet

# **D5.39 Mispredict Packet**

**Purpose** Indicates 0-2 E or N *Atom elements* followed by one *Mispredict element*. **Configurations** All.

**Packet Layout** 

7	6	5	4	3	2	1	0
0	0	1	1	0	0	А	

#### Figure D5.56: Mispredict Packet

### **Field descriptions**

A Indicates the number of Atom elements that occurred before the Mispredict element.

The encoding for this field is POD.

0000	1. Mispredict element.	
0601	<ol> <li>E Atom element.</li> <li>Mispredict element.</li> </ol>	
0b10	<ol> <li>E Atom element.</li> <li>E Atom element.</li> <li>Mispredict element.</li> </ol>	
0b11	<ol> <li>N Atom element.</li> <li>Mispredict element.</li> </ol>	

### **Additional information**

Chapter D5. Protocol Description D5.40. Atom Format 1 Packet

# D5.40 Atom Format 1 Packet

**Purpose** Indicates one *Atom element*. **Configurations** All.

Packet Layout

7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	А

Figure D5.57: Atom Format 1 Packet

### **Field descriptions**

A Indicates a single Atom element.

The encoding for this field is POD.

060	One N Atom element
0b1	One E Atom element

## Additional information

For more information about the decoding of this packet see decode.

Chapter D5. Protocol Description D5.41. Atom Format 2 Packet

# D5.41 Atom Format 2 Packet

**Purpose** Indicates two *Atom elements*. **Configurations** All.

**Packet Layout** 

7	6	5	4	3	2	1	0
1	1	0	1	1	0	А	

Figure D5.58: Atom Format 2 Packet

### **Field descriptions**

A Indicates a specific sequence of Atom elements.

The encoding for this field is POD.

0600	<ol> <li>N Atom element.</li> <li>N Atom element.</li> </ol>
0601	<ol> <li>E Atom element.</li> <li>N Atom element.</li> </ol>
0b10	<ol> <li>N Atom element.</li> <li>E Atom element.</li> </ol>
0b11	<ol> <li>E Atom element.</li> <li>E Atom element.</li> </ol>

### **Additional information**

For more information about the decoding of this packet see decode.

Chapter D5. Protocol Description D5.42. Atom Format 3 Packet

# D5.42 Atom Format 3 Packet

**Purpose** Indicates three *Atom elements*. **Configurations** All.

8

Packet Layout

7	6	5	4	3	2	1	0
1	1	1	1	1		А	

#### Figure D5.59: Atom Format 3 Packet

### **Field descriptions**

A Indicates a specific sequence of Atom elements.

The encoding for this field is POD.

06000	<ol> <li>N Atom element.</li> <li>N Atom element.</li> <li>N Atom element.</li> </ol>	
06001	<ol> <li>E Atom element.</li> <li>N Atom element.</li> <li>N Atom element.</li> </ol>	
0Ь010	<ol> <li>N Atom element.</li> <li>E Atom element.</li> <li>N Atom element.</li> </ol>	
06011	<ol> <li>E Atom element.</li> <li>E Atom element.</li> <li>N Atom element.</li> </ol>	
06100	<ol> <li>N Atom element.</li> <li>N Atom element.</li> <li>E Atom element.</li> </ol>	
06101	<ol> <li>E Atom element.</li> <li>N Atom element.</li> <li>E Atom element.</li> </ol>	

b110	1. N Atom element.
	2. E Atom element.
	3. E Atom element.
)b111	<ol> <li>E Atom element.</li> <li>E Atom element.</li> </ol>

## Additional information

For more information about the decoding of this packet see decode.

Chapter D5. Protocol Description D5.43. Atom Format 4 Packet

## D5.43 Atom Format 4 Packet

**Purpose** Indicates four *Atom elements*. **Configurations** All.

**Packet Layout** 

7	6	5	4	3	2	1	0
1	1	0	1	1	1	А	

#### Figure D5.60: Atom Format 4 Packet

### **Field descriptions**

A Indicates a specific sequence of Atom elements.

The encoding for this field is POD.

0600	<ol> <li>N Atom element.</li> <li>E Atom element.</li> <li>E Atom element.</li> <li>E Atom element.</li> </ol>	
0601	<ol> <li>N Atom element.</li> <li>N Atom element.</li> <li>N Atom element.</li> <li>N Atom element.</li> </ol>	
0610	<ol> <li>N Atom element.</li> <li>E Atom element.</li> <li>N Atom element.</li> <li>E Atom element.</li> </ol>	
0b11	<ol> <li>E Atom element.</li> <li>N Atom element.</li> <li>E Atom element.</li> <li>N Atom element.</li> </ol>	

### **Additional information**

For more information about the decoding of this packet see decode.

Chapter D5. Protocol Description D5.44. Atom Format 5.1 Packet

# D5.44 Atom Format 5.1 Packet

Purpose Indicates five Atom elements.

Configurations All.

**Packet Layout** 

_	7	6	5	4	3	2	1	0
	1	1	1	1	0	1	0	1

Figure D5.61: Atom Format 5.1 Packet

### **Element sequence**

This packet encodes the following sequence:

- 1. N Atom element.
- 2. E Atom element.
- 3. E Atom element.
- 4. E Atom element.
- 5. E Atom element.

### **Additional information**

For more information about the decoding of this packet see decode.

Chapter D5. Protocol Description D5.45. Atom Format 5.2 Packet

# D5.45 Atom Format 5.2 Packet

**Purpose** Indicates five *Atom elements*. **Configurations** All.

**Packet Layout** 

7	6	5	4	3	2	1	0
1	1	0	1	0	1		4

Figure D5.62: Atom Format 5.2 Packet

#### **Field descriptions**

A Indicates a specific sequence of Atom elements.

The encoding for this field is POD.

0601	<ol> <li>N Atom element.</li> </ol>
0b10	<ol> <li>N Atom element.</li> <li>E Atom element.</li> <li>N Atom element.</li> <li>E Atom element.</li> <li>N Atom element.</li> </ol>
0b11	<ol> <li>E Atom element.</li> <li>N Atom element.</li> <li>E Atom element.</li> <li>N Atom element.</li> <li>E Atom element.</li> </ol>

### **Additional information**

For more information about the decoding of this packet see decode.

Chapter D5. Protocol Description D5.46. Atom Format 6 Packet

# D5.46 Atom Format 6 Packet

**Purpose** Indicates 3-23 E *Atom elements*, plus a subsequent E Atom or N *Atom element*. **Configurations** All.

**Packet Layout** 

7	6	5	4	3	2	1	0
1	1	А		С	OUN.	1	

#### Figure D5.63: Atom Format 6 Packet

### **Field descriptions**

**A** Indicates an E *Atom element* or N *Atom element*, after the E *Atom elements* indicated by COUNT. The encoding for this field is POD.

0b0	One E Atom element	
0b1	One N Atom element	

**COUNT** Indicates a number of E *Atom elements*. The number is 3 + COUNT. Permitted values of COUNT are Ob00000 to Ob10100.

The encoding for this field is POD.

### Additional information

For more information about the decoding of this packet see decode.

Chapter D5. Protocol Description D5.47. Target Address Short ISO Packet

# D5.47 Target Address Short IS0 Packet

**Purpose** Indicates a *Target Address element*. **Configurations** All.

**Packet Layout** 

7	6	5	4	3	2	1	0				
1	0	0	1	0	1	0	1				
C0				A[8:2]							
	A[16:9]										



## **Field descriptions**

A Instruction virtual address.

Instruction virtual address bits[1:0] always have the value oboo.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

#### C0 Continuation Bit.

The encoding for this field is Unary code.

000	Last byte in this section.
0b1	At least one more byte follows in this section.

### **Element sequence**

This packet encodes the following sequence:

1. Target Address element.

## Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

Chapter D5. Protocol Description D5.48. Target Address Short IS1 Packet

# D5.48 Target Address Short IS1 Packet

**Purpose** Indicates a *Target Address element*. **Configurations** All.

**Packet Layout** 

7	6	5	4	3	2	1	0				
1	0	0	1	0	1	1	0				
C0				A[7:1]	]						
	A[15:8]										



## **Field descriptions**

A Instruction virtual address.

Instruction virtual address bit[0] always has the value obo.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

#### C0 Continuation Bit.

The encoding for this field is Unary code.

000	Last byte in this section.
0b1	At least one more byte follows in this section.

### **Element sequence**

This packet encodes the following sequence:

1. Target Address element.

## Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

Chapter D5. Protocol Description D5.49. Target Address 32-bit ISO Packet

# D5.49 Target Address 32-bit IS0 Packet

**Purpose** Indicates a *Target Address element*. **Configurations** All.

**Packet Layout** 

7	6	5	4	3	2	1	0			
1	0	0	1	1	0	1	0			
(0)				A[8:2]						
(0)			A	\[15:9	]					
	A[23:16]									
	A[31:24]									



### **Field descriptions**

A Instruction virtual address.

Instruction virtual address bits[1:0] always have the value Ob00.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

### **Element sequence**

This packet encodes the following sequence:

1. Target Address element.

## Additional information

For more information about the decoding of this packet see decode. For more information about the generation of this packet see generation. For more information about the encoding of this packet see encoding. Chapter D5. Protocol Description D5.50. Target Address 32-bit IS1 Packet

# D5.50 Target Address 32-bit IS1 Packet

**Purpose** Indicates a *Target Address element*. **Configurations** All.

**Packet Layout** 

7	6	5	4	3	2	1	0								
1	0	0	1	1	0	1	1								
(0)				A[7:1]	]										
	A[15:8]														
	A[23:16]														
			A[31	:24]	A[31:24]										



### **Field descriptions**

A Instruction virtual address.

Instruction virtual address bit[0] always has the value obo.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

### **Element sequence**

This packet encodes the following sequence:

1. Target Address element.

## Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

Chapter D5. Protocol Description D5.51. Target Address 64-bit ISO Packet

# D5.51 Target Address 64-bit IS0 Packet

**Purpose** Indicates a *Target Address element*.

Configurations All.

### **Packet Layout**

7	6	5	4	3	2	1	0			
1	0	0	1	1	1	0	1			
(0)				A[8:2]						
(0)			ļ	4[15:9	]					
A[23:16]										
			A[31	:24]						
			A[39	9:32]						
			A[47	7:40]						
	A[55:48]									
			A[63	8:56]						

Figure D5.68: Target Address 64-bit IS0 Packet

## **Field descriptions**

A Instruction virtual address.

Instruction virtual address bits[1:0] always have the value oboo.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

### **Element sequence**

This packet encodes the following sequence:

1. Target Address element.

## Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

Chapter D5. Protocol Description D5.52. Target Address 64-bit IS1 Packet

# D5.52 Target Address 64-bit IS1 Packet

Purpose Indicates a *Target Address element*.

Configurations All.

### Packet Layout

		4	3	2	1	0		
0	0	1	1	1	1	0		
			A[7:1]					
		A[1	5:8]					
		A[23	8:16]					
		A[31	:24]					
		A[39	9:32]					
		A[47	':40]					
A[55:48]								
		A[63	8:56]					
	0		A[1. A[23 A[31 A[39 A[47 A[55	A[7:1] A[15:8] A[23:16] A[31:24] A[39:32] A[47:40]	A[7:1] A[15:8] A[23:16] A[31:24] A[39:32] A[47:40] A[55:48]	A[7:1] A[15:8] A[23:16] A[31:24] A[39:32] A[47:40] A[55:48]		

#### Figure D5.69: Target Address 64-bit IS1 Packet

## **Field descriptions**

A Instruction virtual address.

Instruction virtual address bit[0] always has the value Ob0.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

### **Element sequence**

This packet encodes the following sequence:

1. Target Address element.

## Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.53 Target Address Exact Match Packet

**Purpose** Indicates a *Target Address element*. **Configurations** All.

Packet Layout

7	6	5	4	3	2	1	0
1	0	0	1	0	0	G	€

Figure D5.70: Target Address Exact Match Packet

## **Field descriptions**

QE Instruction virtual address.

The encoding for this field is POD.

0b00	The address is the same as address history buffer entry 0.
0b01	The address is the same as address history buffer entry 1.
0b10	The address is the same as address history buffer entry 2.

ſ

## **Element sequence**

This packet encodes the following sequence:

1. Target Address element.

## Additional information

For more information about the decoding of this packet see decode.

Chapter D5. Protocol Description D5.54. Context Same Packet

# D5.54 Context Same Packet

**Purpose** Indicates a *Context element*. **Configurations** All.

**Packet Layout** 

7	6	5	4	3	2	1	0
1	0	0	0	0	0	0	0

Figure D5.71: Context Same Packet

#### **Element sequence**

This packet encodes the following sequence:

1. Context element.

### Additional information

Chapter D5. Protocol Description D5.55. Context Packet

# D5.55 Context Packet

**Purpose** Indicates a *Context element*. **Configurations** All.

Packet Layout - Variant 1

7	6	5	4	3	2	1	0
1	0	0	0	0	0	0	1
0	0	NS	SF	(0)	(0)	EL	

### Figure D5.72: Context Packet (1)

## Packet Layout - Variant 2

Packet Layout - Variant 3

7	6	5	4	3	2	1	0		
1	0	0	0	0	0	0	1		
1	0	NS	SF	(0)	(0)	EL			
	CONTEXTID[7:0]								
	CONTEXTID[15:8]								
	CONTEXTID[23:16]								
	CONTEXTID[31:24]								

## Figure D5.73: Context Packet (2)

7 6 5 4 3 2 1 0 1 0 0 0 0 0 0 1 0 NS SF EL 1 (0) (0) VMID[7:0] VMID[15:8] VMID[23:16] VMID[31:24]

### Figure D5.74: Context Packet (3)

### Packet Layout - Variant 4

7	6	5	4	3	2	1	0		
1	0	0	0	0	0	0	1		
1	1	NS	SF	(0)	(0)	E	Ľ		
			VMI	D[7:0]					
			VMID	[15:8]					
	VMID[23:16]								
		١	/MID[	31:24	]				
	CONTEXTID[7:0]								
	CONTEXTID[15:8]								
CONTEXTID[23:16]									
		CON	ITEXT	FID[31	:24]				

#### Figure D5.75: Context Packet (4)

### **Field descriptions**

**CONTEXTID** Context identifier.

When this field is not output, the Context identifier is the same as the most recently output Context identifier.

If Context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Context identifier tracing.

#### EL Exception level.

The encoding for this field is POD.

Ob00     EL0       Ob01     EL1       Ob10     EL2       Ob11     EL3				
Oblo EL2	0600	EL0		
	0b01	EL1		
Obii EI3	0b10	EL2		
	0b11	EL3		

NS Security state.

The encoding for this field is POD.

060	The PE is in Secure state.	
0b1	The PE is in Non-secure state.	

#### SF AArch64 state.

The encoding for this field is POD.

0b0	The PE is in AArch32 state.
0b1	The PE is in AArch64 state.

#### VMID Virtual context identifier.

When this field is not output, the Virtual context identifier is the same as the most recently output Virtual context identifier.

If Virtual context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Virtual context identifier tracing.

### **Element sequence**

This packet encodes the following sequence:

1. Context element.

### **Additional information**

# D5.56 Target Address with Context 32-bit IS0 Packet

**Purpose** Indicates a *Target Address element* and a *Context element*.

Configurations All.

Packet Layout - Variant 1

7	6	5	4	3	2	1	0	
1	0	0	0	0	0	1	0	
(0)				A[8:2]				
(0)			A	\[15:9	]			
			A[23	8:16]				
A[31:24]								
0	0	NS	SF	(0)	(0)	E	L	

Figure D5.76: Target Address with Context 32-bit IS0 Packet (1)

## Packet Layout - Variant 2

7	6	5	4	3	2	1	0					
1	0	0 0 0 0 0 1 0										
(0)				A[8:2]								
(0)			A	\[15:9	]							
			A[23	8:16]								
			A[31	:24]								
1	0	NS	SF	(0)	(0)	E	L					
		CC	NTE>	(TID[7	7:0]							
CONTEXTID[15:8]												
	CONTEXTID[23:16]											
		CON	ITEXT	TID[31	:24]							

Figure D5.77: Target Address with Context 32-bit IS0 Packet (2)

## Packet Layout - Variant 3

7	6	5	4	3	2	1	0	
1	0	0	0	0	0	1	0	
(0)				A[8:2]				
(0)		A[15:9]						
A[23:16]								
A[31:24]								
0	1	NS	SF	(0)	(0)	E	EL	
			VMI	D[7:0]				
VMID[15:8]								
	VMID[23:16]							
		١	/MID[	31:24				

### Figure D5.78: Target Address with Context 32-bit IS0 Packet (3)

## Packet Layout - Variant 4

7	6	5	4	3	2	1	0		
1	0	0	0	0	0	1	0		
(0)				A[8:2]					
(0)			A	\[15:9	]				
			A[23	8:16]					
	A[31:24]								
1	1	NS	SF	(0)	(0)	E	Ľ		
	VMID[7:0]								
	VMID[15:8]								
	VMID[23:16]								
	VMID[31:24]								
	CONTEXTID[7:0]								
	CONTEXTID[15:8]								
	CONTEXTID[23:16]								
		CON	ITEXT	FID[31	:24]				

### Figure D5.79: Target Address with Context 32-bit IS0 Packet (4)

## **Field descriptions**

A Instruction virtual address.

Instruction virtual address bits [1:0] always have the value  ${\tt oboo}{\tt .}$ 

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

#### CONTEXTID Context identifier.

When this field is not output, the Context identifier is the same as the most recently output Context identifier.

If Context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Context identifier tracing.

EL Exception level at this address.

The encoding for this field is POD.

0b00	EL0	
0b01	EL1	
0b10	EL2	
0b11	EL3	

NS Security state.

The encoding for this field is POD.

060	The PE is in Secure state.	
0b1	The PE is in Non-secure state.	

#### SF AArch64 state.

The encoding for this field is POD.

060	The PE is in AArch32 state.	
0b1	The PE is in AArch64 state.	

#### VMID Virtual context identifier.

When this field is not output, the Virtual context identifier is the same as the most recently output Virtual context identifier.

If Virtual context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Virtual context identifier tracing.

#### **Element sequence**

This packet encodes the following sequence:

1. Target Address element.

#### 2. Context element.

## **Additional information**

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.57 Target Address with Context 32-bit IS1 Packet

**Purpose** Indicates a *Target Address element* and a *Context element*.

Configurations All.

Packet Layout - Variant 1

7	6	5	4	3	2	1	0
1	0	0	0	0	0	1	1
(0) A[7:1]							
A[15:8]							
A[23:16]							
A[31:24]							
0	0	NS	SF	(0)	(0)	E	Ľ

Figure D5.80: Target Address with Context 32-bit IS1 Packet (1)

## Packet Layout - Variant 2

7	6	5	4	3	2	1	0		
1	0	0	0	0	0	1	1		
(0)				A[7:1]					
A[15:8]									
A[23:16]									
	A[31:24]								
1	0	NS	SF	(0)	(0)	E	L		
	CONTEXTID[7:0]								
CONTEXTID[15:8]									
	CONTEXTID[23:16]								
		CON	ITEXT	TD[31	:24]				

Figure D5.81: Target Address with Context 32-bit IS1 Packet (2)

## Packet Layout - Variant 3

7	6	5	4	3	2	1	0		
1	0	0	0	0	0	1	1		
(0)				A[7:1]	]				
A[15:8]									
A[23:16]									
	A[31:24]								
0	1	NS	SF	(0)	(0)	E	L		
			VMIE	<b>D</b> [7:0]					
VMID[15:8]									
VMID[23:16]									
		١	/MID[	31:24	]				

### Figure D5.82: Target Address with Context 32-bit IS1 Packet (3)

## Packet Layout - Variant 4

7	6	5	4	3	2	1	0	
1	0	0	0	0	0	1	1	
(0)				A[7:1]				
			A[1	5:8]				
			A[23	8:16]				
			A[31	:24]				
1	1	NS	SF	(0)	(0)	E	L	
	VMID[7:0]							
	VMID[15:8]							
	VMID[23:16]							
	VMID[31:24]							
	CONTEXTID[7:0]							
CONTEXTID[15:8]								
	CONTEXTID[23:16]							
		CON	ITEXT	FID[31	:24]			

### Figure D5.83: Target Address with Context 32-bit IS1 Packet (4)

## **Field descriptions**

A Instruction virtual address.

Instruction virtual address bit[0] always has the value  ${\tt ob0}\,.$ 

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

#### CONTEXTID Context identifier.

When this field is not output, the Context identifier is the same as the most recently output Context identifier.

If Context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Context identifier tracing.

EL Exception level at this address.

The encoding for this field is POD.

0b00	EL0		
0b01	EL1		
0b10	EL2		
0b11	EL3		

NS Security state.

The encoding for this field is POD.

060	The PE is in Secure state.	
0b1	The PE is in Non-secure state.	

#### SF AArch64 state.

The encoding for this field is POD.

060	The PE is in AArch32 state.	
0b1	The PE is in AArch64 state.	

#### VMID Virtual context identifier.

When this field is not output, the Virtual context identifier is the same as the most recently output Virtual context identifier.

If Virtual context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Virtual context identifier tracing.

#### **Element sequence**

This packet encodes the following sequence:

1. Target Address element.

2. Context element.

## Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.
# D5.58 Target Address with Context 64-bit IS0 Packet

**Purpose** Indicates a *Target Address element* and a *Context element*.

Configurations All.

Packet Layout - Variant 1

7	6	5	4	3	2	1	0
1	0	0	0	0	1	0	1
(0)				A[8:2]			
(0)			A	\[15:9	]		
			A[23	3:16]			
			A[31	:24]			
			A[39	:32]			
			A[47	':40]			
			A[55	:48]			
			A[63	:56]			
0	0	NS	SF	(0)	(0)	E	L

Figure D5.84: Target Address with Context 64-bit IS0 Packet (1)

# Packet Layout - Variant 2

7	6	5	4	3	2	1	0
1	0	0	0	0	1	0	1
(0)				A[8:2]			
(0)			A	\[15:9	]		
			A[23	8:16]			
			A[31	:24]			
			A[39	:32]			
			A[47	':40]			
			A[55	:48]			
			A[63	:56]			
1	0	NS	SF	(0)	(0)	E	Ľ
		CC	NTE>	(TID[7	7:0]		
		CO	NTEX	TID[1	5:8]		
		CON	ITEXT	FID[23	8:16]		
		CON	ITEXT	TID[31	:24]		

# Figure D5.85: Target Address with Context 64-bit IS0 Packet (2)

# Packet Layout - Variant 3

7	6	5	4	3	2	1	0
1	0	0	0	0	1	0	1
(0)				A[8:2]			
(0)			A	(15:9	]		
			A[23	:16]			
			A[31	:24]			
			A[39	:32]			
			A[47	:40]			
			A[55	:48]			
			A[63	:56]			
0	1	NS	SF	(0)	(0)	E	Ľ
			VMIC	<b>D</b> [7:0]			
			VMID	[15:8]			
		١	/MID[	23:16	]		
		١	/MID[	31:24	]		

Figure D5.86: Target Address with Context 64-bit IS0 Packet (3)

# Packet Layout - Variant 4

7	6	5	4	3	2	1	0
1	0	0	0	0	1	0	1
(0)				A[8:2]			
(0)			A	(15:9	]		
			A[23	:16]			
			A[31	:24]			
			A[39	:32]			
			A[47	:40]			
			A[55	:48]			
			A[63	:56]			
1	1	NS	SF	(0)	(0)	E	L
			VMIE	<b>D</b> [7:0]			
			VMID	[15:8]			
		١	/MID[	23:16	]		
		١	/MID[	31:24	]		
		CC	NTE>	TID[7	7:0]		
		COI	NTEX.	TID[1	5:8]		
		CON	ITEXT	ID[23	8:16]		
		CON	ITEXT	ID[31	:24]		

#### Figure D5.87: Target Address with Context 64-bit IS0 Packet (4)

# **Field descriptions**

A Instruction virtual address.

Instruction virtual address bits[1:0] always have the value Ob00.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

#### CONTEXTID Context identifier.

When this field is not output, the Context identifier is the same as the most recently output Context identifier.

If Context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Context identifier tracing.

EL Exception level at this address.

The encoding for this field is POD.

#### 0b00 ELO

0b01	EL1	
0b10	EL2	
0b11	EL3	

#### NS Security state.

The encoding for this field is POD.

0b0	The PE is in Secure state.	
0b1	The PE is in Non-secure state.	

#### SF AArch64 state.

The encoding for this field is POD.

0d0	The PE is in AArch32 state.
0b1	The PE is in AArch64 state.

VMID Virtual context identifier.

When this field is not output, the Virtual context identifier is the same as the most recently output Virtual context identifier.

If Virtual context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Virtual context identifier tracing.

#### **Element sequence**

This packet encodes the following sequence:

- 1. Target Address element.
- 2. Context element.

# Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.59 Target Address with Context 64-bit IS1 Packet

**Purpose** Indicates a *Target Address element* and a *Context element*.

Configurations All.

Packet Layout - Variant 1

7	6	5	4	3	2	1	0
1	0	0	0	0	1	1	0
(0)				A[7:1]			
			A[1	5:8]			
			A[23	:16]			
			A[31	:24]			
			A[39	:32]			
			A[47	:40]			
			A[55	:48]			
			A[63	:56]			
0	0	NS	SF	(0)	(0)	E	L

Figure D5.88: Target Address with Context 64-bit IS1 Packet (1)

# Packet Layout - Variant 2

7	6	5	4	3	2	1	0
1	0	0	0	0	1	1	0
(0)				A[7:1]			
			A[1	5:8]			
			A[23	8:16]			
			A[31	:24]			
			A[39	:32]			
			A[47	':40]			
			A[55	:48]			
			A[63	:56]			
1	0	NS	SF	(0)	(0)	E	Ľ
		CC	NTE>	(TID[7	7:0]		
		CO	NTEX	TID[1	5:8]		
		CON	ITEXT	FID[23	8:16]		
		CON	ITEXT	TID[31	:24]		

Figure D5.89: Target Address with Context 64-bit IS1 Packet (2)

# Packet Layout - Variant 3

7	6	5	4	3	2	1	0
1	0	0	0	0	1	1	0
(0)				A[7:1]	]		
			A[1	5:8]			
			A[23	8:16]			
			A[31	:24]			
			A[39	:32]			
			A[47	':40]			
			A[55	:48]			
			A[63	:56]			
0	1	NS	SF	(0)	(0)	E	Ľ
			VMI	D[7:0]			
			VMID	[15:8]			
		١	/MID[	23:16	]		
		١	/MID[	31:24	]		

Figure D5.90: Target Address with Context 64-bit IS1 Packet (3)

# Packet Layout - Variant 4

7	6	5	4	3	2	1	0
1	0	0	0	0	1	1	0
(0)				A[7:1]			
			A[1	5:8]			
			A[23	8:16]			
			A[31	:24]			
			A[39	:32]			
			A[47	':40]			
			A[55	:48]			
			A[63	:56]			
1	1	NS	SF	(0)	(0)	Ш	Ľ
			VMI	<b>D</b> [7:0]			
			VMID	[15:8]			
		١	/MID[	23:16	]		
		١	/MID[	31:24	]		
		CC	NTE>	(TID[7	7:0]		
		COI	NTEX	TID[1	5:8]		
		CON	ITEXT	TID[23	8:16]		
		CON	ITEXT	FID[31	:24]		

#### Figure D5.91: Target Address with Context 64-bit IS1 Packet (4)

# **Field descriptions**

A Instruction virtual address.

Instruction virtual address bit[0] always has the value Ob0.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

#### CONTEXTID Context identifier.

When this field is not output, the Context identifier is the same as the most recently output Context identifier.

If Context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Context identifier tracing.

EL Exception level at this address.

The encoding for this field is POD.

#### 0b00 ELO

0b01	EL1	
0b10	EL2	
0b11	EL3	

#### NS Security state.

The encoding for this field is POD.

060	The PE is in Secure state.	
0b1	The PE is in Non-secure state.	

#### SF AArch64 state.

The encoding for this field is POD.

0b0	The PE is in AArch32 state.
0b1	The PE is in AArch64 state.

VMID Virtual context identifier.

When this field is not output, the Virtual context identifier is the same as the most recently output Virtual context identifier.

If Virtual context identifier tracing is disabled, then one of the following must occur:

- This field is not traced.
- This field contains a value of zero.

The encoding for this field is POD.

See Virtual context identifier tracing.

# **Element sequence**

This packet encodes the following sequence:

- 1. Target Address element.
- 2. Context element.

# Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.60 Source Address Short IS0 Packet

Purpose Indicates the source address of a P0 instruction, and that the instruction was taken.

Configurations All.

### **Packet Layout**

_	7	6	5	4	3	2	1	0
ſ	1	0	1	1	0	1	0	0
	C0		A[8:2]					
				A[1	6:9]			

#### Figure D5.92: Source Address Short IS0 Packet

# **Field descriptions**

A Instruction virtual address.

Instruction virtual address bits[1:0] always have the value oboo.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

#### C0 Continuation Bit.

The encoding for this field is Unary code.

000	Last byte in this section.
0b1	At least one more byte follows in this section.

# **Element sequence**

This packet encodes the following sequence:

1. Source Address element.

# Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.61 Source Address Short IS1 Packet

Purpose Indicates the source address of a P0 instruction, and that the instruction was taken.

Configurations All.

# **Packet Layout**

_	7	6	5	4	3	2	1	0
	1	0	1	1	0	1	0	1
	C0		A[7:1]					
I				A[1	5:8]			

#### Figure D5.93: Source Address Short IS1 Packet

# **Field descriptions**

A Instruction virtual address.

Instruction virtual address bit[0] always has the value obo.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

#### C0 Continuation Bit.

The encoding for this field is Unary code.

000	Last byte in this section.
0b1	At least one more byte follows in this section.

# **Element sequence**

This packet encodes the following sequence:

1. Source Address element.

# Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.62 Source Address 32-bit IS0 Packet

Purpose Indicates the source address of a PO instruction, and that the instruction was taken.

Configurations All.

# **Packet Layout**

7	6	5	4	3	2	1	0
1	0	1	1	0	1	1	0
(0)				A[8:2]			
(0)		A[15:9]					
	A[23:16]						
			A[31	:24]			

#### Figure D5.94: Source Address 32-bit IS0 Packet

# **Field descriptions**

A Instruction virtual address.

Instruction virtual address bits[1:0] always have the value Ob00.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

# **Element sequence**

This packet encodes the following sequence:

1. Source Address element.

# Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.63 Source Address 32-bit IS1 Packet

Purpose Indicates the source address of a PO instruction, and that the instruction was taken.

Configurations All.

# **Packet Layout**

7	6	5	4	3	2	1	0
1	0	1	1	0	1	1	1
(0)				A[7:1]	]		
			A[1	5:8]			
			A[23	8:16]			
			A[31	:24]			

#### Figure D5.95: Source Address 32-bit IS1 Packet

# **Field descriptions**

A Instruction virtual address.

Instruction virtual address bit[0] always has the value obo.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

# **Element sequence**

This packet encodes the following sequence:

1. Source Address element.

# Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.64 Source Address 64-bit IS0 Packet

Purpose Indicates the source address of a PO instruction, and that the instruction was taken.

Configurations All.

# **Packet Layout**

7	6	5	4	3	2	1	0
1	0	1	1	1	0	0	0
(0)				A[8:2]			
(0)			ļ	4[15:9	]		
			A[23	8:16]			
			A[31	:24]			
			A[39	9:32]			
			A[47	7:40]			
			A[55	5:48]			
			A[63	8:56]			

#### Figure D5.96: Source Address 64-bit IS0 Packet

# **Field descriptions**

A Instruction virtual address.

Instruction virtual address bits[1:0] always have the value oboo.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

# **Element sequence**

This packet encodes the following sequence:

1. Source Address element.

# Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.65 Source Address 64-bit IS1 Packet

Purpose Indicates the source address of a PO instruction, and that the instruction was taken.

Configurations All.

# **Packet Layout**

7	6	5	4	3	2	1	0
1	0	1	1	1	0	0	1
(0)				A[7:1]	]		
			A[1	5:8]			
			A[23	8:16]			
			A[31	:24]			
			A[39	9:32]			
			A[47	7:40]			
			A[55	5:48]			
			A[63	8:56]			

#### Figure D5.97: Source Address 64-bit IS1 Packet

# **Field descriptions**

A Instruction virtual address.

Instruction virtual address bit[0] always has the value Ob0.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

# **Element sequence**

This packet encodes the following sequence:

1. Source Address element.

# Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.66 Source Address Exact Match Packet

**Purpose** Indicates the source address of a *P0 instruction*, and that the instruction was taken. **Configurations** All.

**Packet Layout** 

7	6	5	4	3	2	1	0
1	0	1	1	0	0	QE	

Figure D5.98: Source Address Exact Match Packet

# **Field descriptions**

QE Instruction virtual address.

The encoding for this field is POD.

0b00	The address is the same as address history buffer entry 0.
0b01	The address is the same as address history buffer entry 1.
0b10	The address is the same as address history buffer entry 2.

# **Element sequence**

This packet encodes the following sequence:

1. Source Address element.

# Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

Chapter D5. Protocol Description D5.67. Ignore Packet

# D5.67 Ignore Packet

Purpose To align packet boundary to memory boundary.

Configurations All.

**Packet Layout** 

7	6	5	4	3	2	1	0
0	1	1	1	0	0	0	0

Figure D5.99: Ignore Packet

Chapter D5. Protocol Description D5.68. Event Packet

# D5.68 Event Packet

**Purpose** Indicates 1-4 *Event elements*. **Configurations** All.

**Packet Layout** 

7	6	5	4	3	2	1	0
0	1	1	1	V3	V2	V1	V0

#### Figure D5.100: Event Packet

# **Field descriptions**

#### V0 Event 0 indicator.

The encoding for this field is POD.

0b0	ETEEvent 0 did not occur	
0b1	ETEEvent 0 occurred	

#### V1 Event 1 indicator.

The encoding for this field is POD.

000	ETEEvent 1 did not occur
0b1	ETEEvent 1 occurred

#### V2 Event 2 indicator.

The encoding for this field is POD.

060	ETEEvent 2 did not occur	
0b1	ETEEvent 2 occurred	

#### V3 Event 3 indicator.

The encoding for this field is POD.

0b0	ETEEvent 3 did not occur	
0b1	ETEEvent 3 occurred	

# Additional information

For more information about the decoding of this packet see decode.

Note

[V3, V2, V1, V0] != Ob0000 as this is decoded as an Ignore Packet.

Chapter D5. Protocol Description D5.69. Q Packet

# D5.69 Q Packet

**Purpose** Indicates that some instructions have executed, without a count of the number of instructions. **Configurations** All.

**Packet Layout** 

7	6	5	4	3	2	1	0
1	0	1	0	1	1	1	1

Figure D5.101: Q Packet

# **Element sequence**

This packet encodes the following sequence:

1. Q element.

# Additional information

Chapter D5. Protocol Description D5.70. Q with count Packet

# D5.70 Q with count Packet

Purpose Indicates that some instructions have executed.

Configurations All.

#### **Packet Layout**

7	6	5	4	3	2	1	0
1	0	1	0	1	1	0	0
C0		COUNT[6:0]					
C0		COUNT[13:7]					
C0		COUNT[20:14]					
C0		COUNT[27:21]					
(0) (0) (0) (0) COUNT[31:28]					8]		

#### Figure D5.102: Q with count Packet

# **Field descriptions**

C0 Continuation Bit.

The encoding for this field is Unary code.

0b0	Last byte in this section.
0b1	At least one more byte follows in this section.

**COUNT** The number of instructions executed.

The encoding for this field is unsigned LE128n.

# **Element sequence**

This packet encodes the following sequence:

1. Q element.

# Additional information

# D5.71 Q with Exact match address Packet

Purpose Indicates that some instructions have executed with an address of the next instruction.

Configurations All.

### **Packet Layout**

7	6	5	4	3	2	1	0	
1	0	0 1 0 0 0 TYPE						
C0			CO	UNT[6	6:0]			
C0		COUNT[13:7]						
C0		COUNT[20:14]						
C0	COUNT[27:21]							
(	(0) (0) (0) (0)			C	ОЛИТ	[31:2	8]	

#### Figure D5.103: Q with Exact match address Packet

# **Field descriptions**

C0 Continuation Bit.

The encoding for this field is Unary code.

0b0	Last byte in this section.
0b1	At least one more byte follows in this section.

COUNT The number of instructions executed.

The encoding for this field is unsigned LE128n.

TYPE The TYPE field indicates what form the rest of the Packet takes.

The encoding for this field is POD.

0600	A packet with this TYPE value also indicates a Target Address element with an address the same as address history buffer entry 0.
0601	A packet with this TYPE value also indicates a Target Address element with an address the same as address history buffer entry 1.
0b10	A packet with this TYPE value also indicates a Target Address element with an address the same as address history buffer entry 2.
0b11	RESERVED

# **Element sequence**

This packet encodes the following sequence:

- 1. Q element.
- 2. Target Address element.

# Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.72 Q short address IS0 Packet

Purpose Indicates that some instructions have executed with an address of the next instruction.

Configurations All.

### **Packet Layout**

7	6	5	4	3	2	1	0
1	0	1	0	0	1	0	1
C0				A[8:2]			
			A[1	6:9]			
C1			CO	UNT[6	5:0]		
C1			COI	JNT[1	3:7]		
C1			COU	NT[20	):14]		
C1			COL	INT[2]	7:21]		
(	0) (0)	(0) (0	)	C	JUNT	[31:2	8]

#### Figure D5.104: Q short address IS0 Packet

# **Field descriptions**

A Instruction virtual address.

Instruction virtual address bits[1:0] always have the value Ob00.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

C0 Continuation Bit.

The encoding for this field is Unary code.

0b0	Last byte in this section.	
0b1	At least one more byte follows in this section.	

#### C1 Continuation Bit.

The encoding for this field is Unary code.

0b0	Last byte in this section.
0b1	At least one more byte follows in this section.

**COUNT** The number of instructions executed.

The encoding for this field is unsigned LE128n.

# **Element sequence**

This packet encodes the following sequence:

- 1. Q element.
- 2. Target Address element.

# Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

Chapter D5. Protocol Description D5.73. Q short address IS1 Packet

# D5.73 Q short address IS1 Packet

Purpose Indicates that some instructions have executed with an address of the next instruction.

Configurations All.

#### Packet Layout

7	6	5	4	3	2	1	0
1	0	1	0	0	1	1	0
C0				A[7:1]			
			A[1	5:8]			
C1			CO	UNT[6	5:0]		
C1			COI	JNT[1	3:7]		
C1			COU	NT[20	):14]		
C1			COL	INT[2]	7:21]		
(	0) (0)	(0) (0	)	C	JUNT	[31:2	8]

#### Figure D5.105: Q short address IS1 Packet

# **Field descriptions**

A Instruction virtual address.

Instruction virtual address bit[0] always has the value obo.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

C0 Continuation Bit.

The encoding for this field is Unary code.

0b0	Last byte in this section.	
0b1	At least one more byte follows in this section.	

#### C1 Continuation Bit.

The encoding for this field is Unary code.

060	Last byte in this section.
0b1	At least one more byte follows in this section.

COUNT The number of instructions executed.

The encoding for this field is unsigned LE128n.

# **Element sequence**

This packet encodes the following sequence:

- 1. Q element.
- 2. Target Address element.

# Additional information

For more information about the decoding of this packet see decode.

For more information about the generation of this packet see generation.

# D5.74 Q 32-bit address IS0 Packet

Purpose Indicates that some instructions have executed with an address of the next instruction.

Configurations All.

### **Packet Layout**

7	6	5	4	3	2	1	0
1	0	1	0	1	0	1	0
(0)				A[8:2]			
(0)		A[15:9]					
			A[23	3:16]			
			A[31	:24]			
C0			CO	UNT[(	5:0]		
C0			COI	JNT[1	3:7]		
C0			COU	INT[20	):14]		
C0		COUNT[27:21]					
(	0) (0)	(0) (0	)	C	DUNT	[31:2	8]

Figure D5.106: Q 32-bit address IS0 Packet

# **Field descriptions**

A Instruction virtual address.

Instruction virtual address bits[1:0] always have the value oboo.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

C0 Continuation Bit.

The encoding for this field is Unary code.

000	Last byte in this section.	
0b1	At least one more byte follows in this section.	

**COUNT** The number of instructions executed.

The encoding for this field is unsigned LE128n.

#### **Element sequence**

This packet encodes the following sequence:

- 1. Q element.
- 2. Target Address element.

Chapter D5. Protocol Description D5.74. Q 32-bit address IS0 Packet

# Additional information

For more information about the decoding of this packet see decode.

# D5.75 Q 32-bit address IS1 Packet

Purpose Indicates that some instructions have executed with an address of the next instruction.

Configurations All.

# **Packet Layout**

7	6	5	4	3	2	1	0
1	0	1	0	1	0	1	1
(0)				A[7:1]			
			A[1	5:8]			
			A[23	8:16]			
			A[31	:24]			
C0			CO	UNT[(	5:0]		
C0			COI	JNT[1	3:7]		
C0			COU	NT[20	):14]		
C0			COL	INT[2	7:21]		
(	0) (0)	(0) (0	)	C	ОЛИТ	[31:2	8]

#### Figure D5.107: Q 32-bit address IS1 Packet

# **Field descriptions**

A Instruction virtual address.

Instruction virtual address bit[0] always has the value obo.

The address is compressed relative to address history buffer entry 0.

The encoding for this field is Bit replacement.

C0 Continuation Bit.

The encoding for this field is Unary code.

000	Last byte in this section.	
0b1	At least one more byte follows in this section.	

**COUNT** The number of instructions executed.

The encoding for this field is unsigned LE128n.

# **Element sequence**

This packet encodes the following sequence:

- 1. Q element.
- 2. Target Address element.

Chapter D5. Protocol Description D5.75. Q 32-bit address IS1 Packet

# **Additional information**

For more information about the decoding of this packet see decode.

# Chapter D6 Trace Unit





# D6.1 Resetting the trace unit

# D6.1.1 Trace unit reset

- R<sub>PCXJC</sub> A trace unit has a *trace unit reset*, that resets all trace unit trace registers and trace unit management registers.
- R<sub>PTZDH</sub> When the trace unit Core power domain is powered up, a trace unit reset is applied.
- I<sub>ZXRHG</sub> It is IMPLEMENTATION DEFINED whether the system has a mechanism to initiate a trace unit reset on demand.
- S<sub>WVMHS</sub> In a *Processing Element* (PE) with FEAT\_TRF, a PE Cold reset causes EDSCR.TFO to be reset to '0b0' which means that tracing is prohibited after the Cold reset until explicitly permitted by software. If tracing from a Cold reset is required, the debugger needs to ensure any relevant controls, including EDSCR.TFO, are programmed to permit tracing. Programming such registers might involve causing the PE to enter Debug state to ensure the registers can be programmed before the PE starts executing instructions.

# Behavior on a trace unit reset

R<sub>WKLGX</sub> When a trace unit reset is applied, the trace unit resets the values of all trace unit registers to the values described in the individual register descriptions.

#### Note

Some previous trace architectures from Arm supported multiple types of reset for the trace unit.

# D6.2 System Behaviors

R<sub>GFMRH</sub> The trace unit outputs all of the trace byte stream, without external stimulus, within finite time.

# D6.2.1 Behavior on enabling

 $R_{VBMLV}$  While both of the following are true, the trace unit is enabled:

- TRCPRGCTLR.EN is set to Ob1.
- The OS Lock is unlocked.

#### Note

Previous trace architectures from Arm had a dedicated trace unit OS Lock, whereas ETE is dependent on the PE OS Lock.

R<sub>KBFFQ</sub> While the trace unit is enabled, the trace unit can trace all PE execution, except when any of the following are true:

- A trace unit buffer overflow occurs.
- The authentication interface prohibits the tracing of certain pieces of code.
- FEAT\_TRF or FEAT\_TRBE prohibit the tracing of certain pieces of code.
- $I_{KCDMH}$  No sequences of code or PE operations are exempt from this requirement. However, while the trace unit is transitioning from an enabled to a disabled state, or from a disabled to an enabled state, some loss of trace is permitted.
- IGDNWY
   While the trace unit is enabled, writes to most trace unit trace registers might be ignored. It is UNKNOWN whether writes to these registers succeed. When the writes are successful, the behavior of the trace unit is UNPREDICTABLE.
- $S_{BXQJH}$  Trace analyzers must not write to most trace unit trace registers while the trace unit is enabled or TRCSTATR.IDLE indicates that the trace unit is not idle.
- **I**<sub>TPTRW</sub> While the trace unit is enabled or idle, all resources that are visible in the programmers' model might have unstable values. Therefore, a trace analysis tool must be aware that the following values might be dynamically changing as they are being read:
  - The Counter values. These are indicated by the TRCCNTVR<n>.
  - The Sequencer state. This is indicated by TRCSEQSTR.
  - The ViewInst start/stop function. This is indicated by TRCVICTLR.
  - The Single-shot Comparator Control status. This is indicated by the TRCSSCSR<n>.

# R<sub>VNGFG</sub> When the trace unit becomes enabled, the trace unit does not reset the state of any of the resources in the trace unit, including the Counters, the Sequencer, and the ViewInst start/stop function.

# S<sub>LMPNV</sub> While the trace unit is disabled, and before it is enabled, a trace analyzer ensures the trace unit resources are programmed with a valid initial state.

# D6.2.2 Behavior on disabling

 $I_{GZPBM}$  While the trace unit is disabled, the trace unit is not enabled to generate trace and the trace unit resources are disabled.

R<sub>TMLTF</sub> While either of the following is true, the trace unit is disabled:

- TRCPRGCTLR.EN is set to Ob0.
- The OS Lock is locked.

#### Note

	Previous trace architectures from Arm had a dedicated trace unit OS Lock, whereas ETE is dependent on the PE OS Lock.
$R_{ZDTLK}$	When the trace unit becomes disabled, the trace unit stops generating trace and empties the trace buffers by outputting any data in them.
$R_{\text{TNYDD}}$	When the trace buffers are empty, after the trace unit has become idle after becoming disabled, TRCSTATR.IDLE indicates that the trace unit is idle.
$R_{\rm TMVLW}$	When the trace unit becomes disabled, all resources that are visible in the programmers' model retain their values and become stable at those values.
$R_{\rm QVYMJ}$	When the trace unit becomes disabled, when the resources are stable, TRCSTATR.PMSTABLE indicates that the programmers' model is stable.
	For more information, see D7.1.2 Behavior of the resources while in the Pausing state.
$R_{\text{GLBHL}}$	When the trace unit becomes disabled after the trace unit has generated <i>Event elements</i> , the trace unit outputs the <i>Event elements</i> before TRCSTATR.IDLE indicates that the trace unit is idle.
R <sub>YFLJT</sub>	While the trace unit is disabled, the following are true:
	• No trace is generated.

• All trace unit resources and ETEEvents are disabled.

# D6.2.3 Behavior on flushing

I <sub>XRMWS</sub>	The trace unit is allowed to buffer the trace byte stream to make efficient use of system infrastructure.
I <sub>WHZBD</sub>	As the trace unit is allowed to delay the output of the trace byte stream to the system infrastructure, there are system events that require all of the trace byte stream to be observable to other observers in the system.
I <sub>CXLCR</sub>	Making the trace byte stream visible to other observers is known as a trace unit flush.
R <sub>JLRQH</sub>	When any of the following occur, a trace unit flush is requested:
	<ul> <li>The trace unit transitions from an enabled to a disabled state.</li> <li>The trace capture infrastructure requests a trace unit flush.</li> <li>A TSB CSYNC instruction is executed in a Trace Prohibited region while the Trace Buffer Extension is implemented and enabled.</li> </ul>
I <sub>kgjrl</sub>	A trace unit flush might be requested for IMPLEMENTATION DEFINED reasons. For example:
	<ul> <li>Before the trace unit enters either:</li> <li>The low-power state.</li> <li>A powerdown state.</li> <li>The PE enters Debug state.</li> </ul>
I <sub>zwhkm</sub>	An example of a trace unit flush is one requested on an Arm AMBA ATB interface AMBA ATB Protocol Specification [4].
R <sub>hgylg</sub>	When a trace unit flush is requested, the trace unit performs the following tasks before responding to the flush request:
	1. Encode any remaining elements into trace packets.

- 2. Complete any packets that are in the process of being generated.
- 3. Output all trace packets for all PE execution that occurred before the flush request was received.

# Chapter D6. Trace Unit D6.2. System Behaviors

- I\_LMVMTAn example of when the trace unit might need to encode remaining elements into trace packets before a trace unit<br/>flush is when there are *Commit elements* that are not yet encoded.
- R<sub>TWBVY</sub> When a trace unit flush occurs while the trace unit is recovering from a trace unit buffer overflow, the trace unit outputs the corresponding *Overflow element* before responding to the flush request.
- $I_{GHKFH}$  When a trace unit flush occurs, the trace unit either continues to generate trace or stops generating trace, depending on what condition caused the trace flush. For example, if a flush occurs because the trace unit is entering a disabled state, then tracing becomes inactive after the trace flush.
- R<sub>TTDBB</sub> When a condition causes both a trace unit flush and the trace unit to stop generating trace, the trace unit stops generating trace before responding to the flush request, and before indicating that the trace unit is idle.
- $I_{\text{NHBMZ}}$  On entry to Debug state, Arm recommends that the *Exception element* indicating entry to Debug state is included in the flushed trace data if tracing is active.
- R<sub>PFHWW</sub> When a trace unit flush is requested, the trace unit outputs the data within a finite period.
- R<sub>DKFRL</sub> When a trace unit flush is requested and the cause of the flush request requires an acknowledgement, the trace unit generates the acknowledgement within a finite period.
- I<sub>SCBMG</sub> The flush request mechanism on AMBA ATB is an example of a cause of a flush request that also requires an acknowledgement.

# D6.2.4 Low-power state

 $X_{GHHNW}$  The low-power state in the trace unit is a mechanism to improve energy efficiency during periods where trace generation is limited.

Scenarios where the trace unit might be in the low-power state are any of the following:

- The PE is in a low-power state.
- The PE is in Debug state.
- R<sub>LHDSS</sub> The trace unit is only permitted to be in the low-power state when any of the following are true:
  - The PE is in a low-power state due to the Wait for Event mechanism.
  - The PE is in a low-power state due to the Wait for Interrupt mechanism.
  - The PE is in Debug state.
  - The trace unit is Disabled.

# D6.2.5 Trace unit behavior when the PE is in a low-power state

- Imstruct
   The PE that is being traced might support a low-power state where no execution occurs. This low-power state might be invoked, for example, when the PE executes a WFI, WFIT, WFE, or WFET instruction.
- R<sub>WMPTL</sub> While the trace unit is in the Disabled state, the trace unit does not stop the PE from entering a low-power state.
- R<sub>YLDDV</sub> While the trace unit is in Low-power Override Mode, the trace unit does not affect the operation of the PE.

# D6.2.6 Trace unit behavior in the low-power state

- R<sub>FMXFM</sub> While the trace unit is enabled, when the trace unit enters the low-power state, the trace unit continues to appear enabled throughout the time it is in the low-power state.
- R<sub>KQVNN</sub> When the trace unit enters or leaves the low-power state, the trace unit does not lose resource events that are in transition through the trace unit, except those permitted when moving through the Pausing state of the resources. See D7.1.2 *Behavior of the resources while in the Pausing state* for details on the resource events that are permitted to be lost when in the Pausing state.

# Chapter D6. Trace Unit D6.2. System Behaviors

- $I_{RVKHK}$  Observation of resource events that are in transition through the trace unit when it enters the low-power state might not occur until after the trace unit leaves the low-power state.
- R<sub>RGFJY</sub> While the trace unit is not in the low-power state, and before it enters the low-power state, the resources enter the Paused state. See D7.1.3 *Behavior of the resources while in the Paused state*.
- $I_{MXHHN}$  If wFI and wFE instructions are classified as *P0 instructions*, see TRCIDR2.WFXMODE, and the trace unit enters the low-power state as a result of a wFI or wFE instruction, Arm strongly recommends that the following elements are generated before the trace unit enters the low-power state:
  - The *Atom element* that represents the a WFI, WFIT, WFE, or WFET instruction.
  - Any pending Commit elements.
- R<sub>LBDSM</sub> While the trace unit is in the low-power state, the trace unit does not generate trace, including ETEEvent trace.
- R<sub>MFBDT</sub> While the trace unit is in the low-power state, the resources remain in the state that they were in before the trace unit entered the low-power state.
- $I_{QXBYK}$  The resources are:
  - The Counters.
  - The Sequencer.
  - The ViewInst start/stop function.
  - The Single-shot Comparator Controls.
- R<sub>FHYHC</sub> While the trace unit is in the low-power state, the trace unit drives all External Outputs low.
- R<sub>DNKDV</sub> While the trace-unit is in the low-power state, the PE and external debugger are able to access the trace unit trace registers and trace unit management registers unaffected.
- R<sub>XTBQX</sub> While the trace unit is in the low-power state, when a trace protocol synchronization request occurs, the trace unit handles the trace protocol synchronization request correctly. See D1.9 *Trace protocol synchronization* for information on how the trace unit handles trace protocol synchronization requests.
- $\mathbb{R}_{TWQJT}$  While the trace unit is a retention state, external debugger accesses to the trace unit behave as if there is no power to the trace unit Core power domain.
- $I_{RCXZX}$  While the trace unit is in the low-power state, the trace unit might not recognize external events, such as the assertion of any External Inputs.
- IBPQTL
   While the trace unit is in the low-power state, it is IMPLEMENTATION DEFINED whether the cycle counter continues to count or not.
- I<sub>VTRBC</sub> While the trace unit is in the low-power state, timestamp requests might be ignored.
- It is possible that the trace unit might intermittently leave and re-enter the low-power state while the PE is in a low-power state. If this happens, the trace unit resources might become intermittently active during this time. In addition, trace generation might also become intermittently active, and this means that the trace unit might output some packets. This behavior is IMPLEMENTATION DEFINED.
- IZVDSFThere is no additional requirement for the trace unit to generate a *Trace Info element* or *Trace On element* when<br/>leaving the low-power state. However, if the trace unit entered the low-power state because the PE was in Debug<br/>state, the normal requirements for restarting trace after leaving Debug state apply, including generation of a *Trace On element*. See D6.3 *Trace unit behavior while the PE is in Debug state*.
- ILOFRD
   The trace unit can be programmed so that it does not enter the low-power state, by enabling Low-power Override Mode. Low-power Override Mode is selected using TRCEVENTCTL1R.LPOVERRIDE.
- R<sub>VHSFL</sub> When Low-power Override Mode is enabled, the resources continue operating and the trace unit can generate trace.
- Low-power Override Mode does not affect the operation of the PE, however it is not required to prevent the PE from entering a low-power state. This means that even though the trace unit can generate trace, it might only generate *Event elements*.
### D6.3 Trace unit behavior while the PE is in Debug state

- RXJXQS
   While ViewInst is active, when the PE enters Debug state, the trace unit generates an *Exception element* which indicates that the PE has entered Debug state.

   D
   When the PE has entered Debug state.
- R<sub>YMJFJ</sub> When the PE enters Debug state, ViewInst becomes inactive, and remains inactive throughout the time the PE is in Debug state.
- R<sub>DPKSC</sub> While the PE is in Debug state, the trace unit does not trace instructions that are executed.
- R<sub>HBNFJ</sub> When the PE exits Debug state and ViewInst becomes active, the trace unit generates a *Trace On element*.
- R<sub>TGFHM</sub> While the PE is in Debug state, the ViewInst start/stop function maintains its state.
- $I_{WFYLQ}$  If an *Exceptional occurrence* occurs between the PE exiting Debug state and the PE executing the first instruction, the value of TRCRSR.TA is used to determine if the *Exceptional occurrence* is traced. In general, if the entry to Debug state was traced then TRCRSR.TA will be set to 0b1, and therefore this *Exceptional occurrence* on exit from Debug state is traced.
- $I_{NPQLT}$  If a PE Reset occurs when the PE is in Debug state this is treated as leaving Debug state. This means that a *Trace On element* and an *Exception element* indicating a PE Reset are traced if tracing is not prohibited and either of the following are true:
  - TRCRSR.TA is 0b1.
  - Forced tracing of PE Resets is active.

### D6.4 Trace unit behavior on a trace unit buffer overflow

R <sub>PQGXB</sub>	When a trace unit buffer overflow occurs, trace generation becomes inoperative until the trace unit can recover from the overflow.
R <sub>RQHFH</sub>	When a trace unit buffer overflow occurs, the trace unit does not output a partial trace packet, that is, the trace unit can only output complete packets.
I <sub>TDCNT</sub>	The <i>Overflow element</i> indicates to a trace analyzer that a trace unit buffer overflow has occurred. See D6.9.15 <i>Overflow Element</i> for details on the generation of an <i>Overflow element</i> .
I <sub>FQVRZ</sub>	See D6.9.6 Event Element for details of the effect of a trace unit buffer overflow on Event element generation.
R <sub>dqbdh</sub>	When the trace unit recovers from a trace unit buffer overflow, the following occur:
	<ul><li>Trace protocol synchronization is requested.</li><li>Trace protocol synchronization occurs before the trace unit outputs any packets.</li></ul>
I <sub>VQYYH</sub>	When an Overflow packet is generated, the trace unit might output any of the following packets before it outputs an Alignment Synchronization packet:
	<ul> <li>Event packet.</li> <li>Overflow packet.</li> <li>Discard packet.</li> <li>Ignore packet.</li> </ul>
I <sub>YYNRQ</sub>	Arm recommends that the Alignment Synchronization packet is the first packet output after the Overflow packet.

### D6.5 Trace unit power states

I <sub>GNFXM</sub>	The Arm architecture Arm® Architecture Reference Manual, for A-profile architecture [1] defines the following power-states:
	Normal The trace unit Core power domain is fully powered up and the trace unit registers are accessible.
	<b>Standby</b> The trace unit Core power domain is on, but there are measures to reduce energy consumption. Standby is transparent, meaning that to software and to an external debugger it is indistinguishable from normal operation.
	<b>Retention</b> The OS takes some measures, including IMPLEMENTATION DEFINED code sequences and registers, to reduce energy consumption. Trace unit registers cannot be accessed. A trace unit reset does not occur on leaving Retention.
	<b>Powerdown</b> The OS takes some measures to reduce energy consumption by turning the trace unit Core power domain off. Trace registers cannot be accessed. A trace unit reset occurs on leaving Powerdown.
I <sub>MNDVQ</sub>	A trace unit might support a low-power state, which is equivalent to the Standby state.
I <sub>BMSVN</sub>	A trace unit might support a Retention state or a Powerdown state, and both of these states are considered to be a state where the trace unit Core power domain is powered down.
I <sub>ZVBZF</sub>	If the trace unit is implemented in a power domain which is separate from the PE power domain, all of the following are true:
	<ul><li>The trace unit Core power domain might be able to be powered down without powering down the PE power domain.</li><li>The trace unit Core power domain is always powered down when the PE power domain is powered down.</li></ul>
I <sub>CNZJH</sub>	A read of TRCPDSR returns information about the current state of the trace unit and Table D6.1 shows the meanings of the returned value.

#### Table D6.1: Meaning of TRCPDSR values

ST	ICKYPD	POWER	Meaning		
0b0	D	0b1	The trace unit Core power domain is powered and the trace unit registers are accessibl		
0b1	L	Obl	The trace unit Core power domain is powered and the trace unit registers are accessib A trace unit reset or power interruption has occurred so the trace unit register state might not be valid.		
R <sub>cmkxk</sub>			re power domain transitions from powered down to powered up, if the trace unit regist d over the power down then TRCPDSR.STICKYPD is restored to the value before pow		
R <sub>fqmxq</sub>			re power domain transitions from powered down to powered up, if the trace unit regist prved over the power down then TRCPDSR.STICKYPD is set to <code>0b1</code> .		
	Note				
			ectures from Arm supported multiple power domains in the trace unit. ETE only supports and therefore TRCPDSR.POWER is always 0b1.		
I <sub>frmbb</sub>	•	• • • •	t a Debug power domain that contains the interface between the trace unit and the extern ower domain usually needs to be powered up when the external debugger needs to conne		
DDI0608 B.a		Copyrig	ht © 2021-2022 Arm Limited or its affiliates. All rights reserved. 25		

	to the system. Such a Debug power domain is described in the <i>Arm</i> ® <i>Architecture Reference Manual, for A-profile architecture</i> [1].
R <sub>gylkd</sub>	If the trace unit Core power domain can be powered down independently of the Debug power domain, Arm recommends the system implements an external debug component with a Power-up request mechanism which can request the trace unit Core power domain to be powered up.
R <sub>znsns</sub>	Arm strongly recommends the Power-up request mechanism is a CoreSight Class 0x9 ROM Table containing a parent entry for the trace unit. A parent entry of a component is one of:
	<ul> <li>An entry in the ROM table that locates the component.</li> <li>An entry in a first ROM table that locates a second ROM table that includes a parent entry for the component. The second ROM table is a descendant of the first ROM table.</li> </ul>
I <sub>TLYXG</sub>	This definition of a parent entry is recursive, and therefore the Power-up request mechanism might be high up in a hierarchy of ROM tables. The ROM table and any descendants might describe other debug components, including debug components for other PEs. The ROM table might have parent entries in other ROM tables, and those parent entries might also have a Power-up request mechanism in those ROM tables.
R <sub>zpczc</sub>	If the Power-up request mechanism is implemented, in the Class 0x9 ROM Table containing the Power-up request mechanism for the trace unit:
	<ul> <li>The POWERIDVALID bit in the parent entry must be Obl.</li> <li>The POWERID field in the parent entry has an IMPLEMENTATION DEFINED value.</li> </ul>
I <sub>dxhps</sub>	It is IMPLEMENTATION DEFINED whether the trace unit Core power domain is the PE Core power domain or some other power domain. For more information on the CoreSight Class 0x9 ROM Table, see the <i>ARM CoreSight Architecture Specification</i> [5].

### D6.6 Visibility of the PE operation

I <sub>BMPFH</sub>	This section describes the ability of the trace unit to trace the execution of the operation of the PE.
R <sub>QCFMC</sub>	When the trace unit performs indirect reads of PE System registers, the trace unit complies with the rules associated with Context synchronization events.
R <sub>QHTYC</sub>	When the trace unit performs indirect reads of PE System registers, the trace unit complies with the rules associated with the TSB CSYNC instruction as defined in Chapter E1 <i>Trace Buffer Extension</i> .
R <sub>QCFSS</sub>	When instructions are executed outside of any Trace Prohibited region, the trace unit observes the execution.
R <sub>cdnkx</sub>	When observable instructions are executed, the trace unit observes all execution before a PE Context synchronization event occurs, as defined in Chapter E1 <i>Trace Buffer Extension</i> .
R <sub>qmbkj</sub>	When an <i>Exceptional occurrence</i> occurs outside of any Trace Prohibited region, the trace unit observes the <i>Exceptional occurrence</i> .
I <sub>xbjfp</sub>	Executing a TSB CSYNC instruction generates a Trace synchronization event as defined in Chapter E1 Trace Buffer Extension.
R <sub>fcblj</sub>	When a TSB CSYNC instruction is executed in a Trace Prohibited region, the TSB CSYNC instruction does not become Microarchitecturally-finished until the resources are in the Paused state or the trace unit is in the Idle or Stable state.
I <sub>JYJDZ</sub>	While the PE is outside a transaction, after a TSB CSYNC instruction executed inside a Trace Prohibited region generates a Trace synchronization event, the Trace synchronization event is microarchitecturally-finished when the <i>trace operation</i> has microarchitecturally-finished for every instruction before the Context synchronization event before the TSB CSYNC instruction that generated the Trace synchronization event.
	For more details on the TSB CSYNC instruction, see $R_{MRVPT}$ .
R <sub>TSLRT</sub>	While the PE is inside a transaction, when a Trace synchronization event occurs, the Trace synchronization event becomes Microarchitecturally-finished within a finite period.
I <sub>HNSGS</sub>	While the PE is inside a transaction, the completion of a Trace synchronization event is not dependent on the resolution of the transaction. It might still be dependent on other aspects of the trace operation.
$R_{XLVQM}$	When a TSB CSYNC instruction executed in a Trace Prohibited region becomes Microarchitecturally-finished, the trace unit generates no more trace until the PE leaves the Trace Prohibited region.
I <sub>CZLXW</sub>	When a TSB CSYNC is executed in a Trace Prohibited region, the rules around generation of a trace flush and requiring no more trace to be generated in the Trace Prohibited region mean that only whole trace packets are output, and the last byte output is the end of a packet.
X <sub>gsxjj</sub>	These rules ensure that no new trace is generated and allows various system registers to be changed, such as those controlling the Trace Buffer Extension, without the risk of any trace being generated while those registers are being changed.
R <sub>xrwpv</sub>	When the trace unit becomes enabled in a Trace Prohibited region, the trace unit generates no trace until the PE leaves the Trace Prohibited region.
X <sub>tgnbt</sub>	The above rule ensures that no trace is generated until the PE leaves the Trace Prohibited region, and therefore allows various system registers to be changed, such as those controlling the Trace Buffer Extension, without the risk of any trace being generated while those registers are being changed.
I <sub>kxdds</sub>	The trace operation as defined in Chapter E1 <i>Trace Buffer Extension</i> can be split into operations that are performed by one of the following:
	<ul><li>The PE.</li><li>The ETE trace unit.</li></ul>

• The trace buffer.

The operation of the trace unit is defined by the ETE trace operation.

R<sub>RFJQN</sub> If the Trace Buffer Unit is implemented and enabled, when a Trace synchronization event occurs, and after all of the trace byte stream generated by the trace unit is flushed to the trace buffer, the Trace synchronization event completes.

Notation	Name	Description
ро	program-order	head is in <b>program order</b> after <i>tail</i> .
rf	Reads-from	tail <b>Reads-from</b> head.
со	Coherence-after	head is Coherence-after tail.
fr	from-read	As co, except that the operation at head is a read.
ob	Observed-by	tail is Observed-by head. Only applies for different Observers.
tb	traced-by	head is the trace operation for the instruction at tail.
gb	generated by	head is an operation generated by the instruction at tail.
seo	speculative execution-order	The PE speculated that the instruction at <i>head</i> was executed after <i>tail</i> , but the instruction was later Canceled or was part of a Transaction that Failed or was Canceled. An <i>seo</i> arrow might be paired with a <i>can</i> arrow that shows this.
can	canceled	The instruction at <i>tail</i> was Canceled when the instruction at <i>head</i> was resolved, or the Transaction containing <i>tail</i> Failed or was Canceled.

#### Table D6.2: Labels for ordering diagrams

#### D6.6.1 ETE trace operation

R<sub>YCJXC</sub> Each instruction has all of the following state information:

- PC.
- PSTATE.T.
- PSTATE.EL.
- The Security state.
- CONTEXTIDR\_EL1.PROCID.
- CONTEXTIDR\_EL2.PROCID.
- TRFCR\_EL1.
- TRFCR\_EL2.
- MDCR\_EL3.STE.
- TxNestingLevel.

```
IGCLMSThe trace information generated contains Address information in Target Address elements, Source Address elements,<br/>Exception elements, and Q elements. The Address information contains:
```

- The virtual address of an instruction.
- The instruction set, known as the sub\_isa.
- I<sub>JTLPL</sub> The trace information generated contains *Context information* in *Context elements*. The *Context information* contains:
  - The current Security state.
  - The current Exception level.
  - The current Execution state, which is AArch32 or AArch64.
  - The current Context identifier, as stored in CONTEXTIDR\_EL1.PROCID.

- The current Virtual context identifier, as stored in CONTEXTIDR EL2.PROCID.
- When an instruction is executed and all the trace elements for the instruction have been generated, the trace R<sub>WBCRN</sub> operation for the instruction is complete.
- I<sub>WXNXB</sub>
  - Trace elements generated for an instruction might include:
    - Global timestamp elements.
    - Cycle count elements.
    - Speculation resolution elements.
    - Transaction resolution elements.

#### For example, the tracing of PE execution is where: IFKTKY

- Resolved instruction A is executed in program order before a Resolved instruction B.
- $\mathbf{t}_{\mathbf{A}}$  is all the trace elements that are generated due to the tracing of instruction  $\mathbf{A}$ .
- $t_B$  is all the trace elements that are generated due to the tracing of instruction **B**.
- The trace elements for  $t_A$  must be observed before  $t_B$ .

#### Figure D6.2 shows this.



Figure D6.2: Trace operation

#### D6.6.2 Impact on PE Behavior

The ETE architecture places no requirements on the impact that trace generation has on the functional performance ILLKFT of a PE. Arm expects that trace unit implementations are designed according to the market requirements of the PEs being traced, and according to the trace requirements for those PEs. For some markets and trace requirements, the trace solution might always have some performance impact on the PE and the ETE architecture does not prohibit this.

#### D6.6.3 Behavior on a PE Warm reset

- A PE Warm reset does not cause a Trace unit reset. R<sub>YYHBF</sub>
- This ensures that tracing is possible through a PE Warm reset. X<sub>ZROTC</sub>
- A PE Warm reset might occur at the same time as a Trace unit reset, however, these are asynchronous and unrelated IOBSCX events.

#### D6.6.4 Instruction Block

- How instructions are executed can vary significantly between PE designs. To allow for these variations the ETE  $X_{\mathrm{TYXHR}}$ architecture allows some flexibility within the filtering model. Rather than applying the filtering model to individual instructions it is applied to blocks of instructions.
- An instruction block contains one or more instructions.  $\mathsf{R}_{\mathsf{BQTBL}}$

- R<sub>GDZBX</sub> An instruction block can contain zero or one *P0 instructions*.
- $\mathbb{R}_{CVJQH}$  When an instruction block is generated which contains a *P0 instruction*, the instruction block has the *P0 instruction* as the last instruction in the block.
- R<sub>HPJTP</sub> *Exceptional occurrences* do not occur between instructions in an instruction block.
- R<sub>LDJXZ</sub> The addresses of the instructions within an instruction block are sequential.
- $I_{JCQHC}$  The number of instructions in a block can vary from block to block and can vary each time the same sequence of instructions are executed.

#### I<sub>HRBJG</sub> For example, the tracing of an instruction block is where:

- Resolved instruction A is executed in program order before a Resolved instruction B.
- $\mathbf{t}_{\mathbf{A}}$  is all the trace elements that are generated due to the tracing of instruction  $\mathbf{A}$ .
- $\mathbf{t}_{\mathbf{A}}$  is all the trace elements that are generated due to the tracing of instruction **B**.

Figure D6.3 shows this.



#### Figure D6.3: Instruction block trace operation

#### D6.6.5 Exposing Speculation

- **I**<sub>DCDNQ</sub> For some PE microarchitectures the tracing of execution-order only might not be achievable. The ETE architecture provides the ability to trace speculatively executed instructions.
- R<sub>TRVLX</sub> When speculative instructions are observed, the trace unit indicates whether each instruction is resolved or canceled with a resolve operation or a cancel operation.
- R<sub>PPJSK</sub> A resolve operation indicates that one or more instructions have, or will be, architecturally executed.
- $R_{WZBLY}$  A cancel operation indicates that one or more instructions, although observed by the trace unit, did not architecturally execute.
- $I_{KQYZB}$  There is no requirement to expose any speculation to the trace unit.
- $I_{DKDHD}$  For example, the tracing of speculation execution is where:
  - S is executed in speculative execution-order after a Resolved instruction A.
  - A is executed in program order before a Resolved instruction B.
  - S is not in speculative execution-order after B.
  - Q is executed in speculative execution-order after a Resolved instruction B.

Figure D6.4 shows this.



Figure D6.4: Observation of Speculative Trace operation

### D6.6.6 Trace Prohibited regions

X <sub>THCBC</sub>	Trace Prohibited regions are instruction address regions or periods of execution by the PE that are not to be traced. Instructions and <i>Exceptional occurrences</i> which are not prohibited are not necessarily traced because the trace unit has a number of trace filtering functions to limit the amount of trace generated to the sections or periods of interest.
I <sub>RJYNL</sub>	An executable program might contain regions of code that are prohibited to trace. These regions might be associated with a higher Security state, or with the PE entering a privileged mode so that it can execute the instructions that are contained within them.
	Tracing might be prohibited while the PE is operating in certain states or modes. For example:
	<ul> <li>Non-invasive debug might be prohibited while the PE is in Secure state.</li> <li>FEAT_TRF might prohibit tracing.</li> <li>FEAT_TRBE might prohibit tracing.</li> </ul>
	Trace might also become prohibited if, while tracing program execution, an authentication interface changes the currently permitted level of non-invasive debug. For example, if trace is permitted and active while the PE is operating in Secure state, and then the permitted level of non-invasive debug changes from being permitted for Secure state, to not permitted, then trace becomes prohibited.
I <sub>FKMSC</sub>	The Arm® Architecture Reference Manual, for A-profile architecture [1] describes when FEAT_TRF prohibits tracing.
	Chapter E1 Trace Buffer Extension describes when FEAT_TRBE prohibits tracing.
$R_{HYZLQ}$	If an optional authentication interface is implemented, while Secure non-invasive debug is disabled according to the optional authentication interface and while <code>SelfHostedTraceEnabled()</code> returns FALSE, then for execution in Secure state, the PE executes in a Trace Prohibited region.
I <sub>NVSDD</sub>	An example of an optional authentication interface is the CoreSight Authentication interface ARM CoreSight Architecture Specification [5].
$R_{\texttt{FFVYM}}$	While the PE is executing code from a Trace Prohibited region, the trace unit does not trace instructions or <i>Exceptional occurrences</i> , including PE Resets.
$R_{\rm KTMLZ}$	While the PE is executing code from a Trace Prohibited region, instruction Address Comparators do not match on any instructions in the Trace Prohibited region.
R <sub>szrzr</sub>	While cycle counting is enabled and the PE is executing code from a Trace Prohibited region, the cycle counter continues to count.
I <sub>MCCBH</sub>	When the PE leaves a Trace Prohibited region and tracing restarts, the cycle counter includes cycles spent in the Trace Prohibited region in the cycle count.

I <sub>SDSGK</sub>	The behavior of the resources when entering a Trace Prohibited region is defined in D7.1.3 <i>Behavior of the resources while in the Paused state</i> .
R <sub>vhrgm</sub>	While the PE is executing code from a Trace Prohibited region, the trace unit does not output any trace that might provide information about the execution in the Trace Prohibited region.
I <sub>JSKLD</sub>	Examples of information about execution in a Trace Prohibited region that trace might provide are the context of execution, instruction addresses, and the address of the first instruction in the Trace Prohibited region.
I <sub>MKQWS</sub>	The most common cause of an entry into a Trace Prohibited region is an <i>Exceptional occurrence</i> or Context synchronization event.
R <sub>thbvd</sub>	When an <i>Exceptional occurrence</i> that must be traced causes the PE to enter a Trace Prohibited region, the trace unit generates an <i>Exception element</i> that indicates the exception type.
R <sub>ckzmr</sub>	When the PE enters a Trace Prohibited region and there are unresolved speculative <i>P0 elements</i> remaining in the trace byte stream, when the resolution of the speculative elements is known the trace unit generates the appropriate <i>Commit elements</i> or <i>Cancel elements</i> .
R <sub>rxmjf</sub>	When the PE leaves a Trace Prohibited region and ViewInst is active, that is, any filtering applied dictates that ViewInst is active, the trace unit generates a <i>Trace On element</i> .
I <sub>QGFJF</sub>	The purpose of the trace unit generating a <i>Trace On element</i> when the PE exits a Trace Prohibited region and ViewInst is active is to indicate to the trace analyzer that there has been a discontinuity in the trace element stream.
I <sub>JBFTB</sub>	If the PE leaves a Trace Prohibited region other than when a Context synchronization event occurs, the Trace Prohibited region is permitted to extend up to the next Context synchronization event. Typically, a PE leaves a Trace Prohibited region via a Context synchronization event, but a PE might leave a Trace Prohibited region when the authentication interface changes, or when moving from Secure to Non-secure state without an exception return.
I <sub>DMXPF</sub>	If an <i>Exceptional occurrence</i> occurs between the PE exiting a Trace Prohibited region and the PE executing the first instruction, the value of TRCRSR.TA is used to determine if the <i>Exceptional occurrence</i> is traced.

#### D6.6.7 Multi-threaded processor

R<sub>KBZTZ</sub> Processors with multiple threads or PEs have a trace unit for each thread or PE.

 $I_{KHSWQ}$  The processor might support enabling and disabling of threads, either at PE Reset time or dynamically. The trace units for the threads that are disabled might behave in one of the following ways:

- The trace unit Core power domain is powered down.
- The trace unit Core power domain is held in the trace unit reset state.
- I<sub>RFSNL</sub> Arm recommends that the trace units for threads that are permanently disabled are not visible: either they are not included, or they are marked as not present in any ROM tables that describe the system.

#### D6.6.8 Sharing between multiple PEs

Note
------

Previous Trace architectures have allowed the trace unit to be shared between multiple PEs.

R<sub>TLJSQ</sub> A trace unit only traces a single PE, that is, it cannot be shared between multiple PEs.

### D6.7 Speculation resolution

- I<sub>RKYCD</sub> The trace unit implements a maximum speculation depth, that is, the maximum permitted number of *P0 elements* that can be speculative at any instance. TRCIDR8.MAXSPEC indicates the IMPLEMENTATION DEFINED maximum speculation depth.
- R<sub>GLQPL</sub> The trace unit never outputs more speculative *P0 elements* than the maximum speculation depth.
- I<sub>KCFGW</sub> If a trace unit is not exposed to any speculative execution, then Arm recommends that the trace unit implements a maximum speculation depth of zero, and in this case:
  - Cancel elements are not generated.
  - *Commit elements* are generated after each *P0 element*, causing each *P0 element* to be immediately resolved when it is generated. The instruction trace protocol implicitly generates these *Commit elements* for each *P0 element*, meaning that explicit Commit packets are not required.
  - *Mispredict elements* are not generated.
- IQLKDLETE defines Commit element and Cancel elements to allow the speculation of the P0 elements to be resolved<br/>by the trace analyzer. The trace unit is required to calculate the number of P0 elements which are committed or<br/>canceled. There are many methods by which these numbers can be calculated, but in the generic case the trace unit<br/>can use the following mathematical procedure.

The PE can speculatively indicate blocks of instructions to the trace unit. Each block of instructions is given a tag where  $tag \in 0, \ldots, m$  and m = "Number of rewind points supported by the PE".

The number of instructions per block can be random from the set  $\mathbb{N}$  and there is a maximum of one *P0 instruction* per block. The order in which the tags are used can be random, but a tag cannot be reused until the previous block with that tag has been resolved, canceled or merged.

This procedure generates a transform from the potentially random sequence of core tags to a more useable space. The transform T evolves over time as the tags are reused and provides the mapping onto the new space,

$$T_t = [c_0, \dots, c_m] \tag{D6.1}$$

and  $c_i$  is the mapping for core tag i.

 $c_i \in 0, \ldots, q$  , where q > m

#### D6.7.1 Initialization

 $I_{\text{HRDQL}}$  To perform the necessary calculations, the trace unit tracks the transform of the last resolved block.  $\gamma_t$  = "last committed indicator". The algorithm is initialized at t = 0 to

$$\forall i \in 0, \dots, m : T_0[i] = \gamma_0 \tag{D6.2}$$

$$x_0 = \gamma_0 \tag{D6.3}$$

#### D6.7.2 New block operation

 $I_{\text{SMGSG}}$  The sequence of the numbers in the transformed space,  $x_t$ , is defined by the following equation:

$$x_{t+1} = \begin{cases} |(x_t+1) \mod q| & \text{If a traced *P0 instruction*} \\ x_t & \text{Otherwise} \end{cases}$$
(D6.4)  
$$T_{t+1}[tag_t] = \begin{cases} |(x_t+1) \mod q| & \text{If a traced *P0 instruction*} \\ T_t[tag_t] & \text{Otherwise} \end{cases}$$
(D6.5)

#### D6.7.3 Resolved operation

 $I_{BJFLR}$  The PE can resolve one or more blocks in an atomic operation. This is performed by indicating the youngest block's tag to be resolved, and by inference all older blocks. l = youngest block's tag

The number required by the Commit element is calculated by

$$n_{+} = |(T_t[l] - \gamma_t) \bmod q| \tag{D6.6}$$

The state of the transform is updated by

$$\gamma_{t+1} = T_t[l] \tag{D6.7}$$

#### D6.7.4 Cancel operation

 $I_{HJYQH}$  The PE can cancel one or more blocks in an atomic operation. This is performed by indicating the oldest block to be canceled. r = oldest block's tag

The number required by the *Cancel element* is calculated by

$$n_{-} = |(x_t - T_t[r]) \mod q|$$
 (D6.8)

The state of the transform is updated by

$$x_{t+1} = T_t[r] \tag{D6.9}$$

### D6.8 Filtering trace generation

 $X_{CCWZG}$  The amount of trace that can be generated by the trace unit can be significant. Not all the operations of the PE are always relevant. The amount of trace generated can be reduced by the use of the trace unit filter functions.

#### D6.8.1 ViewInst function

R<sub>GQFSB</sub> The filtering function of the instruction trace is expressed as a calculation evaluated for each instruction.

	0	When Prohibited	
$ViewInst_i = \langle$	0	When in Debug state	(D6.10)
	$S_i \wedge I_i \wedge E_i \wedge N_i$	Otherwise	

$S_i =$ ViewInst start/stop function	(D6.11)
$I_i = $ ViewInst include/exclude function	(D6.12)
$E_i = \text{Exception level filtering}$	(D6.13)
$N_i = $ Resource event based filtering	(D6.14)

- $R_{BZXFH}$  While ViewInst<sub>i</sub> is high, the trace unit traces all instructions.
- $I_{MJMCV}$  Instructions for which ViewInst<sub>i</sub> is low might be traced. This might be as a result of tracing the next *P0 element* or optimizations in the trace unit.
- R<sub>XPNZL</sub> When ViewInst<sub>i</sub> is high for an instruction in an instruction block, the trace unit traces the entire instruction block.
- $R_{KHDNX}$  When ViewInst<sub>i</sub> becomes high, the trace unit traces the next *P0 instruction* or *Exceptional occurrence*.
- $X_{\text{NSMSV}}$  Some instruction types cause the trace unit to generate *P0 elements*, so that they are explicitly traced. Other instruction types however are not explicitly traced. The execution of these other instruction types can be inferred from the *P0 elements*. This means that the following scenario is possible:
  - While ViewInst is high, some instructions are executed. This means that ViewInst is indicating that those instructions must be traced. However, none of the executed instructions cause the trace unit to generate a *P0 element*, therefore none of the instructions are traced.
  - ViewInst then goes low.
  - The PE then executes an instruction that, whenever ViewInst is high, causes the trace unit to generate a *PO element*.

In this scenario, although ViewInst is low when the instruction in step 3 is executed, indicating that the instruction is not traced, tracing of the instruction is permitted because this is the only way that the preceding instructions can be traced.

- IFGSBWThere is no requirement for the target address of a P0 instruction or Exceptional occurrence to be traced if ViewInst<br/>has transitioned to a low state by the time program execution has moved to the target.
- ILCXHX
   Unless the target instruction block is traced, any Target Address elements indicating the target address of a PO instruction or Exceptional occurrence cannot be relied upon.

#### **Resource event based filtering**

$R_{BQNWP}$	The resource event based filtering part of the ViewInst function is expressed as the following equation:		
	$N_i = \operatorname{Fn}(\operatorname{TRCVICTLR.EVENT.SEL}, \operatorname{TRCVICTLR.EVENT.TYPE}) $ (D6.15)		
	Where Fn(TRCVICTLR.EVENT.SEL, TRCVICTLR.EVENT.TYPE) selects the combination of Resource Selectors used for resource event based filtering.		
I <sub>KMXNS</sub>	The timing of the resource event based filtering is IMPLEMENTATION SPECIFIC.		
I <sub>DWWVR</sub>	Resource event based filtering can be used to make ViewInst active based on system conditions or on trace unit resources. For example:		
	<ul> <li>Sampling based on instruction counts.</li> <li>Activating tracing on the n<sup>th</sup> function call.</li> <li>Performance Monitoring Unit events.</li> </ul>		
R <sub>NBYKR</sub>	When an instruction block is processed by the trace unit during a cycle, the trace unit samples the ViewInst function resource event input during that cycle.		
$R_{SRMMD}$	When no instruction blocks are processed by the trace unit during a cycle, the trace unit does not sample the ViewInst function resource event input during that cycle.		
	Exception level filtering		
I <sub>hnpyv</sub>	This function provides a simple method of filtering out information about different Exception levels without the need to use of additional resources.		

R<sub>LWYJR</sub> The Exception level based filtering part of the ViewInst function is expressed as the following equation:

	∫¬TRCVICTLR.EXLEVEL_S_EL0	Secure EL0	
	(¬TRCVICTLR.EXLEVEL_S_EL0 ¬TRCVICTLR.EXLEVEL_S_EL1	Secure EL1	
	¬TRCVICTLR.EXLEVEL_S_EL2	Secure EL2	
$E_i = \mathbf{k}$	¬TRCVICTLR.EXLEVEL_S_EL3	EL3	(D6.16)
	¬TRCVICTLR.EXLEVEL_NS_EL0	Non-Secure EL0	
	¬TRCVICTLR.EXLEVEL_NS_EL1	Non-Secure EL1	
	<ul> <li>¬TRCVICTLR.EXLEVEL_S_EL2</li> <li>¬TRCVICTLR.EXLEVEL_S_EL3</li> <li>¬TRCVICTLR.EXLEVEL_NS_EL0</li> <li>¬TRCVICTLR.EXLEVEL_NS_EL1</li> <li>¬TRCVICTLR.EXLEVEL_NS_EL2</li> </ul>	Non-Secure EL2	

#### D6.8.2 ViewInst start/stop function filtering

 $I_{PJQSC}$  The ViewInst start/stop function is useful when the requirement is to trace a particular piece of code with all the functions that the piece of code calls.

The ViewInst start/stop function uses the Single Address Comparators and the PE Comparator Inputs to define start points and stop points.

A start point is any of the following:

- The instruction address which matches a Single Address Comparator selected for the ViewInst start/stop function using TRCVISSCTLR.START.
- The instruction address which matches a PE Comparator selected for the ViewInst start/stop function using TRCVIPCSSCTLR.START.

A stop point is any of the following:

### Chapter D6. Trace Unit D6.8. Filtering trace generation

- The instruction address which matches a Single Address Comparator selected for the ViewInst start/stop function using TRCVISSCTLR.STOP.
- The instruction address which matches a PE Comparator selected for the ViewInst start/stop function using TRCVIPCSSCTLR.STOP.

Multiple start points can be selected. Multiple stop points can be selected.

- $R_{MVDJT}$  When a start point is encountered, the ViewInst start/stop function becomes active for the instruction at the start point.
- R<sub>CDFBP</sub> When a stop point is encountered, the ViewInst start/stop function becomes inactive immediately after the instruction at the stop point.
- R<sub>LMQPR</sub> When the ViewInst start/stop function causes ViewInst to become active, the trace unit traces the instruction at the start address.
- R<sub>BWXLS</sub> When the ViewInst start/stop function causes ViewInst to become inactive, the trace unit traces up to and including the instruction at the stop address.
- R<sub>XHFYQ</sub> While a ViewInst start/stop function start address is the same as a stop address, the behavior of the ViewInst start/stop function is UNPREDICTABLE.
- R<sub>KCYTR</sub> The ViewInst start/stop function part of the ViewInst function is expressed as the following equations:

TRCVICTLR.SSSTATUS<sub>i+1</sub> =  $S_i \land \neg \text{Stop}_i$  (D6.17)  $S_i = \text{TRCVICTLR.SSSTATUS}_i \lor \text{Start}_i$  (D6.18)

(D6.19)

#### If TRCIDR4.NUMPC == 0b0000 then

$$Start_{i} = \sum_{n} (SAC[n] \land TRCVISSCTLR.START[n])$$
(D6.20)

$$Stop_{i} = \sum_{n}^{n} (SAC[n] \land TRCVISSCTLR.STOP[n])$$
(D6.21)

If TRCIDR4.NUMPC != 0b0000 then

$$Start_{i} = \sum_{n} (SAC[n] \land TRCVISSCTLR.START[n]) \lor \sum_{m} (PECMP[m] \land TRCVIPCSSCTLR.START[m])$$
(D6.22)

$$Stop_{i} = \sum_{n} (SAC[n] \land TRCVISSCTLR.STOP[n])$$
  
$$\lor \sum_{m} (PECMP[m] \land TRCVIPCSSCTLR.STOP[m])$$
(D6.23)

 $R_{MVFYN}$  The following have no effect on the ViewInst start/stop function:

- Exceptional occurrences.
- Execution in Debug state.
- Execution in a Trace Prohibited region.
- A trace unit buffer overflow.

R<sub>GRSVY</sub> When disabling the trace unit, the ViewInst start/stop function becomes static and retains its state until the trace unit is enabled again.

If required, the state of the ViewInst start/stop function can be changed while the trace unit is disabled.

$S_{\rm XMMLP}$	TRCVICTLR.SSSTATUS, TRCVISSCTLR and TRCVIPCSSCTLR, if implemented, must be programmed with an initial state when the trace unit is programmed before a trace session.
$R_{HYLDM}$	If an implementation makes speculation visible to the trace unit, the ViewInst start/stop function behaves as if no speculation has occurred. That is, when the instruction at a start or stop point is executed speculatively and is later canceled, the ViewInst start/stop function behaves as if the instruction at the start or stop point was not executed.
R <sub>bzsxr</sub>	When the trace unit becomes disabled and there are instructions at start points or stop points which are still speculative, the behavior of the ViewInst start/stop function is IMPLEMENTATION DEFINED and one of the following:
	<ul> <li>The ViewInst start/stop function behaves as if the instructions at the start points or stop points were incorrectly speculated. That is, the trace unit behaves as if those start points and stop points did not occur.</li> <li>The ViewInst start/stop function behaves as if the instructions at the start points or stop points were correctly speculated. That is, the trace unit updates the state of the ViewInst start/stop function as if those start points and stop points occurred.</li> </ul>
$R_{\rm HMKSZ}$	When mis-speculation occurs and the PE returns to a point in execution before the trace unit was enabled, the ViewInst start/stop function reverts to the state it was in when the trace unit became enabled.
R <sub>cyqzv</sub>	When a transaction failure occurs the ViewInst start/stop function reverts back to the state to point immediately after the TSTART instruction for the outer transaction.
	This is the value of TRCVICTLR.SSSTATUS <sub>i</sub> for the instruction block that contains the TSTART instruction for the outer transaction.
$R_{ZBTPF}$	When a transaction failure causes the PE to return to a point in execution before the trace unit was enabled, the ViewInst start/stop function reverts to the state it was in when the trace unit became enabled.
$R_{LRBDC}$	When the trace unit becomes disabled and the PE is executing in Transactional state, the behavior of the ViewInst start/stop function is IMPLEMENTATION DEFINED and one of the following:
	<ul> <li>The ViewInst start/stop function behaves as if the transaction failed. That is, the trace unit behaves as if those start points and stop points did not occur.</li> <li>The ViewInst start/stop function behaves as if the transaction was successful. That is, the trace unit updates the state of the ViewInst start/stop function as if those start points and stop points occurred.</li> </ul>
$R_{FFZDC}$	When tracing becomes prohibited and the PE is executing in Transactional state, the behavior of the ViewInst start/stop function is IMPLEMENTATION DEFINED and one of the following:
	<ul> <li>The ViewInst start/stop function behaves as if the transaction failed. That is, the trace unit behaves as if those start points and stop points did not occur.</li> <li>The ViewInst start/stop function behaves as if the transaction was successful. That is, the trace unit behaves as if those start points and stop points did occur.</li> <li>The ViewInst start/stop function uses the real resolution of the transaction, when that resolution is eventually known.</li> </ul>
$R_{\text{PBFMY}}$	When the state of the ViewInst start/stop function is changed by anything other than a direct write to TRCVICTLR, the PE considers the write to be an indirect write to TRCVICTLR.SSSTATUS.
	Note
	In many common usage scenarios, entry to a Trace Prohibited region or disabling of the trace unit does not occur while in a transaction.

#### Instruction blocks

R<sub>PTTKL</sub> When an instruction block that contains instructions at ViewInst start points and no instructions at ViewInst stop points is executed, the ViewInst start/stop function remains active for the entire instruction block.

#### Chapter D6. Trace Unit D6.8. Filtering trace generation

$R_{WJLMR}$	While the ViewInst start/stop function is active, when an instruction block is executed that contains at least one ViewInst stop address and no ViewInst start addresses, the ViewInst start/stop function remains active for the whole instruction block and becomes inactive for the next instruction block, unless the next instruction block contains a ViewInst start address.
$R_{\text{SMGJZ}}$	When an instruction block that contains at least one instruction at a ViewInst start point and at least one instruction at a ViewInst stop point is executed, the ViewInst start/stop function obeys the order of the start and stop points in the block, with the following consequences:
	<ul> <li>The ViewInst start/stop function is active for the whole of the instruction block.</li> <li>When the final instruction in the block at a ViewInst start or stop point is at a ViewInst start point, the ViewInst start/stop function is active for the next instruction block.</li> <li>When the final instruction in the block at a ViewInst start or stop point is at a ViewInst stop point, the ViewInst start/stop function is inactive for the next instruction block, unless the next block contains an instruction at a new ViewInst start point.</li> </ul>
R <sub>SFXZB</sub>	The trace analyzer ensures that for all of the <i>Single Address Comparators</i> (SACs) selected for ViewInst start points or stop points, any <i>Single Address Comparator</i> (SAC) programmed with a lower address than another SAC is a lower-numbered SAC than the other SAC. That is, the SACs contain addresses in address order.
I <sub>RYPMM</sub>	While the SACs selected for ViewInst do not contain addresses in address order, the behavior of the ViewInst start/stop function is UNPREDICTABLE.
$R_{ZLDKC}$	The trace analyzer ensures that for all of the PE Comparator Inputs selected for ViewInst start points or stop points, any PE comparator programmed with a lower address than another PE comparator is a lower-numbered PE comparator than the other PE comparator. That is, the PE comparators contain addresses in address order.
I <sub>cktwt</sub>	While the PE Comparator Inputs selected for ViewInst do not contain addresses in address order, the behavior of the ViewInst start/stop function is UNPREDICTABLE.

Note

If more than one instruction Address Comparator is programmed with the same instruction address, then programming one or more of those comparators as start comparators, and one or more as stop comparators, results in the following CONSTRAINED UNPREDICTABLE behavior of the ViewInst start/stop function:

- The ViewInst start/stop function is either active or inactive for the instruction at that address.
- The ViewInst start/stop function is either active or inactive after that instruction.

#### D6.8.3 ViewInst include/exclude function filtering

I<sub>NDYFG</sub>

The ViewInst include/exclude function is useful if:

- Specific ranges of instructions are required to be included in the trace.
- Specific ranges of instructions are required to be excluded from the trace.
- A combination of including and excluding instruction ranges is required.
- I<sub>LDDGL</sub> The ViewInst include/exclude function is comprised of two functions:

ViewInst include function	Includes one or more instruction address ranges
ViewInst exclude function	Excludes one or more instruction address ranges

There are between zero and eight instruction Address Range Comparators available for the ViewInst include/exclude

function. Some of these comparators can be selected for the ViewInst include function, and some for the ViewInst exclude function.

- S<sub>VNWYT</sub> For example, if all instructions in the address range from 0x00 to 0x2c are required, but no other instructions are required, an Address Range Comparator can be selected for the ViewInst include function and be programmed with these two addresses. All instructions that are in this address range, including those at the start and end addresses, are traced.
- I<sub>NKLJR</sub> The ViewInst include/exclude function differs from the ViewInst start/stop function in the following ways:
  - When the ViewInst start/stop function is used, the trace unit starts tracing on a specified start instruction address and stops tracing on a specified stop instruction address. However, if execution branches or jumps to an address between the start and stop points, without first accessing the instruction at the start address, then the instruction that it has branched or jumped to is not traced. Instructions in the start/stop range are only traced if the instruction at the start address is accessed, so that the trace unit is triggered to start tracing. When triggered, and as execution continues sequentially towards the stop address, all functions that the piece of code calls are traced.
  - When the ViewInst include/exclude function is used, for example by programming an Address Range Comparator with an include address range, then if execution branches or jumps to any instruction address anywhere in that range, that instruction is always traced. This is true regardless of whether the instruction at the start address has been accessed or not.

In addition, unlike the ViewInst start/stop function, as program execution continues through the address range towards the end address, no functions that the piece of code calls are traced.

R<sub>skzhh</sub>

The ViewInst include/exclude function part of the ViewInst function is expressed as the following equations:

$$I_{i} = \text{Include}_{i} \land \neg \text{Exclude}_{i}$$
(D6.24)  

$$\text{Include}_{i} = \sum_{n} (\text{ARC}[n] \land \text{TRCVIIECTLR.INCLUDE}[n]) \lor \prod_{n} \neg \text{TRCVIIECTLR.INCLUDE}[n]$$
(D6.25)  

$$\text{Exclude}_{i} = \sum_{n} (\text{ARC}[n] \land \text{TRCVIIECTLR.EXCLUDE}[n])$$
(D6.26)

#### D6.8.3.1 Instruction blocks

- R<sub>RNPWD</sub> When an instruction in an instruction block is included to be traced by the ViewInst include/exclude function, the ViewInst include/exclude function includes all of the instruction block.
- R<sub>PLCQJ</sub> When an instruction block contains at least one instruction excluded by the ViewInst include/exclude function, and only when all the instructions in the instruction block are excluded, the ViewInst include/exclude function excludes the instruction block.
- I a block of instructions is not entirely covered by at least one individual *Address Range Comparator* (ARC) selected by TRCVIIECTLR.EXCLUDE, it is CONSTRAINED UNPREDICTABLE whether the block is excluded or not. This applies even if other *Address Range Comparators* (ARCs) selected by TRCVIIECTLR.EXCLUDE cover the rest of the block.

#### D6.8.4 Guidelines for interpreting the ViewInst function result

 $I_{TCGMV}$  The result of the ViewInst function is either:

High

Indicates that instructions being executed must be traced

Low

It is expected that instructions being executed are not traced

If it is expected that instructions being executed are not traced, then there are occasions when it is permitted to trace some of those instructions. This section provides guidelines for when it is permitted to trace instructions that ViewInst indicates are not traced.

#### D6.8.4.1 When ViewInst transitions from low to high

- IGMYYCIf execution occurs while ViewInst is low, it is permitted for a trace unit to trace instructions in certain circumstances.See D6.8.4.2 Occasions when tracing instructions when ViewInst is low is permitted.
- $I_{RVCQT}$  Tracing of instructions is permitted while ViewInst is low, but if no instructions or *Exceptional occurrences* that occur are traced, then there is a discontinuity in the trace. When a discontinuity in the trace occurs, when ViewInst becomes high, a *Trace On element* must be generated.
- I<sub>YXGLK</sub> Any instructions that are executed while ViewInst is high must be traced.

#### D6.8.4.2 Occasions when tracing instructions when ViewInst is low is permitted

- **ETE** permits tracing of instructions when ViewInst is low, in the following scenarios:
  - When the instruction that ViewInst indicates is not to be traced is in the same instruction block as an instruction that ViewInst indicates must be traced. This is because the only way to trace the instruction that must be traced is to trace the whole instruction block.
  - When the instruction that ViewInst indicates is not to be traced is in an instruction block that precedes or follows an instruction block containing an instruction that ViewInst indicates must be traced.

An implementation always traces the instruction block that contains an instruction that must be traced. However, additional blocks of instructions might also be traced. This is more likely to occur when many instructions are executed in close proximity.

I\_CDLHBExcept for the scenarios that are mentioned, if the ViewInst function indicates that an instruction is not to be traced,<br/>then in general it is expected that it is not traced.



Figure D6.5: Example of close proximity

I FJMHL In the above diagram the instruction block 1 is in execution order before instruction block 2. The ViewInst calculation for the second block returns true, as indicated by the transition labeled (a). As ViewInst is true for this instruction block then all the instructions in this block must be traced, as indicated by the transition labeled (b). Instruction block 1 might be traced as it is in the same PE cycle as block 2, as indicated by the transition labeled (c).

#### D6.8.5 Rules for tracing Exceptional occurrences

R<sub>CGVJD</sub> When an *Exceptional occurrence* occurs, the *Exceptional occurrence* does not affect the comparators used by the ViewInst function, and none of the comparators used by the ViewInst function match.

 $I_{VFDMQ}$  The comparators used by the ViewInst function include the following:

- Single Address Comparators.
- Address Range Comparators.
- Context Identifier Comparators.
- Virtual Context Identifier Comparators.
- $I_{VFNZR}$  When an *Exception element* is traced, it might indicate execution of instructions up to a specified address. These instructions might have an impact on the comparators, but the *Exceptional occurrence* itself does not.

This means that when an *Exceptional occurrence* occurs, the ViewInst function does not indicate whether the *Exceptional occurrence* must be traced. However, it is useful to trace *Exceptional occurrences*, to determine why execution has departed from the normal program flow.

# Chapter D6. Trace Unit D6.8. Filtering trace generation

I <sub>BVGXZ</sub>	When an instruction executes or <i>Exceptional occurrence</i> occurs outside a Trace Prohibited region, the trace unit remembers whether the instruction or <i>Exceptional occurrence</i> was traced. The trace unit performs indirect writes to TRCRSR.TA to store this state. When an <i>Exceptional occurrence</i> occurs, the trace unit uses TRCRSR.TA to determine whether to trace the <i>Exceptional occurrence</i> .
R <sub>bfswz</sub>	When an instruction executes or <i>Exceptional occurrence</i> occurs outside a Trace Prohibited region and the instruction or <i>Exceptional occurrence</i> is traced, TRCRSR.TA is set to 0b1.
R <sub>mlttk</sub>	When an instruction executes or <i>Exceptional occurrence</i> occurs outside a Trace Prohibited region and the instruction or <i>Exceptional occurrence</i> is not traced, TRCRSR.TA is set to 0b0.
R <sub>cjtjm</sub>	When an instruction or <i>Exceptional occurrence</i> is canceled, TRCRSR.TA is set to the value of TRCRSR.TA immediately before the canceled instruction or <i>Exceptional occurrence</i> .
R <sub>dpmbq</sub>	When an <i>Exceptional occurrence</i> occurs and TRCRSR.TA is <b>Ob1</b> , the <i>Exceptional occurrence</i> is traced.
R <sub>bjqdp</sub>	While any of the following are true, TRCRSR.TA is unchanged by any execution:
	• The PE is in Debug state.

- The PE is in a Trace Prohibited region.
- R<sub>QZPJD</sub> When a trace unit buffer overflow occurs, the behavior of TRCRSR.TA is IMPLEMENTATION DEFINED and is one of the following:
  - TRCRSR.TA is set to Ob0.
  - TRCRSR.TA is set to the value of TRCRSR.TA for the most recent instruction or *Exceptional occurrence* before the trace unit buffer overflow occurred.

#### D6.8.6 Forced tracing of Exceptional occurrences

I <sub>MFQND</sub>	The trace unit can be programmed so that it always traces certain <i>Exceptional occurrences</i> , regardless of whether the instruction or <i>Exceptional occurrence</i> immediately before the <i>Exceptional occurrence</i> must be traced. This option is enabled by setting either or both:
	<ul> <li>TRCVICTLR.TRCERR to 0b1. This forces the trace unit to trace System Error exceptions regardless of the value of ViewInst.</li> <li>TRCVICTLR.TRCRESET to 0b1. This forces the trace unit to trace PE Resets regardless of the value of</li> </ul>
	ViewInst.
R <sub>sjxys</sub>	While the PE is executing in a Trace Prohibited region, forced tracing of System Error exceptions is inactive.
$R_{VLNMN}$	While the PE is not executing a Trace Prohibited region and forced tracing of System Error exceptions is enabled, forced tracing of System Error exceptions is active.
$R_{LTLBB}$	While forced tracing of System Error exceptions is active, when a System Error exception occurs, the trace unit generates an <i>Exception element</i> indicating a System Error exception, regardless of the value of ViewInst.
R <sub>NCXJN</sub>	While the PE is executing in a Trace Prohibited region, forced tracing of PE Resets is inactive, regardless of whether the PE Reset causes the PE to leave a Trace Prohibited region or not.
$R_{NQJNL}$	While the PE is not executing in a Trace Prohibited region, while forced tracing of PE Resets is enabled, forced tracing of PE Resets is active.
R <sub>gpksh</sub>	While forced tracing of PE Resets is active, when a PE Reset occurs, the trace unit generates an <i>Exception element</i> indicating a PE Reset, regardless of the value of ViewInst.
R <sub>bbbbt</sub>	While tracing is inactive, before an <i>Exception element</i> is generated due to forced tracing of either a PE Reset of a System Error exception, the trace unit generates a <i>Trace On element</i> and then a <i>Target Address element</i> .
I <sub>LXLKS</sub>	When an <i>Exception element</i> is generated as a result of forced tracing, the <i>Trace On element</i> generated before the <i>Exception element</i> indicates that tracing becomes active, and the <i>Target Address element</i> indicates where tracing becomes active.

#### Chapter D6. Trace Unit D6.8. Filtering trace generation

- R<sub>NZNDM</sub> When a System Error exception occurs and TRCRSR.TA is 0b0 and the exception is traced because forced tracing of System Error exceptions is enabled, then it is IMPLEMENTATION DEFINED whether TRCRSR.TA is set to 0b1 or remains at 0b0.
- R<sub>YFKGM</sub> When a PE Reset occurs and TRCRSR.TA is 0b0 and the PE Reset is traced because forced tracing of PE Resets is enabled, then it is IMPLEMENTATION DEFINED whether TRCRSR.TA is set to 0b1 or remains at 0b0.
- I GWHRM In scenarios where a System Error exception occurs at approximately the same time as an exit from a Trace Prohibited region, after all execution inside the Trace Prohibited region and before any instruction execution outside the Trace Prohibited region, it is UNPREDICTABLE whether the System Error exception is considered to have occurred inside or outside the Trace Prohibited region. It is also UNPREDICTABLE whether the forced tracing of System Error exceptions is active for this exception.

These scenarios do not include scenarios where the System Error exception caused the exit from a Trace Prohibited region, because the System Error exception occurred inside the Trace Prohibited region.

I<sub>JGVSY</sub> In scenarios where a System Error exception occurs at approximately the same time as an entry to a Trace Prohibited region, after all execution before the Trace Prohibited region and before any instruction execution inside the Trace Prohibited region, it is UNPREDICTABLE whether the System Error exception is considered to have occurred inside or outside the Trace Prohibited region. It is also UNPREDICTABLE whether the forced tracing of System Error exceptions is active for this exception.

These scenarios do not include scenarios where the System Error exception caused the entry to a Trace Prohibited region, because the System Error exception occurred outside the Trace Prohibited region.

- RTSVKN
   When a System Error exception occurs immediately after the PE exits a Trace Prohibited region and the System Error exception is traced, the preferred exception return address in the *Exception element* indicating the System Error exception does not include information about the Trace Prohibited region.
- In scenarios where a PE Reset occurs at approximately the same time as an exit from a Trace Prohibited region, after all execution inside the Trace Prohibited region and before any instruction execution outside the Trace Prohibited region, it is UNPREDICTABLE whether the PE Reset is considered to have occurred inside or outside the Trace Prohibited region. It is UNPREDICTABLE whether the forced tracing of PE Resets is active for this PE Reset.

These scenarios do not include scenarios where the PE Reset caused the exit from a Trace Prohibited region, because the PE Reset occurred inside the Trace Prohibited region.

In scenarios where a PE Reset occurs at approximately the same time as an entry to a Trace Prohibited region, after all execution before the Trace Prohibited region and before any instruction execution inside the Trace Prohibited region, it is UNPREDICTABLE whether the PE Reset is considered to have occurred inside or outside the Trace Prohibited region. It is UNPREDICTABLE whether the forced tracing of PE Resets is active for this PE Reset.

These scenarios do not include scenarios where the PE Reset caused the entry to a Trace Prohibited region, because the PE Reset occurred outside the Trace Prohibited region.

R<sub>NRNFS</sub> When a PE Reset occurs immediately after the PE exits a Trace Prohibited region and the PE Reset is traced, the preferred exception return address in the *Exception element* indicating the PE Reset does not include information about the Trace Prohibited region.

### D6.9 Element Generation

#### D6.9.1 Trace Info Element Generation

R<sub>TFORM</sub> When a trace protocol synchronization request is serviced, the trace unit generates a *Trace Info element*.

Note

There is no requirement to generate a new *Trace Info element* every time that ViewInst becomes active. This is because, despite the discontinuity in the trace that is caused by the filtering, the programming of the trace remains the same.

- $R_{WJJNK}$  While the PE is in Transactional state and the trace unit has previously generated a *Transaction Start element* for this transaction, when a *Trace Info element* is generated, the trace unit sets the Transactional state indicator in the *Trace Info element* to 0b1.
- R<sub>WMXVM</sub> While the PE is not in Transactional state, or the PE is in Transactional state but the trace unit has not generated a *Transaction Start element* for this transaction, when a *Trace Info element* is generated, the trace unit sets the Transactional state indicator in the *Trace Info element* to 0b0.
- R<sub>QMTSR</sub> When the trace unit generates the first *Trace Info element* after an *Overflow element*, the Transactional state indicator is set to 0b0.
- R<sub>CRPJZ</sub> When an *Overflow element* is generated, before any subsequent *PO elements* indicating execution in Transactional state are traced, the trace unit generates a new *Transaction Start element*, even if a *Transaction Start element* has previously been traced for this transaction prior to the *Overflow element*.

#### D6.9.2 Atom Element

When a PO instruction is taken, the trace unit generates one of the following: R<sub>XCJGD</sub> • An E Atom element. • A Source Address element. When a PO instruction is not taken, the trace unit generates one of the following: R<sub>SRYKV</sub> • An N Atom element. • Nothing. When a PO instruction is not taken and the trace unit does not generate an N Atom element, for all future not taken  $R_{TZZRH}$ P0 instructions until the next taken P0 instruction or Exceptional occurrence, the trace unit does not generate an N Atom element. When a P0 instruction is not taken and the trace unit does not generate an N Atom element, when an Exceptional R<sub>NZTGQ</sub> occurrence occurs before the next taken P0 instruction, the trace unit generates an Exception element. When a PO instruction is not taken and the trace unit does not generate an N Atom element, when no Exceptional R<sub>FWCOR</sub> occurrence occurs before the next taken P0 instruction, the trace unit generates a Source Address element for the next taken P0 instruction. When a PO instruction is not taken and the trace unit does not generate an N Atom element, and the PO instruction R<sub>NTMMM</sub> is subsequently mispredicted, the trace unit generates a Source Address element and does not generate a Mispredict element.

R<sub>ZRYPK</sub> The trace unit generates *Atom elements* in the program order in which they occur, and the trace protocol encode and decode process maintains this order.

I <sub>tgqnb</sub>	For conditional branch instructions, an E <i>Atom element</i> indicates that the instruction passed its condition code check, and an N <i>Atom element</i> indicates that the instruction failed its condition code check, although a trace unit might use a <i>Mispredict element</i> to modify the <i>Atom element</i> .
I <sub>bxbnq</sub>	The trace unit might trace unconditional P0 instructions using an E Atom element or an N Atom element.
R <sub>rnynv</sub>	When an unconditional <i>P0 instruction</i> is traced using an N <i>Atom element</i> , the trace unit generates either a <i>Mispredict element</i> or a <i>Cancel element</i> to correct the N <i>Atom element</i> .
$R_{\rm LMDZV}$	When an ISB instruction does not pass the condition code check, and the ISB instruction does not perform a Context synchronization event, the trace unit treats the ISB instruction as a not taken instruction.
$R_{\rm NZPLB}$	When an ISB instruction does not pass the condition code check, and the ISB instruction performs a Context synchronization event, the trace unit treats the ISB instruction as a taken instruction.
R <sub>CPFBS</sub>	When an ISB instruction passes the condition code check, the trace unit treats the ISB instruction as a taken instruction.
	Note
	For an ISB instruction, a trace analyzer must not infer the value of the PSTATE condition flags from an <i>Atom element</i> .
R <sub>qbgxj</sub>	It is IMPLEMENTATION DEFINED whether the trace unit classifies wFI, WFIT, WFE, and WFET instructions as <i>P0 instructions</i> . When WFI, WFIT, WFE, and WFET are classified as <i>P0 instructions</i> , execution of these instructions generates an <i>Atom element</i> . See D6.2.4 <i>Low-power state</i> and TRCIDR2.WFXMODE.
$R_{\rm HJHHV}$	When wFI, WFIT, WFE, and WFET instructions are classified as <i>P0 instructions</i> and a conditional WFE or WFI instruction is executed, if the instruction passes its condition code check then an E <i>Atom element</i> is generated.
R <sub>BMXDT</sub>	When wFI, WFIT, WFE, and WFET instructions are classified as <i>P0 instructions</i> and a conditional WFE or WFI instruction is executed, if the instruction fails its condition code check then either an E <i>Atom element</i> or an N <i>Atom element</i> is generated.
	Note
	For a WFI, WFIT, WFE, or WFET instruction which is classified as a <i>P0 instruction</i> , a trace analyzer must not infer the value of the PSTATE condition flags from an E <i>Atom element</i> .
I <sub>pzrct</sub>	<i>P0 instructions</i> that fail or are predicted to fail their condition code check either generate an Undefined Instruction exception or are executed as a NOP, if the instruction is also UNDEFINED.
R <sub>YCRVD</sub>	When a <i>P0 instruction</i> fails or is predicted to fail its condition code check, and the <i>P0 instruction</i> is executed as a NOP, the trace unit generates an N <i>Atom element</i> for the <i>P0 instruction</i> .
R <sub>tsqgh</sub>	When a <i>P0 instruction</i> fails or is predicted to fail its condition code check, and the <i>P0 instruction</i> generates an Undefined Instruction exception, the trace unit does not generate an <i>Atom element</i> for the instruction and generates an <i>Exception element</i> instead. The preferred exception return address for the generated <i>Exception element</i> is the undefined instruction, which indicates that the instruction did not execute.
R <sub>NQPPX</sub>	The trace unit generates all <i>Atom elements</i> speculatively, and explicitly resolves or cancels each <i>Atom element</i> by generating <i>Commit elements</i> or <i>Cancel elements</i> .
т	A trace analyzer can infer execution from an Atom alament, but only after the Atom alament has been resolved by a

- INGJYBA trace analyzer can infer execution from an Atom element, but only after the Atom element has been resolved by a<br/>Commit element.
- S<sub>MFDNZ</sub> For taken direct *P0 instructions*, a trace analyzer must infer the target address and instruction set of the instruction from the opcode in the program image.

S<sub>TJSRY</sub> If a taken direct *P0 instruction* is from a branch broadcasting region, the trace analyzer does not need to infer the target address and instruction set because this is explicitly traced using a *Target Address element*.

#### D6.9.3 Exception Element

R<sub>QHRVX</sub> When an *Exceptional occurrence* occurs, if the *Exceptional occurrence* is required to be traced, the trace unit generates an *Exception element*.

#### R<sub>LYYMG</sub> The trace unit generates *Exception elements* in program order relative to other *P0 elements*.

- IPCMYTTo be consistent with the rules for generating Target Address elements, under the following scenarios the trace unit<br/>must generate a Target Address element before an Exception element, unless the Target Address element would be<br/>removed due to a return stack match:
  - The *Exceptional occurrence* is taken from the target of a taken indirect *P0 instruction*.
  - The *Exceptional occurrence* is taken from the target of a taken direct *P0 instruction* in a branch broadcasting region.
  - The Exceptional occurrence is taken from the target of another Exception element.
- R<sub>XGXKK</sub> When an *Exceptional occurrence* occurs, if the *Context information* changes at the target of the *P0 element* preceding the *Exceptional occurrence*, then the trace unit generates a *Context element* before the *Exception element*. The *Context element* provides *Context information* about the address and context where the *Exceptional occurrence* was taken from.
- $I_{CMRCN}$  An invalid address is one where bits [63:P] are not all zeros or all ones, where P is defined as the maximum virtual address size supported by the PE.

# R<sub>RJCBT</sub> When the PE attempts to execute an instruction at an invalid address and the trace unit generates an *Exception element*, the preferred exception return address in the *Exception element* indicates one of the following:

- The full 64-bit invalid address.
- Any other invalid address, with address bits [P-1:0] the same as the full invalid address.
- IGYJKBArm recommends that when the PE attempts to execute an instruction at an invalid address and the trace unit<br/>generates an *Exception element*, the preferred exception return address in the *Exception element* indicates the full<br/>64-bit invalid address.

#### D6.9.4 Source Address Element

- R<sub>DCHPQ</sub> When a *P0 instruction* which must be traced is not taken and the trace unit does not generate an N *Atom element*, then when a subsequent *P0 instruction* is taken, the trace unit generates a *Source Address element*.
- $I_{KDTRV}$  A trace unit can generate a *Source Address element* to imply that at least one instruction has been executed, including a taken *P0 instruction*.
- $\mathbb{R}_{WVBQW}$  When the trace unit generates a *Source Address element* to imply that a taken *P0 instruction* has been executed, the address associated with the *Source Address element* is the virtual address of the taken *P0 instruction*.

#### D6.9.5 Q Element

- $\mathbb{R}_{\text{FZTZP}}$  A trace unit can generate a *Q* element to imply that at least one instruction has been executed, possibly including *P0 instructions*.
- $\mathbb{R}_{WHLPS}$  When a *Q* element is generated, the trace unit generates a *Target Address element* that indicates where execution is to continue after all the instructions that are implied by the *Q* element have been executed.
- R<sub>MNWCK</sub> When a *Q* element is generated and the last instruction implied by the *Q* element is a *P0* instruction, the trace unit generates a *Target Address element* that indicates the target of the *P0* instruction.

- $\mathbb{R}_{BJLRS}$  When a *Q* element is generated and the last instruction implied by the *Q* element is not a *P0* instruction, the trace unit generates a *Target Address element* that indicates the instruction address immediately following the last instruction that is implied by the *Q* element.
- $\mathbb{R}_{\text{FPHFM}}$  When the PE leaves a region where *Q* elements are permitted, either by a *P0 instruction* or by sequential execution out of the region, and a *Q* element implies the execution of the last instruction in the region, the *Q* element does not imply any more instructions after the last instruction in the region.
- $\mathbb{R}_{DTWYZ}$  When the PE enters a region where *Q* elements are permitted, either by a *P0 instruction* or by an *Exceptional* occurrence, the trace unit traces the *P0 instruction* or *Exceptional occurrence* using elements other than *Q* elements.

#### Note

Although the trace unit does not trace with Q elements a P0 instruction or Exceptional occurrence that causes the PE to enter a region where Q elements are permitted, any subsequent instructions in the region where Qelements are permitted might be traced using Q elements.

- $I_{YRZWY}$  When the PE enters by sequential execution a region where *Q* elements are permitted, any instructions that are executed since the last *P0* element outside the permitted region might be traced using a *Q* element. These instructions can always be inferred unambiguously from the *Q* element.
- R<sub>SJSGX</sub> When the PE enters by sequential execution a region where *Q* elements are permitted, and *P0 instructions* executed since the last *P0 element* outside the permitted region are traced by a *Q* element, the *Q* element does not indicate execution of any *P0 instructions* outside the permitted region.

#### D6.9.6 Event Element

- R<sub>WJPTB</sub> The trace unit generates *Event elements* independently of ViewInst.
- R<sub>KKLYB</sub> While TRCEVENTCTL1R.INSTEN<n> is 0b1 and the resource event selected by TRCEVENTCTL0R.EVENT<n> is active, while trace generation is operative, the trace unit generates an *Event element* <n> on each PE clock cycle.
- R<sub>SPYTT</sub> When an *Event element* is generated between two *P0 elements* or at the same time as a *P0 element* that follows another, the trace unit inserts the *Event element* after the first *P0 element* but before the *P0 element* that is an IMPLEMENTATION DEFINED number of *P0 elements* after the first *P0 element*.
- $I_{XLJKP}$  Arm recommends that the IMPLEMENTATION DEFINED number of *P0 elements* is less than or equal to the number of *P0 elements* the PE can process simultaneously.
- R<sub>SHYMY</sub> While trace generation is inoperative due to a trace unit buffer overflow, when a programmed ETEEvent <n> occurs, the trace unit generates at least one *Event element* <n> before it generates the *Overflow element* corresponding to the trace unit buffer overflow.

#### D6.9.7 Cancel Element Generation

R<sub>HYCXR</sub> When one or more *P0 elements* are canceled, the trace unit generates a *Cancel element*.

- R<sub>GKDYR</sub> The trace unit generates *Cancel elements* in execution order relative to *P0 elements*.
- R<sub>KDTVX</sub> When a *Cancel element* causes execution to return to a point in the program flow that is not adjacent to a *P0 instruction*, the trace unit generates an *Exception element* that indicates which instructions were executed up to that point in the program flow before it generates any *P0 elements*.

#### D6.9.8 Commit Element Generation

$R_{QNLYJ}$	When one or more traced P0 elements are resolved for execution, the trace unit generates a Commit element.
I <sub>MDSCN</sub>	An Atom element might be be corrected using a Mispredict element after it has been resolved.
R <sub>mnxtw</sub>	The trace unit never generates more speculative P0 elements than the maximum speculation depth of the trace unit.
R <sub>XXFBC</sub>	When trace generation becomes inoperative due to the trace unit being disabled, the trace unit outputs any <i>Commit elements</i> which have not been output.
I <sub>BNLZT</sub>	If cycle counting is enabled some <i>Commit elements</i> have <i>Cycle Count elements</i> associated with them, that provide counts of processor clock cycles. The cycle count values given in <i>Cycle Count elements</i> can be used to obtain a cumulative count.
R <sub>zhwdd</sub>	Commit elements with associated Cycle Count elements cannot be merged with later Commit elements.
I <sub>psftd</sub>	For more information, see D2.4.1 Cycle Count Element.

#### D6.9.9 Transaction Start

R<sub>DGRTZ</sub> When the PE enters an outer transaction, before the first instruction is traced, the trace unit generates a *Transaction Start element*.

IQLEXNCA Transaction Start element is not required for each Trace On element if the instructions are all part of the same outer transaction.

# R<sub>TWNQP</sub> When the PE leaves Transactional state and a *Transaction Start element* was generated for the transaction, the trace unit traces the result of the transaction using one of the following:

- A *Transaction Commit element*, if the transaction was successful.
- A Transaction Failure element, if the transaction failed.
- A Cancel element which cancels the Transaction Start element.
- $I_{GWZDH}$  The trace element stream only indicates that the PE is in Transactional state. It does not indicate the transactional nesting depth.

#### D6.9.10 Transaction Commit

- R<sub>BGMKL</sub> When the PE exits Transactional state successfully, and a *Transaction Start element* was generated for the transaction, the trace unit generates a *Transaction Commit element*.
- R<sub>PCKKS</sub> When a *Transaction Commit element* is generated, the trace unit traces the *Transaction Commit element* after the *P0 element* which is generated before the TCOMMIT instruction, and before the next *Transaction Start element* is traced.
- ICQLEV
   Arm recommends that the *Transaction Commit element* is generated and output as soon as possible after the PE leaves Transactional state.

#### Note

These rules mean that a *Transaction Commit element* is permitted to be output later than the *P0 element* which implies execution of the TCOMMIT instruction.

The TCOMMIT instruction is not a *P0 instruction*. This means that the *Transaction Commit element* might be traced before the *P0 element* which implies execution of the TCOMMIT instruction.

#### D6.9.11 Transaction Failure

R <sub>MHBCG</sub>	When a transaction failure occurs, and a <i>Transaction Start element</i> was generated for the transaction, the trace unit generates a <i>Transaction Failure element</i> .
R <sub>XQSPC</sub>	When the PE enters a Trace Prohibited region and is in Transactional state, and a <i>Transaction Start element</i> was generated for the transaction, the trace unit generates a <i>Transaction Failure element</i> .
$R_{\rm ZJXHP}$	When the trace unit becomes disabled and the PE is in Transactional state, and a <i>Transaction Start element</i> was generated for the transaction, the trace unit generates a <i>Transaction Failure element</i> .
$R_{\rm YTKLN}$	When a trace unit buffer overflow occurs and the PE is in Transactional state, and a <i>Transaction Start element</i> was generated for the transaction, the trace unit generates a <i>Transaction Failure element</i> .
I <sub>dlkjr</sub>	A Transaction Failure element is encoded as an Exception packet with a type of Transaction Failure.
I <sub>fbfdb</sub>	When a Transaction Failure element is generated, the following behavior applies:
	<ul> <li>The target address and target context of the previous <i>P0 element</i> might be UNKNOWN.</li> <li>If there are no <i>P0 elements</i> between a <i>Trace On element</i> and the <i>Transaction Failure element</i>, the initial address and context after the previous <i>Trace On element</i> might be UNKNOWN.</li> </ul>

R<sub>QWGXL</sub> When a PE Reset occurs and the PE is in Transactional state, and a *Transaction Start element* was generated for the transaction, the trace unit generates a *Transaction Failure element*.

#### Note

A Transaction Failure element caused by a PE Reset might be traced using any of the following:

- 1. A single Exception packet with TYPE indicating PE Reset. This packet can imply the *Transaction Failure element*.
- 1. An Exception packet with TYPE indicating Transaction Failure.
- 2. An Exception packet with TYPE indicating PE Reset, if the PE Reset is required to be traced.

#### D6.9.12 Context Element

R<sub>BDFDO</sub> The trace unit generates a *Context element* in the following situations:

- While tracing is active, when any of the *Context information* changes, prior to any *P0 element* which indicates execution from the new context.
- After a *Trace Info element* is generated due to a non-periodic trace protocol synchronization request, and prior to any *P0 element*.
- After a *Trace Info element* is generated due to a periodic trace protocol synchronization request.
- When mis-speculation results in an incorrect *Context element* being output, prior to any *P0 element* which indicates execution from the correct context.
- $R_{JNXJT}$  While Virtual context identifier tracing is enabled and TRFCR\_EL2.CX disallows the tracing of the Virtual context identifier, when the trace unit generates a *Context element*, the Virtual context identifier in the *Context element* has the value 0x0.
- I<sub>TBJPL</sub> A *Context element* might also be output at other points, which might include after all Context synchronization events, or at any other point at which the *Context information* changes.
- R<sub>MKKZN</sub> If the highest implemented Exception level is using AArch64, the Context identifier value is the value of CONTEXTIDR\_EL1.
- I<sub>WXVHT</sub> Some of the *Context information* might change at points other than at Context synchronization events. These changes occur when system instructions are used to change a piece of *Context information*, including:
  - Writes to the current CONTEXTIDR\_EL1.
  - Writes to the CONTEXTIDR\_EL2.

- Changes from Secure to Non-secure state without using an exception return.
- Changes in Exception level other than via an exception or an exception return.

R<sub>HXNXF</sub>

When a system instruction writes to a system register and the *Context information* changes, the trace unit generates a *Context element* containing the new context value, after the *P0 element* prior to the system instruction but before the *P0 element* following a Context synchronization event after the system instruction.

#### Note

If the *Context element* is output before the first *P0 element* after the system instruction, this might imply that some instructions before the system instruction were executed with the new context. This is acceptable because the code which changes the context is usually executed in a state where it does not matter whether the old or new context values are used.

- $\mathbb{I}_{\text{WTSTB}}$  If the PE takes an exception after performing a write to a system register that changes the context, but a *P0 element* has not been generated since the write, then a *Context element* indicating the new context is not required to be output before the *Exception element*. This is because no instructions or *Exceptional occurrences* are indicated to have been executed from the new context. A *Context element* indicating the new context must be generated after the *Exception element* if the *Exceptional occurrence* is a Context synchronization event. If the *Exceptional occurrence* changes the context, then the *Context element* must indicate the new context. This might happen if, for example, the Security state changes.
- R<sub>HTYGF</sub> When a PE Reset occurs, until the relevant PE registers are updated, the trace unit traces the Context identifier and Virtual context identifier as zero.
- $I_{KTPVJ}$  A trace unit is not required to generate a *Context element* if tracing becomes inactive before any instructions are executed in the new context.
- $I_{QWSVJ}$  Additional *Context elements* might be output by a trace unit in some scenarios, but these must only be output where they do no affect the analysis of the trace element stream. Such a scenario might include when a change in the *Context information* is incorrectly speculated and a subsequent *Context element* corrects the value of a previous incorrect *Context element*. Arm recommends that the generation of additional unnecessary *Context elements* is minimized to ensure trace bandwidth is minimized.

#### D6.9.13 Target Address Element

- R<sub>HLRZJ</sub> When the trace analyzer cannot infer the address or instruction set from the trace, the trace unit generates a *Target Address element*.
- I<sub>FRTGM</sub> Occasions when the trace analyzer might not be able to infer the address or instruction set from previous trace include:
  - At the target of an indirect P0 instruction which is taken.
  - At the target of a direct *P0 instruction* which is taken in a branch broadcasting region, see TRCBBCTLR for more information.
  - At the target of an *Exceptional occurrence*.
  - At the target of an Transaction Failure element.
  - When mis-speculation occurs and the address cannot be inferred.
  - After a *Q* element is generated.
- R<sub>ZRYSN</sub> When the trace analyzer cannot infer the address or instruction set from the trace, the trace unit generates the resulting *Target Address element* before the next *P0 element*, unless any of the following are true:
  - The Target Address element can be omitted because of a return stack match.
  - Tracing is inactive at the target of the P0 instruction or Exceptional occurrence.
  - A transaction failure occurs and tracing is inactive at the target of the transaction failure.

When non-periodic trace protocol synchronization occurs, the trace unit generates a <i>Target Address element</i> after the <i>Trace Info element</i> and <i>Trace On element</i> corresponding to the non-periodic trace protocol synchronization, and before the next <i>P0 element</i> is generated.
When periodic trace protocol synchronization occurs, after the corresponding <i>Trace Info element</i> has been generated, the trace unit generates a <i>Target Address element</i> containing the address of the target of the most recent <i>P0 element</i> before the <i>Target Address element</i> .
When non-periodic trace protocol synchronization occurs, the <i>Target Address element</i> does not need to indicate the target of the most recent <i>P0 element</i> , since tracing might not become active at the target of a <i>P0 element</i> .
When periodic trace protocol synchronization occurs, the <i>Target Address element</i> needs to indicate the target of the most recent <i>P0 element</i> , since tracing is continuing from that <i>P0 element</i> . Furthermore, the <i>Target Address element</i> might indicate the target of a <i>P0 element</i> from before the <i>Trace Info element</i> .
When a <i>Trace On element</i> is generated, the trace unit generates a <i>Target Address element</i> before the next <i>P0 element</i> .
Typically, a <i>Target Address element</i> is required after an <i>Exception element</i> to indicate the target of the <i>Exceptional occurrence</i> , since a trace analyzer is not usually able to infer the target of an <i>Exceptional occurrence</i> .
In some scenarios, an <i>Exception element</i> might be generated in the trace where the <i>Exceptional occurrence</i> target address is the next sequential instruction from the last instruction before the <i>Exceptional occurrence</i> . This behavior depends on many factors and might only occur for IMPLEMENTATION DEFINED <i>Exceptional occurrences</i> . If an <i>Exceptional occurrence</i> is taken to the next sequential instruction, the trace unit is not required to output a <i>Target Address element</i> indicating the target address of the <i>Exceptional occurrence</i> because this can be inferred from the previous execution.
A trace analyzer needs both a <i>Target Address element</i> and a <i>Context element</i> before it can determine the instruction set in use, because the <i>Target Address element</i> provides the instruction set and the <i>Context element</i> provides information on whether the PE is in AArch32 or AArch64 state.
When a change of instruction set occurs that switches between AArch32 state and AArch64 state, the trace unit generates a <i>Context element</i> indicating the new state.
An invalid address is one where bits [63:P] are not all zeros or all ones, where P is defined as the maximum virtual address size supported by the PE.
When the PE attempts to execute an instruction at an invalid address and the trace unit generates a <i>Target Address element</i> , the <i>Target Address element</i> indicates one of the following:
<ul><li>The full 64-bit invalid address.</li><li>Any other invalid address, with address bits [P-1:0] the same as the full invalid address.</li></ul>
Arm recommends that when the PE attempts to execute an instruction at an invalid address and the trace unit generates a <i>Target Address element</i> , the <i>Target Address element</i> indicates the full 64-bit invalid address.
While tagged addresses are in use, the virtual address in the trace element stream does not include the tag and is the PC value, that is, depending on the state of the PE at the address, bits[63:56] are one of the following:
<ul><li>The sign-extension of bit[55].</li><li>Zero.</li></ul>
The Translation Control Registers, TCR_ELx, contain the TBI field for controlling whether to ignore the top byte of an address. If the current TBI field is changed from 0b0 to 0b1, and before the next Context synchronization event the PE takes an exception because of an invalid top address byte, the branch target address to the invalid address or the preferred exception return address of the <i>Exception element</i> might not contain the full invalid address and might contain the address with the top byte masked. Furthermore, the branch target address might be the invalid address and therefore might be different from the preferred exception return address. Trace analysis tools must be aware that if a branch target address is substantially different from a preferred exception return address.

- R<sub>HHKGB</sub> When a pointer authentication check fails and an exception is taken from the resulting invalid address, the preferred exception return address is one of the following:
  - The full 64-bit invalid address.
  - Any other invalid address, with address bits [P-1:0] the same as the full invalid address.
- I<sub>CRSTX</sub> Arm recommends that when a pointer authentication check fails and an exception is taken from the resulting invalid address, the preferred exception return address is the full 64-bit invalid address.
- R<sub>FSWRC</sub> The bottom bits of an address are ignored, in the following way:
  - Bits[1:0] of addresses that are used in A64 or A32 instructions are always traced as zero.
  - Bit[0] of addresses that are used in T32 instructions is always traced as zero.
- $I_{MDZJL}$  Additional *Target Address elements* might be output by a trace unit in some scenarios, but these must only be output where they do not affect the analysis of the trace element stream. These scenarios include, but are not limited to:
  - When an instruction address is incorrectly speculated, and a subsequent *Target Address element* corrects the value of a previous incorrect *Target Address element*.
  - When an instruction address can be inferred by the trace analyzer, for example for the target of a direct *P0 instruction*, but a *Target Address element* is output anyway with the same address.

Arm recommends that the generation of additional unnecessary *Target Address elements* is minimized to ensure trace bandwidth is minimized.

#### D6.9.14 Mispredict Element

- R<sub>YJCNT</sub> When the status of the last non-canceled *Atom element* has been changed by the PE, the trace unit generates a *Mispredict element*.
- R<sub>SCKBZ</sub> The trace unit only generates a *Mispredict element* to change the status of an *Atom element*.
- IXYDNPA trace unit might generate multiple Mispredict elements for the same Atom element. A trace analyzer must use<br/>each Mispredict element to determine the final status of the Atom element. For example, if an E Atom element has<br/>two Mispredict elements, the first Mispredict element indicates the Atom element is an N Atom element and the<br/>second Mispredict element indicates it is an E Atom element.
- I<sub>HVWCN</sub> If a PE mispredicts only the target address of a *P0 element* then it does not generate a *Mispredict element*.

The trace unit uses a *Target Address element* to correct the mispredicted target address. When analyzing a *Mispredict element*, any *Target Address elements* between the mispredicted *Atom element* and the *Mispredict element* must be discarded.

#### D6.9.15 Overflow Element

- R<sub>HRYKY</sub> When a trace unit buffer overflow occurs, after all trace elements that were generated prior to the trace unit buffer overflow are output, the trace unit outputs an *Overflow element*.
- R<sub>RPSPH</sub> When a trace unit buffer overflow occurs, and the trace unit is disabled after recovering from the trace unit buffer overflow, the trace unit outputs the corresponding *Overflow element* before the trace unit becomes idle.

#### D6.9.16 Timestamp Element

R<sub>YYWTR</sub> While TRCCONFIGR.TS is 0b1 and any of the following occur, a timestamp request occurs:

• The timestamp resource event occurs, as controlled by TRCTSCTLR.

- The trace unit generates a *Trace Info element*.
- The trace unit recovers from a trace unit buffer overflow.
- When not in a Trace Prohibited region and a Context synchronization event is caused by any of the following:
  - The PE takes an exception.
  - The PE returns from an exception.
  - An ISB instruction is executed.
- A trace unit flush is requested.

R<sub>CKNFV</sub> While TRCCONFIGR.TS is 0b1 and when not in a Trace Prohibited region, a timestamp request might occur when any of the following occur but do not cause a Context synchronization event:

- The PE takes an exception.
- The PE returns from an exception.
- An ISB instruction is executed.
- R<sub>NGXNQ</sub> The state of the ViewInst function does not affect whether a timestamp request occurs.
- R<sub>HZSYP</sub> When a timestamp request occurs and ViewInst is inactive, the timestamp request is permitted to be delayed until the first of the following occurs:
  - ViewInst becomes active.
  - An *Event element* is generated.
- $I_{WFXVV}$  There is no requirement for a *Timestamp element* to be generated in the trace element stream on each occasion that ViewInst becomes active.
- R<sub>RMSVV</sub> When a timestamp request occurs and is not ignored, the trace unit generates a *Timestamp element*.
- R<sub>DWCYP</sub> When a timestamp request occurs but the trace unit does not have the capacity to generate the *Timestamp element* immediately, then the generation of the *Timestamp element* is delayed until there is capacity.
- $I_{TQDHQ}$  A trace unit might not have the capacity to generate a *Timestamp element* for multiple reasons, including avoiding a trace unit buffer overflow. A delayed *Timestamp element* means that a timestamp value might not be the exact time of the incident that resulted in the timestamp request. A timestamp is only a time indicator inserted in the trace element stream somewhere near the time of the request.
- R<sub>XMJGY</sub> When a timestamp request occurs while in a Trace Prohibited region, then the generation of the *Timestamp element* is delayed until the PE leaves the Trace Prohibited region.
- R<sub>CWHHW</sub> When the first timestamp request occurs after trace generation becomes operative, the trace unit delays generation of the corresponding *Timestamp element* until after the trace unit has generated either a *PO element* or an *Event element*.
- I<sub>SDPZZ</sub> This is so that the timestamp value can correspond to the most recent of these elements.
- R<sub>SZNMB</sub> A timestamp request is permitted to be ignored if a previous timestamp request has not yet generated a *Timestamp element*, due to a delay in the generation.

R<sub>DWFTT</sub> A trace unit might ignore the second request of two successive timestamp requests if all of the following are true:

- The second request is not caused as a result of a trace protocol synchronization request.
- No PO elements or Event elements have been generated between the two requests.
- The timestamp value would be the same in both *Timestamp elements*.
- R<sub>ZMQLT</sub> While TRCCONFIGR.CCI is 0b1, each *Timestamp element* contains a cycle count that indicates the number of cycles between the previous *Cycle Count element* and the element with which the Timestamp is associated.

$R_{\rm MWJHD}$	The cycle count associated with a <i>Timestamp element</i> is different from the <i>Cycle Count element</i> in the following ways:
	<ul><li>The cycle count does not affect the cumulative cycle count.</li><li>The cycle count value can be zero.</li></ul>
I <sub>HTGCM</sub>	When the cycle count associated with a <i>Timestamp element</i> is zero, this indicates that no cycles passed between the previous <i>Cycle Count element</i> and the element with which the <i>Timestamp element</i> is associated.
	Note
	The cycle count associated with a <i>Timestamp element</i> is not a <i>Cycle Count element</i> , and therefore has no effect on the cycle counter.
$R_{\text{JNSWW}}$	When the trace unit is first enabled, while cycle counting is enabled, when a <i>Timestamp element</i> is generated before any <i>Cycle Count elements</i> , the <i>Timestamp element</i> reports the cycle count as UNKNOWN.
R <sub>NPYKS</sub>	When a <i>Timestamp element</i> is generated and the cycle counter has exceeded the maximum supported value, the <i>Timestamp element</i> reports the cycle count as UNKNOWN.
D6.9.17	Trace On Element
$R_{\rm LMLSN}$	When an instruction block is traced immediately after an instruction block was not traced or a trace unit buffer overflow occurred, the trace unit generates a Trace On element.
I <sub>gpqzw</sub>	When an <i>Exception element</i> indicating a PE Reset is traced, the preferred exception return address is UNKNOWN. Any instructions since the most recent unresolved <i>P0 element</i> are not traced. If ViewInst was active for these instructions, this is not considered a gap in the trace element stream and a <i>Trace On element</i> is not required.
	In some scenarios where mis-speculation occurs or instructions are canceled, after <i>Cancel elements</i> have been processed there might be <i>Trace On elements</i> in the trace element stream even though no trace discontinuity occurred in the architecturally-executed instruction trace. This typically only occurs when the trace is filtered using the

ViewInst function, which causes the *Trace On element* to be inserted.IMHEJETrace analyzers must be aware that these additional *Trace On elements* might be traced.

### D6.9.18 Cycle Count Element

 $\mathbb{R}_{\text{TYNZR}}$  The cycle counter has an IMPLEMENTATION DEFINED size of between 12 and 20 bits, as indicated by TRCIDR2.CCSIZE. The cycle counter therefore supports values from 1 to 2<sup>20</sup>-1.

R<sub>GWQGS</sub> While TRCCONFIGR.CCI is obl and the cycle count is equal to or greater than the value of TRCCCCTLR.THRESHOLD, when a Commit element is generated, a *Cycle Count element* request occurs.

RKJXDKWhile TRCCCCTLR.THRESHOLD is programmed with a value less than TRCIDR3.CCITMIN, the generation of<br/>*Cycle Count elements* is CONSTRAINED UNPREDICTABLE.

#### R<sub>GDTBW</sub> When a request for a *Cycle Count element* occurs, one of the following occurs:

- The trace unit generates a Cycle Count element immediately and before any future Commit element.
- The trace unit delays generation of the *Cycle Count element* until after one or more further *Commit elements* have been generated.

# I<sub>TCFRL</sub> Arm recommends that when a request for a Cycle Count element occurs, the Cycle Count element is generated immediately, and that Cycle Count element generation is only delayed in rare and non-repetitive circumstances.

- R<sub>BMVKB</sub> When a *Cycle Count element* is generated, the *Cycle Count element* contains the value of the cycle counter at the time the most recent *Commit element* was generated, and the cycle counter is reset to the number of cycles since the most recent *Commit element* was generated.
- $R_{PFZXK}$  A value of 0 indicates that the cycle count value is UNKNOWN.
- R<sub>YVWJW</sub> When the cycle counter exceeds the maximum supported value, the cycle count value is UNKNOWN.
- R<sub>YFMWB</sub> When the trace unit becomes enabled, an UNKNOWN cycle count value occurs for the first *Cycle Count element* generated.
- R<sub>HQKWH</sub> When a trace unit buffer overflow occurs, an UNKNOWN cycle count value occurs for the first *Cycle Count element* generated.

I<sub>PDBDY</sub> The first *Cycle Count element* after the PE clock has been restarted should have an UNKNOWN cycle count.

#### D6.9.19 Discard Element

R <sub>WDWGV</sub>	When trace generation becomes inoperative and any of the following are true, the trace unit generates a <i>Discard element</i> :
	• P0 elements have been generated but the trace unit is unable to output the resolution of those P0 elements.
	• A <i>Transaction Start element</i> has been generated and trace generation becomes inoperative before the transaction either succeeds or fails.
R <sub>fhqdx</sub>	When trace generation becomes inoperative due to the trace unit becoming disabled, and a <i>Discard element</i> is generated, the trace unit outputs the <i>Discard element</i> after all other elements.
R <sub>NSMJF</sub>	When a PE Reset occurs and any of the following are true, the trace unit generates a Discard element:
	• P0 elements have been generated but the trace unit is unable to output the resolution of those P0 elements.
	• A <i>Transaction Start element</i> has been generated and the PE Reset occurs before the transaction either succeeds or fails.
I <sub>skjsp</sub>	A trace unit might not generate a Discard element if no PO elements are speculative.
I <sub>TGXKV</sub>	A trace unit might generate a Discard element even if no PO elements are speculative.
R <sub>ctyfk</sub>	When a <i>Discard element</i> is generated, all uncommitted <i>P0 elements</i> are discarded, that is, the current speculation depth is set to zero.
I <sub>TYXLL</sub>	When a <i>Discard element</i> is generated, and a <i>Transaction Start element</i> has been traced but the transaction has not succeeded or failed, the trace unit does not indicate the resolution of the transaction.
R <sub>WXTQS</sub>	When a <i>Discard element</i> is generated and tracing subsequently becomes operative for the same transaction, the trace unit generates a new <i>Transaction Start element</i> before any <i>P0 elements</i> are generated for the transaction.

Chapter D6. Trace Unit D6.10. Trace unit features

### D6.10 Trace unit features

 $I_{BFHRC}$  The architecture defines a number of optional and mandatory features that are provided to modify the trace element stream to provide additional information to aid debugging. These features include the following:

- \*Q element\* regions.
- Branch broadcasting.
- Context identifier tracing.
- Cycle counting.
- Event trace.
- No overflow.
- PE Stalling and overflow avoidance.
- Timestamping.
- Virtual context identifier tracing.

For the optional features, the inclusion of these optional features is indicated in TRCIDR0-TRCIDR13.

#### D6.10.1 Branch broadcasting

 $I_{WLPLZ}$  The branch broadcasting feature forces the trace unit to explicitly trace the target addresses of taken direct *P0 instructions*. The target addresses are traced using *Target Address elements* in the instruction trace stream.

I<sub>DCYQT</sub> Branch broadcasting is enabled by performing both of the following actions:

- Setting TRCCONFIGR.BB to Ob1.
- Programming TRCBBCTLR to specify how branch broadcasting behaves. TRCBBCTLR selects Address Range Comparators to define when branch broadcasting is active, and selects the operating mode of branch broadcasting:
  - Branch broadcasting is active for all instructions inside the selected ranges. This is known as include mode.
  - Branch broadcasting is active for all instructions outside the selected ranges. This is known as exclude mode.
- $R_{MHYFV}$  When a direct *P0 instruction* for which branch broadcasting is active is taken, the trace unit generates a *Target Address element* to explicitly trace the target of the instruction, regardless of whether the *P0 instruction* is mispredicted.
- R<sub>VQTVR</sub> While branch broadcasting is enabled, while the return stack is enabled, the trace unit prioritizes branch broadcasting over the return stack, that is, the return stack does not match on the target of any instruction for which branch broadcasting is active.
- R<sub>XSVSX</sub> If TRCBBCTLR is not implemented, while branch broadcasting is enabled, branch broadcasting is active for all instructions.

#### D6.10.2 Q Regions

 I<sub>XFPKH</sub>
 *Q* elements are a optional feature, as indicated by TRCIDR0.QSUPP.

 I<sub>FSXRY</sub>
 The use of *Q* elements must be explicitly enabled if the trace unit is to use them.

 I<sub>CGQZJ</sub>
 While *Q* elements are enabled, the trace element stream might not contain enough information to determine the complete program flow, because some changes in flow might not be explicitly indicated.

# Chapter D6. Trace Unit D6.10. Trace unit features

- $I_{QLVSG}$  Arm recommends that *Q* elements are only used in cases where generating the full ETE instruction trace element stream might cause the performance of the PE being traced to degrade significantly.
- $I_{\text{TNPWC}}$  The use of *Q* elements degrades the information that can be extracted from the trace element stream. Arm recommends that *Q* element filtering, as indicated by TRCIDR0.QFILT, is also implemented.
- I<sub>CBKXZ</sub> If TRCQCTLR is implemented, the trace unit supports the ability to control when *Q* elements are permitted in the trace element stream using ARCs. The *Q* element filtering operates in either Exclude mode, or Include mode, selected by TRCQCTLR.MODE.
- $R_{DSFJZ}$  If *Q* elements are enabled and *Q* element filtering is in Include mode, the ARCs selected by TRCQCTLR.RANGE define where *Q* elements are permitted.
- $\mathbb{R}_{WXRDY}$  If *Q* elements are enabled and *Q* element filtering is in Exclude mode, the ARCs selected by TRCQCTLR.RANGE define where *Q* elements are not permitted.
- $\mathbb{R}_{RBPJF}$  When an instruction block contains at least one instruction where *Q* elements are permitted, the entire instruction block is permitted to generate *Q* elements.
- R<sub>NQSLS</sub> The following equation is calculated for each instruction block and defines when *Q* elements are permitted.

$$Q\_PERMITTED_{i} = \begin{cases} \sum_{n} ARC_{i}[n] \land TRCQCTLR.RANGE[n] & Include mode \\ \neg \sum_{n} ARC_{i}[n] \land TRCQCTLR.RANGE[n] & Exclude mode \end{cases}$$
(D6.27)

- R<sub>SGFHP</sub> While TRCCONFIGR.QE indicates that *Q* elements are disabled, the trace unit does not generate any *Q* elements.
- R<sub>CGHSK</sub> While TRCCONFIGR.QE indicates that *Q elements* are disabled, the trace unit is able to generate all of the elements required to trace the instruction sequence.

### D6.10.3 Cycle Counting

- $I_{MKQVC}$  The use of the cycle counting feature introduces *Cycle Count elements* into the trace element stream to indicate the passage of PE clock cycles.
- $I_{BMCMB}$  Counting the number of clock cycles the PE uses to perform a certain function can be useful as a way of measuring program performance, or for profiling the PE.

R<sub>JMLLY</sub> While cycle counting is enabled, the trace unit outputs Cycle Count packets that contain processor clock cycle count values.

L<sub>TVCCV</sub> Cycle Count elements are associated with Commit elements, so that when a Commit element is generated, a Cycle Count element might also be generated. Whether a Cycle Count element is generated when a Commit element is generated depends on what cycle count threshold has been specified when programming TRCCCCTLR.THRESHOLD.

When a *Commit element* is generated and the cycle count value is equal to or more than the threshold value, then a *Cycle Count element* is generated and a Cycle Count packet is output. The cycle count value that is contained in that packet is associated with the *Commit element* that triggered it.

- R<sub>BHYWB</sub> While cycle counting is enabled, and when a *Commit element* is generated and the cycle count value is greater than or equal to the threshold value that is programmed in TRCCCCTLR.THRESHOLD, the trace unit generates a *Cycle Count element*.
- ILFLCZ
   Also, because cycle counting is associated with *Commit elements*, a Cycle Count packet might imply the generation of *Commit elements*, and so in addition to the cycle count value, some Cycle Count packets also contain a value for the number of *Commit elements* that the trace unit has generated.
$I_{MWQNZ}$  The value of cycle count that is given in a new Cycle Count packet indicates the number of processor clock cycles between the new *Commit element* that the packet is associated with, and the most recent *Commit element* prior to the new *Commit element* that had a *Cycle Count element* associated with it.

This means that if there is a requirement for a cumulative cycle count total, the cycle count values from the successive Cycle Count packets can be added together to obtain this.

### D6.10.4 Timestamping

- I<sub>YVBBW</sub> The trace unit supports Timestamping, where a common global time value is inserted in to the trace stream. These timestamps may be used to correlate between multiple trace streams, including those from other PEs or other sources of trace. These timestamps may be used to determine the passage of time, for analysing performance.
- $I_{VFWQS}$  When timestamping is enabled, the trace unit inserts *Timestamp elements* in to the trace stream. Each Timestamping element indicates the time that a recent *P0 element* or *Event element* occurred, and can be used to accurately determine when that element occurred.
- I<sub>YFPDZ</sub> The time value included in *Timestamp elements* is selected by TRFCR\_EL1 and TRFCR\_EL2 and is one of:
  - Physical time, as seen by the generic timers in the PE.
  - Virtual time, as seen by the generic timers in the PE.
  - An IMPLEMENTATION DEFINED time value, often supplied by a CoreSight system.
- I<sub>CLZKR</sub> The insertion of *Timestamp elements* is controlled by TRCCONFIGR.TS and TRCTSCTLR.

### D6.10.5 Stalling the execution of the PE

- I<sub>MPBVQ</sub> The trace unit can be programmed to reduce the likelihood of a trace unit buffer overflow. If the trace unit is configured to support PE stalling, TRCIDR3.STALLCTL indicates that PE stalling is implemented and TRCIDR3.SYSSTALL indicates that PE stalling is permitted, then the execution of the PE can be slowed.
- $I_{\text{HPFQP}}$  It is permissible that the operation of the PE can be affected by the programming of the trace unit. The amount of intrusion and when stalling occurs is IMPLEMENTATION DEFINED. Additional stalling of the PE execution can be achieved by enabling this feature.
- $I_{VZSVK}$  Trace unit stalling of the PE is independent of the operation of the PE.
- R<sub>NVBGS</sub> PE operations which explicitly interact with the trace unit complete independently of the programming of the ability of the trace unit to stall the PE.
- R<sub>SCLVV</sub> The trace unit does not stall the PE while any of the following are true:
  - The trace unit is in the Disabled state.
  - The PE is executing in a Trace Prohibited region (see D6.6.6 Trace Prohibited regions).
  - The PE is in Debug State.
  - The PE does not allow stalling, that is, TRCIDR3.SYSSTALL == 0b0.
  - SelfHostedTraceEnabled() == FALSE and ExternalInvasiveDebugEnabled() == FALSE.
  - When TRCSTALLCTLR.ISTALL == Ob0 and TRCSTALLCTLR.NOOVERFLOW == Ob0.
  - Trace output is disabled.

#### $R_{RWTYJ}$ When all of the following are true, the trace unit is permitted to stall the PE:

- Stalling of the PE is not prohibited by  $R_{SCLVV}$ .
- TRCSTALLCTLR.ISTALL == Ob1.
- Any of the following are true:
  - TRCSTALLCTLR.NOOVERFLOW == Obl.
  - The available space in the internal storage of the trace unit is below the level indicated in TRCSTALLCTLR.LEVEL.

Otherwise, the trace unit does not stall the PE due to the stalling feature or no overflow feature.

- $R_{NVKXX}$  The trace unit does not indefinitely stall the operation of the PE.
- I<sub>XPRQJ</sub> In a multi-threaded processor, if the trace unit stalls a PE, Arm recommends that stalling or disruption of the processing of other PEs is minimized. In particular, if tracing of one or more PEs in a multi-threaded processor is enabled but tracing of other PEs in the multi-threaded processor is disabled, Arm recommends that if the PEs being traced are stalled by their respective trace units then the stall has minimal effect on the PEs which are not being traced.

 $I_{KBXXH}$  The levels indicated in TRCSTALLCTLR.LEVEL are the levels of intrusion allowed.

 $I_{ZRQBK}$  A summary of the stalling and no overflow scenarios is shown in Table D6.5, when TRCIDR3.STALLCTL == 0b1 and TRCIDR3.SYSSTALL == 0b1.

ISTALL	NOOVERFLOW	LEVEL	Description
0	0	Х	Stalling is disabled
0	1	Х	It is CONSTRAINED UNPREDICTABLE whether the no overflow feature is enabled or stalling is disabled
1	0	zero	Stalling is enabled at the minimum level
1	0	non-zero	Stalling is enabled and is based on the value in TRCSTALLCTLR.LEVEL
1	1	zero	The no overflow feature is enabled, preventing overflows
1	1	non-zero	The no overflow feature is enabled, preventing overflows, and TRCSTALLCTLR.LEVEL might cause stalling earlier than necessary to prevent overflows

#### Table D6.5: Summary of TRCSTALLCTLR stalling and no overflow features

### D6.10.6 No overflow

I<sub>DJCLX</sub> A trace unit might include an optional feature to prevent overflows, which is indicated by TRCIDR3.NOOVERFLOW.

R <sub>YSPHL</sub>	TRCSTALLCTLR.NOOVERFLOW controls the no overflow feature.
S <sub>BSPDF</sub>	Enabling the no overflow feature might have a significant impact on PE performance.
R <sub>LCGZJ</sub>	While the no overflow feature is enabled, and while the number or frequency of ETEEvents is below an IMPLE-MENTATION DEFINED threshold, the trace unit does not overflow.
R <sub>VHMZX</sub>	The threshold is greater than or equal to one of each numbered ETEEvent, for each trace session.
R <sub>mymkw</sub>	When TRCIDR3.SYSSTALL is <b>Ob0</b> the effective value of TRCSTALLCTLR.NOOVERFLOW is <b>Ob0</b> which means the no overflow feature is disabled.
$R_{\rm JYYLV}$	When TRCSTALLCTLR.ISTALL == 0b0 and TRCSTALLCTLR.NOOVERFLOW is 0b1, it is CONSTRAINED UNPREDICTABLE whether any stalling is disabled or whether the no overflow feature is enabled.

# D6.10.7 Event Trace

I<sub>GGMQT</sub> The ETE architecture supports the tracing of additional information in the trace stream. These are known as ETEEvents, also known as Event trace. The trace unit supports up to 4 ETEEvents. The generation of ETEEvents is controlled by selecting resources selectors. The occurrence of ETEEvents can be communicated in the following ways:

- To the system by D7.10 *External Outputs*.
- To the trace analyzer by D5.68 *Event Packet*.

## D6.10.8 Context identifier tracing

 $I_{RJJZW}$  The trace unit can be programmed to include information about the current execution context of the program being executed on the PE, including:

- The current process identifier, stored in CONTEXTIDR\_EL1. This is known as the Context identifier.
- The current virtual machine identifier, stored in CONTEXTIDR\_EL2. This is known as the *Virtual context identifier*.
- R<sub>GVMFG</sub> The trace unit supports tracing of the Context identifier, with TRCIDR2.CIDSIZE indicating a 32-bit Context identifier size.

## D6.10.9 Virtual context identifier tracing

- IVMGBJ
   Whether an implementation supports Virtual context identifier tracing is IMPLEMENTATION DEFINED. If it does, the trace unit can be programmed to output the identifier of a virtual machine that the PE is executing.
- IFDDXM This option is enabled by setting TRCCONFIGR.VMID to 0b1.
- R<sub>PTVYD</sub> If the PE implements EL2, the trace unit supports a 32-bit Virtual context identifier, with TRCIDR2.VMIDSIZE indicating a 32-bit Virtual context identifier size. The source of the Virtual context identifier is CONTEXTIDR\_EL2.PROCID.
- R<sub>BRDYF</sub> If the PE does not implement EL2, the trace unit does not support a Virtual context identifier, with TRCIDR2.VMIDSIZE indicating Virtual context identifier tracing is not supported.

Note

Previous trace architectures from Arm supported the ability to select the source of the Virtual context identifier. This specification does not support Virtual context identifier selection, and only permits CONTEXTIDR\_EL2.PROCID as the source of the Virtual context identifier. See TRCIDR2.VMIDOPT

for more details.

Chapter D6. Trace Unit D6.11. Compression

# D6.11 Compression

I<sub>WVBMT</sub> Additional compression of the trace byte stream is achieved by the following methods:

- Removing elements that can be implied by the trace analyzer:
  - Implying the existence of *Commit elements* based on the tracing of other elements.
  - Removing *Target Address elements* that can calculated by the trace analyzer by analysis of previous traced PE execution.
- Combining multiple elements together into a single packet:
  - Combining Atom elements into a single packet.
  - Combining Cancel elements and Mispredict elements into a single packet.

### D6.11.1 Implied commits

- IBTGGXThe ETE trace protocol provides mechanisms to minimize the amount of *Commit elements* which need to be<br/>explicitly output in the trace byte stream. When a *P0 element* is output in the trace byte stream, if the number of<br/>speculative *P0 elements* output exceeds TRCIDR8.MAXSPEC, then a *Commit element* is implied which resolves<br/>the oldest speculative *P0 element*. For more details on the packets which imply *Commit elements*, see Chapter D5<br/>*Protocol Description*.
- R<sub>YKLRM</sub> The trace unit does not generate commit packets for *Commit elements* that have been implied by the trace protocol.

# D6.11.2 Atom packing

I OMVNPThe ETE trace protocol provides packets which allow groups of consecutive Atom elements to be packed into<br/>a single trace packet. The diagram below shows the decision tree for generating the different formats of Atom<br/>packets.



### Figure D6.6: Atom packing

I<sub>XXSGS</sub> Cancel Packets can indicate a number of *Atom elements* as well as the *Cancel element*.

I<sub>KWWHP</sub> The Mispredict Packets can indicate a number of *Atom elements* as well as the *Mispredict element*.

## D6.11.3 Address Compression

# Chapter D6. Trace Unit D6.11. Compression

I <sub>lffcr</sub>	The trace unit can remove program addresses from the trace stream. The trace analyzer can infer the addresses from the program image and previous history.
	This includes the targets of direct P0 instructions, where the target address is encoded in the instruction itself.
$R_{SJPYH}$	The trace unit retains the <i>Address information</i> of up to the last three addresses that were explicitly output in the trace protocol, as contained in:
	<ul> <li>Target Address packets.</li> <li>Source Address packets.</li> <li>Exception packets.</li> <li>Transaction Failure packets.</li> <li>PE Reset packets.</li> <li>Q packets.</li> </ul>
I <sub>SXNYK</sub>	The explicitly output addresses that the trace unit retains are known as the address history buffer.
I <sub>lpyrk</sub>	For optimized trace protocol efficiency, Arm recommends that the address history buffer is three entries deep.
$R_{\rm LMHFW}$	When any of the following packets are generated, the trace unit pushes the address value and sub_isa to the address history buffer:
	<ul> <li>Target Address packet.</li> <li>Source Address packet.</li> <li>Q packet that implies a <i>Target Address element</i>.</li> </ul>
R <sub>CMCRT</sub>	When an Exception packet is generated, the trace unit pushes the preferred exception return address value and sub_isa to the address history buffer.
$R_{FPDFJ}$	When one of the following packets is generated with an UNKNOWN address, the trace unit pushes an address value of 0x0 and sub_isa of IS0 to the address history buffer.
	<ul><li>Transaction Failure packet.</li><li>PE Reset packet.</li></ul>
R <sub>bprdc</sub>	When a Target Address packet is generated, the trace unit uses the address history buffer to identify when a Target Address Exact Match packet can be used. When a Target Address Exact Match packet cannot be used, the most recent entry in the address history buffer is used for the Target Address packet selection.
$R_{\text{GWKFD}}$	When a Source Address packet is generated, the trace unit uses the address history buffer to identify when a Source Address Exact Match packet can be used. When a Source Address Exact Match packet cannot be used, the most recent entry in the address history buffer is used for the Source Address packet selection.
$R_{\rm YLXFK}$	When an Exception packet is generated, the trace unit uses the address history buffer to identify when an Exception Exact Match Address packet can be used. When an Exception Exact Match Address packet cannot be used, the most recent entry in the address history buffer is used for the Exception Address packet selection.
R <sub>YCMCG</sub>	When a Q packet is generated which implies a <i>Target Address element</i> , the trace unit uses the address history buffer to identify when a Q with Exact Match Address packet can be used. When a Q with Exact Match Address packet cannot be used, the most recent entry in the address history buffer is used for the Q Address packet selection.
$R_{\text{BTWGD}}$	When a Trace Info packet is generated, the trace unit sets all entries of the address history buffer to have an address value of 0x0 and sub_isa of ISO.

# D6.11.4 Return Stack Address Matching

 $I_{NHWVZ}$  The trace unit might contain the optional return stack function. The return stack operates when Branch with Link instructions or indirect *P0 instructions* are taken, and provides a mechanism to allow the trace unit to remove certain *Target Address elements* from the trace element stream. The trace analyzer maintains an independent copy of the return stack which is used to determine when *Target Address elements* have been removed and then infer the target of indirect *P0 instructions*.

# Chapter D6. Trace Unit D6.11. Compression

$R_{\rm HNDJJ}$	The depth of the return stack is IMPLEMENTATION DEFINED from 0 to 15 entries.
$I_{\rm BLYHW}$	For optimized trace protocol efficiency, Arm recommends the trace unit implements the return stack with at least 3 entries.
R <sub>HFCTC</sub>	While TRCCONFIGR.RS is Obl, when a Branch with Link instruction is predicted as taken and is traced, the trace unit pushes the following <i>Address information</i> to the return stack:
	<ul> <li>The instruction address + the instruction size, that is, the return address for the Branch with Link instruction.</li> <li>The sub_isa from the instruction set encoding (see D5.3.2 <i>Instruction set encoding</i>).</li> </ul>
R <sub>zkthk</sub>	When a return stack push occurs, all existing entries are shifted down one place on the return stack and the new entry is pushed to the top entry of the return stack.
R <sub>zsvdq</sub>	While the return stack is full, when a return stack push occurs, the oldest entry on the return stack is discarded.
$R_{FFXPW}$	When a Branch with Link instruction is predicted as taken and traced with an E <i>Atom element</i> , when a return stack push occurs, the trace unit pushes to the return stack, even if the prediction is incorrect and is subsequently corrected to an N <i>Atom element</i> .
R <sub>NYHFH</sub>	When a Branch with Link instruction is predicted as not taken and traced with an N <i>Atom element</i> , the trace unit does not push to the return stack, even if the prediction is incorrect and is subsequently corrected to an E <i>Atom element</i> .
R <sub>gvlkj</sub>	When a Branch with Link instruction is implied by a <i>Q element</i> , the trace unit does not push to the return stack.
R <sub>wrxcw</sub>	When a Branch with Link instruction is executed in a branch broadcasting region, the trace unit does not push to the return stack.
$R_{QHSBN}$	When an indirect <i>P0 instruction</i> is taken and traced, and the <i>Address information</i> in the resultant <i>Target Address element</i> matches the address and sub_isa on the top of the return stack, the trace unit performs a return stack pop.
R <sub>htkjs</sub>	When a return stack pop occurs, both of the following occur:
	<ul> <li>The trace unit discards the <i>Target Address element</i> that matches the address and sub_isa on the top of the return stack.</li> <li>The trace unit removes the top entry of the return stack, and shifts each older entry up one position.</li> </ul>
R <sub>wbcjg</sub>	When an indirect <i>P0 instruction</i> is implied by a <i>Q element</i> , the trace unit does not perform a return stack pop.
I <sub>bcwsq</sub>	When an indirect <i>P0 instruction</i> is taken, it is possible that the target address is predicted incorrectly by the PE.
R <sub>YMRGB</sub>	When the target address of a taken indirect <i>P0 instruction</i> is incorrectly predicted, and the incorrect target address is traced with a <i>Target Address element</i> , the trace unit corrects the incorrect address by generating a new <i>Target Address element</i> with the correct target address, and neither of the target addresses cause a return stack pop.
R <sub>GBHNP</sub>	When the target address of a taken indirect <i>P0 instruction</i> is incorrectly predicted, and the incorrect target address matches the top entry of the return stack, the trace unit subsequently generates a <i>Target Address element</i> with the correct target address, and neither of the target addresses cause a return stack pop.
R <sub>zccbs</sub>	When the final status of the <i>Atom element</i> corresponding to an indirect <i>P0 instruction</i> is E, including when one or more Mispredict elements change the status of the <i>Atom element</i> , the trace unit performs a return stack pop.
	Note
	A return stack push only occurs if the initial <i>Atom element</i> state for the Branch with Link instruction is E. Conversely, a return stack pop only occurs if the final <i>Atom element</i> state for the indirect <i>P0 instruction</i> is E.
R <sub>SLDXR</sub>	When an instruction that is both a Branch with Link instruction and an indirect <i>P0 instruction</i> is executed, the trace unit performs the following actions on the return stack, in order:
	<ol> <li>Determine whether a return stack push is possible and push if required.</li> <li>Determine whether a return stack pop is possible and pop if required.</li> </ol>
	Converse @ 2021 2022 Aver Limited on its officians. All visited recovered

Note
Some previous trace architectures from Arm use a different order of operations.
When any of the following occur, the trace unit discards the contents of the return stack:
<ul> <li>The trace unit generates a <i>Trace Info element</i>.</li> <li>The trace unit generates a <i>Trace On element</i>.</li> <li>The PE enters a branch broadcasting region.</li> </ul>
A trace unit might discard the contents of the return stack at any time.
When the return stack contents are discarded, there is no requirement for the trace analyzer to be aware that this discard operation has occurred. This is because even though the contents of the trace unit return stack are discarded, there are no adverse consequences if the contents of the trace analyzer return stack are retained, but never used.
After a <i>Trace Info element</i> , a <i>Target Address element</i> and a <i>Context element</i> are required but might not be generated immediately. If the <i>Target Address element</i> and the <i>Context element</i> are not generated before the next <i>P0 element</i> , then any Branch with Link instructions must not push on to the return stack until both the <i>Target Address element</i> and the <i>Context element</i> have been generated.

This restriction prevents the trace unit from performing return stack pushes for instructions that the trace analyzer cannot analyze, because it is not yet fully synchronized.

## D6.11.5 Timestamp Value Compression

IGYYNGThe trace analyzer maintains a copy of the last *Timestamp element* value broadcast. The *Timestamp element* value<br/>might be compressed relative to the last value and only the bits that have changed need to be encoded.

R<sub>GPGQQ</sub> When a Trace Info packet is generated, the trace unit sets its maintained value of the last *Timestamp element* to zero, and when the trace unit generates a subsequent Timestamp packet the value is compressed relative to this new zero value. This means that the first Timestamp packet after a Trace Info packet contains all non-zero bits of the Timestamp value.

# Chapter D7 **Resources**

I<sub>PKCDG</sub> The ETE architecture has a number of resources that can be used to be provide advanced filtering functionality.

Chapter D7. Resources D7.1. Resource operation

# D7.1 Resource operation

 $R_{PWBZK}$  The resources operate in one of the following states:

**Running** All the resources are active.

Pausing The resources are progressing to the Paused state.

Paused All the resources are static and inactive except for External Input Selectors.



Figure D7.1: Resources operation

I <sub>hwyyk</sub>	As described in D6.2 System Behaviors, the trace unit can be disabled by either:
	<ul> <li>Setting TRCPRGCTLR.EN to 0b0.</li> <li>Locking the OS Lock, by setting OSLAR_EL1.OSLK to 0b1.</li> </ul>
$R_{JLLVN}$	While the resources are in the Running state, and when any of the following are occur, the resources enter the Pausing state:
	<ul> <li>The trace unit becomes disabled.</li> <li>The trace unit enters the low-power state.</li> <li>The <i>Processing Element</i> (PE) begins executing in a Trace Prohibited region.</li> </ul>
$R_{\rm YWDVJ}$	While the resources are in the Pausing state, the resources enter the Paused state in finite time.
R <sub>lyfdt</sub>	While the trace unit is in the Paused state, when all of the following are true, the resources enter the Running state:
	<ul><li>The trace unit is enabled.</li><li>The trace unit is not in the low-power state.</li><li>The PE is not executing in a Trace Prohibited region.</li></ul>
$R_{TMPZZ}$	A trace unit buffer overflow has no impact on the behavior of the resources.
D7.1.1	Behavior of the resources while in the Running state

S<sub>JVYQP</sub> The time taken for the resources to operate might vary between different trace unit implementations.

## D7.1.2 Behavior of the resources while in the Pausing state

$R_{RDCGC}$	When the resources enter the Pausing state, the resources perform the following procedure:
	1. All resources, except for the Sequencer and any Counters, are driven low as inputs to the Resource Selector logic. The Counters and the Sequencer behave as normal.
	2. The states that the inputs were at before they were driven low are propagated through the Resource Selector logic.
	3. The states of the Counters and the Sequencer are propagated through the Resource Selector logic one more time. That is, the states of the Counters and the Sequencer are propagated through the Resource Selector logic for the length of time that it takes for the state of a resource to be propagated through the Resource Selector logic.
	4. The resources enter the Paused state.
I <sub>lgwrk</sub>	The procedure that the resources perform when the resources are in the Pausing state has the result that, for resource events that are activated by a resource that is not a Counter or a Sequencer, no activity is lost, because all those resource events are updated.
I <sub>CQNGN</sub>	When Counter and Sequencer states are propagated back as resources, so that a loop is created, then the following are true:
	• If a Counter at zero resource is being used to activate either the Sequencer or a Counter, then that Counter at zero resource might be propagating through the Resource Selector logic at the time when the procedure ends. In this case, the Sequencer state resource or other Counter at zero resource that is activated by that Counter at zero resource might be lost.
	• If a Sequencer state resource is being used to activate a Counter, then that Sequencer state resource might be propagating through the Resource Selector logic at the time when the procedure ends. In this case, the Counter at zero resource that is activated by that Sequencer state resource might be lost.
I <sub>brzxy</sub>	When the trace unit becomes disabled, the behavior of the resources in the Pausing state ensures that the programmers model provides a consistent view of the state of the trace unit resources. That is, with regard to the Counters and the Sequencer, the following are true:
	• If the state of the Sequencer is selected to be propagated back as a resource, then the view of the Sequencer as a resource event and the view of the Sequencer resource state each show the same Sequencer state.
	• If the state of a Counter is propagated back as a resource, then the view of the Counter as a resource event and the view of the Counter resource state each show the same Counter state. The Counter state might be either of the following:
	<ul><li>The Counter is at zero.</li><li>The Counter is not at zero.</li></ul>
D7.1.3	Behavior of the resources while in the Paused state
I <sub>YXKSQ</sub>	The behavior of the resources when the PE enters the low-power state or a Trace Prohibited region differs from other trace architectures defined by Arm.
$R_{\rm FHYQW}$	While the resources are in the Paused state and the trace unit is not disabled, the resources do not lose resource events that are in transition, except those permitted when moving through the Pausing state of the resources. See D7.1.2 <i>Behavior of the resources while in the Pausing state</i> for details on the resource events that are permitted to

- IWhile the resources are in the Paused state, the resources might not observe resource events that are in transitionuntil after the resources leave the Paused state.
- $R_{YWQNQ}$  While the resources are in the Paused state, the resources remain in the state they are in.

be lost when in the Pausing state.

#### Chapter D7. Resources D7.1. Resource operation

While the resources are in the Paused state, the trace unit drives all External Outputs low. R<sub>BQSMN</sub>

When the trace unit becomes disabled and the resources enter the Paused state, and not before, the trace unit might R<sub>MVZYP</sub> set TRCSTATR.PMSTABLE to Ob1.

 $\mathsf{R}_{\mathsf{RWNTS}}$ 

While TRCSTATR.PMSTABLE is set to 0b1, all resources and resource events remain in a quiescent state.

Note

The behavior of the External Input Selectors is detailed in D7.11.1 Operation while in Paused state.

# D7.1.4 Behavior of resources on a Trace synchronization event

R<sub>RFSRY</sub>

When the following resources have finished calculations for all instructions prior to the previous Context synchronization event, a Trace synchronization event completes:

- Address Comparators.
- Context Identifier Comparators.
- Virtual Context Identifier Comparators.
- Single-shot Comparator Controls.

# D7.2 Resource organization

 $I_{NJLRF}$  There are 2 types of resources:

- Precise resources.
- Imprecise resources.
- I\_JCKLLEach resources has a current state, which is output as a *Resource state*. The Resource state is selected by ResourceSelectors, and then used by various trace unit functions as a *Resource event*, see Figure D7.2.



Figure D7.2: Resources organization

## D7.2.1 Precise Resources

- IQSPKY The precise resources are used in the evaluation of the ViewInst include/exclude function and the ViewInst start/stop function.
- R<sub>WNGDH</sub> The trace unit evaluates the precise resources for each instruction block. See D6.6.4 *Instruction Block* for more details.
- R<sub>NFDCZ</sub> The trace unit maintains execution order of the precise resources.



Figure D7.3: Precise Resource Path

# D7.2.2 Imprecise Resources





# D7.3 Selecting a resource or a pair of resources

	Conviriable 2021 2022 Arm Limited or its affiliates. All rights recorved
$S_{\rm MSHWC}$	Resource Selectors can be used in pairs or used individually. When a pair of Resource Selectors is used, a Boolean function can be applied to the outputs of the combination of selected resources. See Figure D7.6.
I <sub>TQVKS</sub>	TRCIDR4.NUMRSPAIR indicates how many pairs of Resource Selectors are implemented.
R <sub>SXSQT</sub>	While the resources are in the Running state, Resource Selector 1 provides a TRUE result.
R <sub>NRSGN</sub>	Resource Selector 0 always provides a FALSE result.
R <sub>QDJVV</sub>	Each Resource Selector uses one of the 30 TRCRSCTLR <n> registers. The trace unit implements Resource Selectors in pairs, so that a maximum of 15 programmable pairs can be implemented.</n>
I <sub>brqfw</sub>	A resource is selected by using a Resource Selector.

## Chapter D7. Resources

D7.3. Selecting a resource or a pair of resources

R<sub>wzvdq</sub>

While TRCRSCTLR<n>.SELECT[m] is 0b1, the Resource Selector selects the Resource Number m of the group selected by TRCRSCTLR<n>.GROUP as described in Table D7.1.

Group	<b>Resource Number</b>	Resource
0b0000	0-3	External Input Selectors 0-3
	4-15	RESERVED
0b0001	0-7	PE Comparator Inputs 0-7
	8-15	RESERVED
0b0010	0	Counter 0 at zero
	1	Counter 1 at zero
	2	Counter 2 at zero
	3	Counter 3 at zero
	4	Sequencer state 0
	5	Sequencer state 1
	6	Sequencer state 2
	7	Sequencer state 3
	8-15	RESERVED
0b0011	0-7	Single-shot Comparator Control 0-7
	8-15	RESERVED
0b0100	0-15	Single Address Comparator 0-15
0b0101	0-7	Address Range Comparator 0-7
	8-15	RESERVED
0b0110	0-7	Context Identifier Comparator 0-7
	8-15	RESERVED
0b0111	0-7	Virtual Context Identifier Comparator 0-7
	8-15	RESERVED
Oblxxx	0-15	RESERVED

#### Table D7.1: Resource grouping

R<sub>HVNQG</sub> While TRCRSCTLR<n>.INV is set to 0b0 and one or more resources in a group are selected, when any of the outputs of the selected resources are high, the Resource Selector fires.

R<sub>WFGMY</sub> While TRCRSCTLR<n>.INV is set to 0b1, when none of the outputs of the selected resources are high, the Resource Selector fires.



Figure D7.5: A Resource Selector

# D7.3.1 A Resource Selector pair

- IDLRMJThe Resource Selectors are arranged in pairs, and the result of each of a pair of Resource Selectors can be combined<br/>using a boolean function and used to drive other resources and events in the trace unit.
- $R_{KTNJM}$  For each TRCRSCTLR<n> register which is the lower register for a pair of Resource Selectors, the TRCRSCTLR<n> register has the TRCRSCTLR<n>.PAIRINV field.
- I<sub>QKTSJ</sub> For example:
  - TRCRSCTLR2 and TRCRSCTLR3 constitute a Resource Selector pair. In this case:
    - TRCRSCTLR2 is the lower register.
    - TRCRSCTLR2.PAIRINV optionally inverts the result of the Boolean function that is applied to the outputs of the combination of selected resources.
    - TRCRSCTLR3 is the upper register.
    - TRCRSCTLR3.PAIRINV is RES0.

This means that, when a Resource Selector pair is used, the following scenario is possible:

- One TRCRSCTLR<n> might select only one resource within the group.
- The other TRCRSCTLR<n> might select more than one resource from the group, so that the result is a logical OR of the selected resources.
- A Boolean function, for example a logical AND, might be applied to the outputs of the combination of selected resources.
- The result of that Boolean function might be inverted by using PAIRINV. Figure D7.6 shows this.

#### Chapter D7. Resources D7.3. Selecting a resource or a pair of resources

 $I_{LPJXK}$  In Figure D7.6, the Boolean function is selected by using the INV field for each Resource Selector, with the PAIRINV field for each Resource Selector pair, see Table D7.2.



Figure D7.6: A Resource Selector pair

### Table D7.2: Selecting a boolean function

Function	<b>Resource A INV</b>	<b>Resource B INV</b>	PAIRINV
$\mathbf{A}\wedge\mathbf{B}$	0d0	0d0	060
$\neg A \vee \neg B$	0b0	0Ъ0	0b1
RESERVED	0b0	0b1	0b0
$\neg A \vee B$	0b0	0b1	0b1
$\neg A \wedge B$	0b1	0b0	000
RESERVED	0b1	0b0	0b1
$\neg A \wedge \neg B$	0b1	0b1	0d0
$A \lor B$	0b1	0b1	0b1

# **D7.4 Address comparators**

- I\_LGGVGAn ETE trace unit provides between 0 and 16 Single Address Comparators (SACs) that each compare the instruction<br/>address with a user-programmed value.
- R<sub>YCRNP</sub> The trace unit implements SACs in pairs, so that a trace unit implementation contains an even number of SACs.
- I<sub>MNTCY</sub> TRCIDR4.NUMACPAIRS indicates how many pairs of SACs are implemented.
- R<sub>YMVDZ</sub> When the PE executes instructions in Debug state, Address Comparators do not match.
- R<sub>YPWLR</sub> When the PE executes instructions in a Trace Prohibited region, Address Comparators do not match.
- $I_{RFTWJ}$  Address Comparators might match in failed transactions.
- $I_{WDJPG}$  Address Comparators might match on speculative execution.

## D7.4.1 Single Address Comparators

ISSHHTA Single Address Comparator (SAC) can be used in the following ways:

- As inputs to the ViewInst start/stop function in the ViewInst function (see D6.8.2 *ViewInst start/stop function filtering*).
- As an individual resource.
- The comparator can be programmed so that, whenever the PE is in Non-secure state, the comparator only matches in certain Exception levels.
- The comparator can be programmed so that, whenever the PE is in Secure state, the comparator only matches in certain Exception levels.
- R<sub>DKCFF</sub> An SAC only matches on Exception levels and Security states as indicated by TRCACATR<n>.

	∫¬TRCACATRn.EXLEVEL_S_EL0	Secure EL0	
	│¬TRCACATRn.EXLEVEL_S_EL0 ¬TRCACATRn.EXLEVEL_S_EL1	Secure EL1	
	¬TRCACATRn.EXLEVEL_S_EL2	Secure EL2	
$SAC\_EL_i[n] = \cdot$	¬TRCACATRn.EXLEVEL_S_EL3 ¬TRCACATRn.EXLEVEL_NS_EL0 ¬TRCACATRn.EXLEVEL_NS_EL1	EL3	(D7.1)
	¬TRCACATRn.EXLEVEL_NS_EL0	Non-Secure EL0	
	¬TRCACATRn.EXLEVEL_NS_EL1	Non-Secure EL1	
	¬TRCACATRn.EXLEVEL_NS_EL2	Non-Secure EL2	

 $\label{eq:R_QFNSK} R_{\text{QFNSK}} \qquad \mbox{An SAC only matches on the context indicated by TRCACATR<n>.CONTEXT and TRCACATR<n>.CONTEXTTYPE. \end{tabular}$ 

m = TRCACATRn.CONTEXT	(D7.2)
type = TRCACATRn.CONTEXTTYPE	(D7.3)

$SAC\_CONTEXT_i[n] = \langle$	$\begin{cases} 1 \\ CIDCOMP[m] \\ VMIDCOMP[m] \\ CIDCOMP[m] \land \\ VMIDCOMP[m] \end{cases}$	type is 0 type is 1 type is 2 type is 3	(D7.4)
	VMIDCOMP[m]	type is 3	

 $R_{PYMZV}$  When an instruction is executed, and the address of the lowest byte of the instruction exactly matches the programmed address of an SAC, the SAC matches.

 $SAC_ADDR_i[n] = (ThisInstrAddr()_i \equiv TRCACVRn.ADDRESS)$  (D7.5)

I<sub>SPFXX</sub> For example, for a 4-byte instruction at address 0x1000:

- The lowest byte of the instruction is at 0x1000.
- The second byte of the instruction is at 0x1001.
- The third byte of the instruction is at 0x1002.
- The highest byte of the instruction is at 0x1003.

If an SAC is programmed with 0x1000, then it always matches on that instruction at address 0x1000.

 $I_{JZXFJ}$  It is IMPLEMENTATION DEFINED whether an SAC matches when its programmed address matches any byte of an instruction which is not the lowest byte of the instruction.

IVSESS The Arm architecture supports disabling IT instructions on more than one subsequent instruction, using the ITD bits in the SCTLR, HSCTLR, and SCTLR\_EL1 System registers. If any of the ITD bits are set to 0b1 and are affecting IT operation, and a SAC is programmed to match on the address of the instruction that is immediately after an IT instruction, when the instruction immediately after the IT instruction is executed it is CONSTRAINED UNPREDICTABLE whether that comparator matches.

- S<sub>TFYFT</sub> If any of the ITD bits are set to 0b1, Arm recommends that a SAC is programmed to match on the address of the IT instruction, instead of the instruction immediately after the IT instruction.
- S<sub>MLDYK</sub> To avoid unexpected behavior from an SAC, Arm recommends that the SAC is always programmed with an address that is for the lowest byte of an instruction.
- Image: Image:
- S<sub>FPTHL</sub> Arm recommends that a SAC is programmed to match on the address of the MOVPREX instruction, instead of the instruction immediately after the MOVPREX instruction.
- I<sub>TBNTJ</sub> The operation of a SAC is as follows:

$$SAC_{i}[n] = \begin{cases} 0 & When Prohibited \\ 0 & When in Debug State \\ SAC_ADDR_{i}[n] \land SAC\_EL_{i}[n] \land SAC\_CONTEXT_{i}[n] \\ Otherwise \end{cases}$$
(D7.6)

## D7.4.2 Address Range Comparators

IPairs of SACs are arranged to form one Address Range Comparator (ARC). An ARC is programmed with an<br/>address range, so that whenever any address in that range is accessed, the ARC matches. A trace unit contains<br/>between zero and eight Address Range Comparators (ARCs). ARCs can be used in the following ways:

- Selected for the ViewInst include/exclude function in the ViewInst function (see D6.8.3 *ViewInst include/exclude function filtering*).
- As individual resources.

An ARC is programmed by programming the SACs as follows:

- The first SAC is programmed with the start address of the instruction range.
- The second SAC is programmed with the end address of the instruction range.

# Chapter D7. Resources D7.4. Address comparators

- S<sub>WFSPV</sub> The address that the second SAC is programmed with must be greater than or equal to the address that the first SAC is programmed with, that is, the end address must be greater than or equal to the start address.
- R<sub>MXCGD</sub> While the start address of an ARC is greater than the end address, the behavior of the ARC is CONSTRAINED UNPREDICTABLE, that is, at any time the ARC might do either of the following:
  - Match.
  - Not match.
- R<sub>XYJLC</sub> While the TRCACATR<n> registers for the SACs in an ARC are programmed to different values, the behavior of the ARC is CONSTRAINED UNPREDICTABLE.
- R<sub>LLQPL</sub> While an ARC is programmed with an instruction address range, when the PE executes an instruction at an address in the following range, the ARC matches:

$$ARC\_ADDR_i[n/2] = (ThisInstrAddr()_i \ge start\_address) \land (ThisInstrAddr()_i \le end\_address)$$
(D7.9)

- R<sub>YYXSQ</sub> When an instruction is executed, and the address of the lowest byte of the instruction is within the programmed address range of an ARC, the ARC matches.
- $I_{RPFWZ}$  When an instruction is executed and the programmed address range of an ARC contains addresses for one or more bytes of the instruction, but does not contain the address for the lowest byte of the instruction, it is IMPLEMENTATION SPECIFIC whether the ARC matches.
- I<sub>RZFPT</sub> For example, for a 4-byte instruction at address 0x1000:
  - The lowest byte of the instruction is at 0x1000.
  - The second byte of the instruction is at 0x1001.
  - The third byte of the instruction is at 0x1002.
  - The highest byte of the instruction is at 0x1003.

If the programmed address range contains 0x1000, then the ARC always matches. However, if the programmed address range starts at either 0x1001, 0x1002, or 0x1003, then it is IMPLEMENTATION SPECIFIC whether the ARC matches.

- S<sub>HSFTQ</sub> To avoid unexpected behavior from an ARC, Arm recommends that the ARC is always programmed with an address range that starts with an address for the lowest byte of an instruction.
- IVRRHSThe Arm architecture supports disabling IT instructions on more than one subsequent instruction, using the ITD<br/>bits in the SCTLR, HSCTLR, and SCTLR\_EL1 System registers. If any of the ITD bits are set to 0b1 and are<br/>affecting IT operation, and an ARC is programmed to include the address of the instruction that is immediately<br/>after an IT instruction but not include the IT instruction, when the instruction immediately after the IT instruction is<br/>executed then it is CONSTRAINED UNPREDICTABLE whether that comparator matches.
- $S_{DMHQH}$  If any of the ITD bits are set to 0b1, Arm recommends that an ARC is programmed to include both the IT instruction and the instruction immediately after the IT instruction.
- IPBKPJ
   When the instruction immediately after a MOVPREX instruction is executed, if an ARC is programmed to include the address of the instruction that is after the MOVPREX instruction but not the MOVPREX instruction, then it is CONSTRAINED UNPREDICTABLE whether that comparator matches.
- S<sub>HVTHL</sub> Arm recommends that an ARC is programmed to include both the MOVPRFX instruction and the instruction immediately after the MOVPRFX instruction.

# Chapter D7. Resources D7.4. Address comparators

It might be possible for multiple matches to occur simultaneously. The definition of when matches occur simultaneously is IMPLEMENTATION SPECIFIC, and might vary because of runtime conditions. However, an example of when multiple matches might occur simultaneously is when multiple instructions are observed in the same processor clock cycle, so that multiple comparisons take place with each address in the programmed range. In this case, either or both of the following might occur:

- An address in the range is matched more than once.
- More than one address in the range is matched simultaneously.

R<sub>HMYMX</sub> When multiple ARC matches occur simultaneously for one ARC, both of the following are true:

- The ARC signals a match at least once.
- The ARC does not signal more matches than the number of instructions that are executed with an address that matches an address in the programmed range.

#### I<sub>CTBDN</sub> Each ARC can be used with one, or a combination of, the following:

- A Context Identifier Comparator.
- A Virtual Context Identifier Comparator.

R<sub>TMCJX</sub> An ARC only matches on Exception levels and Security states as indicated by TRCACATR<2n>.

	∫¬TRCACATR<2n>.EXLEVEL_S_EL0	Secure EL0	
	¬TRCACATR<2n>.EXLEVEL_S_EL1	Secure EL1	
	$\neg$ TRCACATR<2n>.EXLEVEL_S_EL2	Secure EL2	
$\operatorname{ARC\_EL}_{i}[n] = \cdot$	¬TRCACATR<2n>.EXLEVEL_S_EL3	EL3	(D7.10)
	¬TRCACATR<2n>.EXLEVEL_S_EL3 ¬TRCACATR<2n>.EXLEVEL_NS_EL0 ¬TRCACATR<2n>.EXLEVEL_NS_EL1	Non-Secure EL0	
	¬TRCACATR<2n>.EXLEVEL_NS_EL1	Non-Secure EL1	
	¬TRCACATR<2n>.EXLEVEL_NS_EL2	Non-Secure EL2	

 $\mathbb{R}_{VSBJF}$  An ARC only matches on the context indicated by TRCACATR<2n>.CONTEXT and TRCACATR<2n>.CONTEXTTYPE.

m = TRCACATR < 2n > . CONTEXT	(D7.11)
type = TRCACATR<2n>.CONTEXTTYPE	(D7.12)

	1	type is 0	
	CIDCOMP[m]	type is 1	
$ARC\_CONTEXT_i[n] = \langle$	VMIDCOMP[m]	type is 2	(D7.13)
	$CIDCOMP[m] \land$		
$\operatorname{ARC\_CONTEXT}_{i}[n] = \langle$	VMIDCOMP[m]	type is 3	

R<sub>RTXJN</sub> The operation of an ARC is as follows:

$$ARC_{i}[n] = \begin{cases} 0 & When Prohibited \\ 0 & When in Debug State & (D7.14) \\ ARC_ADDR_{i}[n] \land ARC\_EL_{i}[n] \land ARC\_CONTEXT_{i}[n] & Otherwise \end{cases}$$

# D7.5 Context Identifier Comparator

I <sub>KDSNY</sub>	An ETE trace unit provides between zero and eight Context Identifier Comparators. Each Context Identifier Comparator can be used in any of the following ways:
	<ul><li>Associated with a SAC.</li><li>Associated with an ARC.</li><li>As an individual resource.</li></ul>
R <sub>dccby</sub>	While a Context Identifier Comparator is associated with either an SAC or an ARC, only while the PE is executing with the Context identifier that the Context Identifier Comparator is programmed with and when an address is accessed which the SAC or ARC is programmed to match on, the SAC or ARC signals a match.
R <sub>bkqkq</sub>	While a Context Identifier Comparator is used as an individual resource, when an instruction block is executed with the Context identifier that the Context Identifier Comparator is programmed with, the Context Identifier Comparator matches.
I <sub>PBXRH</sub>	When using a Context Identifier Comparator as an independent resource to activate a resource event, the time that the resource event is activated relative to the time that the Context Identifier Comparator becomes active might be imprecise.
I <sub>RBLYL</sub>	It might be possible for multiple matches of a Context Identifier Comparator to occur simultaneously. The definition of when matches occur simultaneously is IMPLEMENTATION SPECIFIC, and might vary because of runtime conditions. However, an example of when multiple matches might occur simultaneously is when multiple instructions are observed in the same processor clock cycle, so that multiple comparisons take place.
$R_{\text{MPJBW}}$	When multiple Context Identifier Comparator matches occur simultaneously for one Context Identifier Comparator, both of the following are true:
	<ul> <li>The Context Identifier Comparator signals a match at least once.</li> <li>The Context Identifier Comparator does not signal more matches than the number of instructions that are executed with the Context identifier that the Context Identifier Comparator is programmed with.</li> </ul>
I <sub>hdcjk</sub>	A Context Identifier Comparator might match on speculative execution, that is, a Context Identifier Comparator might match if the PE speculatively changes the Context identifier.
R <sub>MCYYC</sub>	When the PE executes instructions in Debug state, Context Identifier Comparators do not match.
R <sub>srzgj</sub>	When the PE executes instructions in a Trace Prohibited region, Context Identifier Comparators do not match.
I <sub>GKDRL</sub>	The Context identifier might change at points that are not Context synchronization events, for example when a system instruction is used to write to the current Context identifier register. In these scenarios, the Context Identifier Comparator might compare against the old or new Context identifier value for any instruction after the <i>P0 element</i> before the system instruction, up to the Context synchronization event after the system instruction.

$$\operatorname{CIDCOMP}[n] = \begin{cases} \begin{array}{l} \operatorname{TRCCIDCCTLR0.COMP0} & n \equiv 0 \\ \operatorname{TRCCIDCCTLR0.COMP1} & n \equiv 1 \\ \operatorname{TRCCIDCCTLR0.COMP2} & n \equiv 2 \\ \operatorname{TRCCIDCCTLR0.COMP3} & n \equiv 3 \\ \operatorname{TRCCIDCCTLR1.COMP4} & n \equiv 4 \\ \operatorname{TRCCIDCCTLR1.COMP5} & n \equiv 5 \\ \operatorname{TRCCIDCCTLR1.COMP6} & n \equiv 6 \\ \operatorname{TRCCIDCCTLR1.COMP7} & n \equiv 7 \\ \end{array}$$
(D7.15)  
$$v = \operatorname{TRCCIDCVRn.VALUE}$$
(D7.16)  
$$\operatorname{cid} = \operatorname{CONTEXTIDR\_E11.PROCID}$$
(D7.17)  
$$\operatorname{CIDCOMP}[n] = \begin{cases} 0 & \operatorname{When Prohibited} \\ 0 & \operatorname{When in Debug State} \\ \prod_{j=0}^{7} \left( v[8j+7:8j] \equiv \operatorname{cid}[8j+7:8j]) \lor m[j] \right) \\ \end{array}$$
(D7.18) (D7.18)

# D7.6 Virtual Context Identifier Comparators

I <sub>bxvpg</sub>	An ETE trace unit provides between zero and eight Virtual Context Identifier Comparators. Each Virtual Context Identifier Comparator can be used in any of the following ways:
	<ul><li>Associated with a SAC.</li><li>Associated with an ARC.</li><li>As an individual resource.</li></ul>
R <sub>rtrbm</sub>	While a Virtual Context Identifier Comparator is associated with either an SAC or an ARC, only while the PE is executing with the Virtual context identifier that the Virtual Context Identifier Comparator is programmed with and when an address is accessed which the SAC or ARC is programmed to match on, the SAC or ARC signals a match.
$R_{VWYMY}$	While a Virtual Context Identifier Comparator is used as an individual resource, when an instruction block is executed with the Virtual context identifier that matches the Virtual Context Identifier Comparator value, the Virtual Context Identifier Comparator matches.
$R_{FLXQL}$	While TRFCR_EL2.CX indicates that Virtual Context Identifier Comparators cannot match, Virtual Context Identifier Comparators do not match.
R <sub>lpkbr</sub>	When the PE executes instructions in Debug state, Virtual Context Identifier Comparators do not match.
$R_{WZWLT}$	When the PE executes instructions in a Trace Prohibited region, Virtual Context Identifier Comparators do not match.
I <sub>scpjp</sub>	When using a Virtual Context Identifier Comparator as an independent resource to activate a resource event, the time at which the resource event is activated relative to the time at which the Virtual Context Identifier Comparator becomes active might be imprecise.
$R_{LJRPW}$	A Virtual Context Identifier Comparator is associated with an SAC by programming TRCACATR <n>.CONTEXT for the SAC.</n>
I <sub>gjcrg</sub>	It might be possible for multiple matches of a Virtual context identifier to occur simultaneously. The definition of when matches occur simultaneously is IMPLEMENTATION SPECIFIC, and might vary because of runtime conditions. However, an example of when multiple matches might occur simultaneously is when multiple instructions are observed in the same processor clock cycle, so that multiple comparisons take place.
$R_{JNNDL}$	When multiple Virtual Context Identifier Comparator matches occur simultaneously for one Virtual Context Identifier Comparator, both of the following are true:
	<ul> <li>The Virtual Context Identifier Comparator signals a match at least once.</li> <li>The Virtual Context Identifier Comparator does not signal more matches than the number of instructions that are executed with the Virtual context identifier that the Virtual Context Identifier Comparator is programmed with.</li> </ul>
I <sub>NPPCF</sub>	A Virtual Context Identifier Comparator might signal a match on speculative execution, that is, a Virtual Context Identifier Comparator might signal a match when the PE speculatively changes the Virtual context identifier.
I <sub>ppwxt</sub>	The Virtual context identifier might change at points which are not Context synchronization events, for example when a system instruction is used to write to CONTEXTIDR_EL2. In these scenarios, the Virtual Context Identifier Comparator might compare against the old or new Virtual context identifier value for any instruction after the <i>P0 element</i> before the system instruction, up to the Context synchronization event after the system instruction.

$$\operatorname{VMIDCOMP}[n] = \begin{cases} 0 & \operatorname{VMIDCCTLR0.COMP0} & n \equiv 0 \\ \operatorname{TRCVMIDCCTLR0.COMP1} & n \equiv 1 \\ \operatorname{TRCVMIDCCTLR0.COMP2} & n \equiv 2 \\ \operatorname{TRCVMIDCCTLR1.COMP3} & n \equiv 3 \\ \operatorname{TRCVMIDCCTLR1.COMP4} & n \equiv 4 \\ \operatorname{TRCVMIDCCTLR1.COMP5} & n \equiv 5 \\ \operatorname{TRCVMIDCCTLR1.COMP6} & n \equiv 6 \\ \operatorname{TRCVMIDCCTLR1.COMP7} & n \equiv 7 \end{cases}$$

$$\operatorname{VMID} = \operatorname{CONTEXTIDR\_EL2.PROCID} & (D7.20) \\ v = \operatorname{TRCVMIDCVRn.VALUE} & (D7.21) \\ \operatorname{VMIDCOMP}[n] = \begin{cases} 0 & \operatorname{When Prohibited} \\ 0 & \operatorname{When in Debug State} \\ \prod_{j=0}^{7} \left( v[8j+7:8j] \equiv \operatorname{VMID}[8j+7:8j]) \lor m[j] \right) & \operatorname{Otherwise} \end{cases} \quad (D7.22) \end{cases}$$

Chapter D7. Resources D7.7. Counters

# **D7.7 Counters**

I<sub>NCCBM</sub> The Counters that are employed by the ETE architecture are all decrement counters.

The ETE architecture enables a trace unit to connect Counter outputs to resource events, so that a Counter at zero state can be used as a resource to activate a resource event. For example, a Counter at zero state might be used to assert an External Output or to make ViewInst active.

An ETE trace unit provides up to four 16-bit Counters. TRCIDR5.NUMCNTR indicates how many Counters are implemented. For each Counter, the following can be specified:

- The initial counter value. This can be programmed using TRCCNTVR<n>.
- The reload value. This can be programmed using TRCCNTRLDVR<n>.
- The resource event that causes the Counter to reload with the reload value. This resource event is called RLDEVENT. In addition, if required, the Counter can be programmed so that it automatically reloads whenever it reaches zero.
- The resource event that enables the Counter to decrement. This resource event is called CNTEVENT. The Counter decrements whenever CNTEVENT is active.
- R<sub>RBMOM</sub> The processor clock clocks the Counters in the trace unit.
- R<sub>PZOGV</sub> While the PE is stalled, the Counters continue to count.
- R<sub>FHFMP</sub> While the resources are in the Paused state, the Counters do not count.
- R<sub>LFVYH</sub> When a Counter value is changed by anything other than a direct write to TRCCNTVR<n>, the trace unit considers the change to be an indirect write to TRCCNTVR<n>.VALUE.
- I<sub>MLDXC</sub> Each Counter operates in one of the two following possible modes:
  - Normal mode.
  - Self-reload mode.
- R<sub>SBQPN</sub> While the Counter is in Normal Mode, when the Counter reaches zero, the Counter remains at zero until the reload resource event, RLDEVENT, occurs.
- R<sub>HYLGG</sub> While the Counter is in Normal Mode, the Counter-at-zero resource is active for the whole of the time that the Counter is at zero.
- R<sub>YLYPH</sub> While the Counter is in Self-reload Mode, when the Counter reaches zero, when the decrement resource event is next active, the trace unit reloads the Counter with the reload value.
- R<sub>VGJNL</sub> While the Counter is in Self-reload Mode, when the Counter value is zero, the decrement resource event is active and the reload resource event is not active, the Counter-at-zero resource is active for one cycle.
- $I_{KTRXV}$  The following examples show various operating scenarios for a single Counter. Each Counter is programmed with a reload value of 0x3.



Figure D7.7: Counter Example 1, Normal mode



Figure D7.8: Counter Example 2, Normal mode







Figure D7.10: Counter Example 4, Self-reload mode



#### Figure D7.11: Counter Example 5, Self-reload mode

R<sub>KXLKC</sub> While the decrement resource event is inactive, the Counters do not decrement.

R<sub>DDCDK</sub> The trace unit prioritizes the reload resource event over the count decrement resource event.

## D7.7.1 Forming a larger Counter from two separate Counters

 ITYLSH
 Some Counters can be chained together to form a larger counter, so that every time one Counter reloads, another Counter decrements.

 $I_{MMDRW}$  The following example shows an operating scenarios for 2 Counters chained together. Counter 0 is programmed with a reload value of 0x2.



#### Figure D7.12: Chained Counter Example 1

	Only certain Counters can be programmed to do this, as follows:
R <sub>wpwqd</sub>	Counter 1 can be programmed to decrement when Counter 0 reloads.
R <sub>gykgz</sub>	Counter 3 can be programmed to decrement when Counter 2 reloads.
R <sub>QHZFW</sub>	The decrement resource event for the higher Counter n is active when either of the following occurs:
	<ul> <li>The lower Counter reloads due to one of the following: <ul> <li>The reload resource event that is selected by TRCCNTCTLR<n-1>.RLDEVENT.</n-1></li> <li>The self-reload mechanism that is controlled by TRCCNTCTLR<n-1>.RLDSELF.</n-1></li> </ul> </li> <li>The decrement resource event that is selected by TRCCNTCTLR<n>.CNTEVENT is active.</n></li> </ul>
R <sub>bdpdn</sub>	While two Counters are chained together to form a larger counter, the larger counter appears as a 32-bit counter without any tearing of the values between the two Counters.
I <sub>ftdhl</sub>	For example, if Counter 0 is in Self-reload mode and has a value of 0x0000 and a reload value of 0xFFFF, and Counter 1 is in Normal mode and has a value of 0x1234, then when a decrement resource event occurs on Counter 0, Counter 0 reloads to 0xFFFF. The reload of Counter 0 causes Counter 1 to decrement, resulting in a value of 0x1233. Therefore the sequence on the Counters on consecutive cycles is 0x12340000 and 0x1233FFFF.
I <sub>BCMGM</sub>	For Counters 1 and 3, TRCCNTCTLR <n>.CNTCHAIN is a RW field that determines whether the Counter is chained. For Counters 0 and 2, TRCCNTCTLR<n>.CNTCHAIN is RES0.</n></n>
	Note

The CounterAtZero resource might not be asserted at the same time that the Counter is at zero. For example, this could happen if the trace unit implementation pipelines some logic.

RLDEVENT	dec_action	Counter value	Action	Resource Active	Notes
Inactive	Х	0	Stable	Yes	Resource is active while Counter is at zero and remains at zero
Inactive	0	> 0	Stable	No	No activity
Inactive	1	> 0	Decrement	No	Decrement when not zero
Active	Х	0	Reload	Yes	Reload, but resource is active because Counter is at zero
Active	Х	> 0	Reload	No	Reload

### D7.7.2 Counter Operation in Self-reload mode

RLDEVENT	dec_action	Counter value	Action	Resource Active	Notes
Inactive	0	Х	Stable	No	No activity, resource is not active even if the Counter is at zero
Inactive	1	0	Reload	Yes	Reload because dec_action is active and the Counter is at zero, resource is active only in this cycle
Inactive	1	> 0	Decrement	No	Decrement when not zero
Active	Х	Х	Reload	No	Reload regardless of decrement action and the value of the Counter, resource is never active

```
// The counter-at-zero resources
array boolean CounterAtZero[0..3];
//
// EvalAllCounters() is called each clock cycle
//
EvalAllCounters()
    array boolean reload[0..3];
    reload[0] = EvalCounter(0, FALSE);
    reload[1] = EvalCounter(1, reload[0]);
    reload[2] = EvalCounter(2, FALSE);
    reload[3] = EvalCounter(3, reload[2]);
//
// EvalCounter() is called for each counter
//
```

```
boolean EvalCounter(integer index, boolean lower_reloads)
    boolean dec_action;
    boolean resource_active;
    bits(16) next_value;
    boolean reload;
    boolean decrement;
    // A dec_action signal is constructed which indicates whether the counter
    // decrements. This is based on TRCCNTCTLR[n].CNTEVENT and, for counters
    // which support chaining, on TRCCNTCTLR[n].CNTCHAIN and on whether or not
    // the lower counter is reloading.
    dec_action = IsEventActive(TRCCNTCTLR[index].CNTEVENT) ||
                               (TRCCNTCTLR[index].CNTCHAIN && lower_reloads);
    // The counter-at-zero resource is active if the counter is
    // currently at zero and is either in Normal mode or in
    // Self-Reload mode and dec_action is active and the reload
    // event is not active.
    resource_active = (TRCCNTVR[index] == 0) &&
                      (!TRCCNTCTLR[index].RLDSELF ||
                       (dec_action && !IsEventActive(TRCCNTCTLR[index].RLDEVENT)
                       )
                      );
    \ensuremath{{\prime\prime}}\xspace // The counter reloads if the reload event is active or the self-reload
    // mechanism causes a reload.
    reload = IsEventActive(TRCCNTCTLR[index].RLDEVENT) ||
            (TRCCNTCTLR[index].RLDSELF && dec_action && TRCCNTVR[index] == 0);
    // The counter only decrements if it is non-zero and does not reload and
    // dec_action is active.
    decrement = !reload && (TRCCNTVR[index] != 0) && dec_action;
    // Determine the next value of the counter
    if reload then
        TRCCNTVR[index] = TRCCNTRLDVR[index].VALUE;
    else if decrement then
        TRCCNTVR[index] = TRCCNTVR[index] - 1;
    else
        TRCCNTVR[index] = TRCCNTVR[index];
    CounterAtZero[index] = resource_active;
    return reload;
```

Chapter D7. Resources D7.8. Sequencer

# D7.8 Sequencer

I<sub>BGGRG</sub> An ETE trace unit can contain a Sequencer state machine that has four states.



Figure D7.13: Sequencer state machine

- **TRCIDR5.NUMSEQSTATE** indicates whether the state machine is implemented.
- R<sub>QYNJH</sub> If the Sequencer state machine is implemented, it has 4 states, numbered 0 to 3.
- $R_{TQWHX}$  When the trace unit leaves the Disabled state, the Sequencer state machine starts in the state programmed in TRCSEQSTR.STATE.
- I<sub>SYCBV</sub> The Sequencer can be connected to resource events, so that the Sequencer transitions from one state to another when certain resource events occur. The TRCSEQEVR<n> registers can be used to specify which resource events cause the state machine to transition.

Each register can be used to specify the following:

- A resource event that causes the state machine to progress to the next state.
- A resource event that causes the state machine to transition backwards to the previous state.

Different resource events can be chosen to cause the Sequencer to transition between different states. For example, a particular resource event might cause an F0 transition from state 0 to state 1 on one processor clock cycle, whereas a different resource event might cause an F1 transition from state 1 to state 2 on the next processor clock cycle. A third independent resource event might cause a B1 transition backwards from state 2 to state 1 on the third clock cycle.

- R<sub>NPVRQ</sub> The trace unit prioritizes forward transitions over backward transitions in the Sequencer state machine. That is, when two resource events occur that result in a forward transition conflicting with a backward transition in the same processor clock cycle, the trace unit gives priority to the forward transition and ignores the backward transition.
- IQNEJZThe Sequencer can progress through multiple states in a single processor clock cycle. For example, if the Sequencer<br/>is in state 0 and the resource events that cause an F0 and F1 transition to take place both become active in one<br/>clock cycle, then the Sequencer progresses from state 0 to state 2.
- IDMZGJ
   The Sequencer can be reset to state 0 from any other state. TRCSEQRSTEVR can be used to specify a resource event to reset the Sequencer.
- R<sub>HQBBF</sub> When a resource event that causes an RST transition occurs, the Sequencer finishes the clock cycle in state 0 and does not progress to another state until the next clock cycle.
- R<sub>KVSXC</sub> The trace unit prioritizes RST transitions over all other transitions. That is, when a resource event that causes an RST transition is active in the same clock cycle as resource events that cause other transitions, the trace unit gives priority to the RST transition and ignores all other transitions.

R<sub>JDPYL</sub> The table below defines all of the possible state transitions.

Chapter D7. Resources D7.8. Sequencer

From	То						
	0	1	2	3			
0	RST   !F0	F0 & !F1	F0 & F1 & !F2	F0 & F1 & F2			
1	RST   (B0 & !F1 & !F0)	(!B0   F0) & !F1	F1 & !F2	F1 & F2			
2	RST   (B0 & B1 & !F2 & !F1 & !F0)	B1 & (!B0   F0) & !F1 & !F2	(!B1   F1) & !F2	F2			
3	RST   (B0 & B1 & B2 & !F2 & !F1 & !F0)	B2 & B1 & (!B0   F0) & !F2 & !F1	B2 & (!B1   F1) & !F2	!B2   F2			

IIf multiple resource events that cause transitions become active in one processor clock cycle, there is no guaranteethat the order of these resource events becoming active is observed. For example, you might program:

- F0 to be active on an instruction Address Comparator at address 0x1000.
- F1 to be active on an instruction Address Comparator at address 0x1004.

If the instruction at  $0 \times 1000$  and the instruction at  $0 \times 1004$  are executed in the same processor clock cycle, then the transition from state 0 to state 2 occurs regardless of the program order of the two instructions.

- R<sub>VDTDP</sub> When the Sequencer state is changed by anything other than a direct write to TRCSEQSTR, the trace unit considers the change to be an indirect write to TRCSEQSTR.STATE.
- $I_{WYFZH}$  The ETE architecture provides each Sequencer state as a resource, so that states can be used to trigger other resource events in the trace unit.



### Figure D7.14: Sequencer operation

# Chapter D7. Resources D7.8. Sequencer

 $R_{HQHFT}$  When the Sequencer progresses through multiple states in a single processor clock cycle, for each state that it passes through, the resource state that the Sequencer triggers is active for that cycle.

IDCEMEFor example, if the Sequencer is in state 0, and in one processor clock cycle it moves to state 3, then the resource<br/>events that state 1 and state 2 are connected to must be active for that clock cycle. The same rule applies if the<br/>Sequencer is transitioning backwards, so that if it is in state 3, and in one processor clock cycle B2 and B1 cause it<br/>move to state 1, then the resource event that state 2 is connected to must be active for that clock cycle.

The exception to this is when a RST transition causes the Sequencer to return to state 0. For example, if the Sequencer is in state 3, and in one processor clock cycle it moves to state 0, then the resource events that state 2 and 1 are connected to must not become active.



Figure D7.15: Example of State Transitions

Chapter D7. Resources D7.8. Sequencer

## D7.8.1 Pseudocode

## D7.8.1.1 Sequencer Operation
# D7.8.1.2 Sequencer Transitions

```
// SequencerTransitions()
( boolean rst,
 array boolean txn0[0..3],
 array boolean txn1[0..3],
 array boolean txn2[0..3],
 array boolean txn3[0..3]) SequencerTransitions()
   boolean F0 = IsEventActive(TRCSEQEVR0.F);
   boolean B0 = IsEventActive(TRCSEQEVR0.B);
   boolean F1 = IsEventActive(TRCSEQEVR1.F);
   boolean B1 = IsEventActive(TRCSEQEVR1.B);
   boolean F2 = IsEventActive(TRCSEQEVR2.F);
   boolean B2 = IsEventActive(TRCSEQEVR2.B);
   boolean rst = IsEventActive(TRCSEQRSTEVR);
   array boolean txn0[0..3];
   array boolean txn1[0..3];
   array boolean txn2[0..3];
   array boolean txn3[0..3];
   txn0[1] = F0 \&\& !F1;
   txn0[2] = F0 && F1 && !F2;
   txn0[3] = F0 && F1 && F2;
   txn1[0] = B0 && !F0 && !F1;
   txn1[1] = (!B0 || F0) && !F1;
   txn1[2] =
                              F1 && !F2;
   txn1[3] =
                              F1 && F2;
   txn2[0] = B0 \&\& !F0 \&\& B1 \&\& !F1 \&\& !F2;
   txn2[1] = (!B0 || F0) && B1 && !F1 && !F2;
                            (!B1 || F1) && !F2;
   txn2[2] =
   txn2[3] =
                                             F2:
   txn3[0] = B0 && !F0 && B1 && !F1 && B2 && !F2;
   txn3[1] = (!B0 || F0) && B1 && !F1 && B2 && !F2;
                           (!B1 || F1) && B2 && !F2;
   txn3[2] =
   txn3[3] =
                                          (!B2 || F2);
   return (rst, txn0, txn1, txn2, txn3)
```

Chapter D7. Resources D7.8. Sequencer

## D7.8.1.3 Sequencer Resource

```
// SequencerResource()
SequencerResource (boolean rst,
                 array boolean txn0[0..3],
                 array boolean txn1[0..3],
                 array boolean txn2[0..3],
                 array boolean txn3[0..3])
   case TRCSEQSTR.STATE of
        0 then SequencerState[0] = TRUE;
       1 then SequencerState[1] = TRUE;
        2 then SequencerState[2] = TRUE;
        3 then SequencerState[3] = TRUE;
    // If the statemachine passes through
    // several states in one iteration then
    // set the SequencerState as appropriate.
   if !rst then
        case TRCSEQSTR.STATE of
            0 then
                if txn0[2] then
                    SequencerState[1] = TRUE;
                if txn0[3] then
                    SequencerState[1] = TRUE;
                    SequencerState[2] = TRUE;
            1 then
                if txn1[3] then
                    SequencerState[1] = TRUE;
                    SequencerState[2] = TRUE;
            2 then
                if txn2[0] then
                    SequencerState[1] = TRUE;
            3 then
                if txn3[0] then
                    SequencerState[1] = TRUE;
                    SequencerState[2] = TRUE;
                if txn3[1] then
                    SequencerState[2] = TRUE;
```

# D7.8.1.4 Sequencer Next State

```
// SequencerNextState()
SequencerNextState(boolean rst,
                 array boolean txn0[0..3],
                 array boolean txn1[0..3],
                 array boolean txn2[0..3],
                 array boolean txn3[0..3])
   if rst then
       TRCSEQSTR.STATE = 0;
   else
       case TRCSEQSTR.STATE of
           0 then
                if txn0[1] then
                   TRCSEQSTR.STATE = 1;
               if txn0[2] then
                   TRCSEQSTR.STATE = 2;
               if txn0[3] then
                   TRCSEQSTR.STATE = 3;
            1 then
               if txn1[0] then
                   TRCSEQSTR.STATE = 0;
                if txn1[1] then
                   TRCSEQSTR.STATE = 1;
                if txn1[2] then
                   TRCSEQSTR.STATE = 2;
               if txn1[3] then
                   TRCSEQSTR.STATE = 3;
            2 then
                if txn2[0] then
                   TRCSEQSTR.STATE = 0;
               if txn2[1] then
                   TRCSEQSTR.STATE = 1;
               if txn2[2] then
                   TRCSEQSTR.STATE = 2;
               if txn2[3] then
                   TRCSEQSTR.STATE = 3;
            3 then
                if txn3[0] then
                   TRCSEQSTR.STATE = 0;
               if txn3[1] then
                   TRCSEQSTR.STATE = 1;
                if txn3[2] then
                   TRCSEQSTR.STATE = 2;
               if txn3[3] then
                   TRCSEQSTR.STATE = 3;
```

# D7.9 Single-shot Comparator Controls

I <sub>QSKXC</sub>	If a trace unit is exposed to speculative execution or execution in Transactional state, when Address Comparators are used to activate resource events in the trace unit, then those resource events might be activated when speculative execution occurs:
	<ul><li>A Single Address Comparator might signal a match on speculative execution or within a transaction.</li><li>An Address Range Comparator might signal a match on speculative execution or within a transaction.</li></ul>
	For example, this means that if an Address Comparator is used to activate a Counter or assert an External Output, then that Counter might decrement, or that External Output might become asserted, as a result of speculative execution. The Single-shot Comparator Controls for Address Comparators make it possible for resource events in the trace unit to be activated based only on non-speculative execution, that is, only on architectural execution.
	A trace unit can provide up to eight Single-shot Comparator Controls. Each Single-shot Comparator Control can be used with one or more Address Comparators.
I <sub>TLFLF</sub>	Single-shot Comparator Controls can be used as a trace unit resource, to activate trace unit resource events. For example, a Single-shot Comparator Control can be selected to:
	<ul><li>Enable or reload a trace unit Counter.</li><li>Initiate a transition in the trace unit Sequencer state machine.</li><li>Assert an External Output.</li></ul>
	A Single-shot Comparator Control can therefore, if programmed to assert an External Output, be used to indicate to a trace analyzer that a particular instruction has been resolved for execution. This means that a trace analyzer can start or stop trace capture that is based on the architectural execution of that instruction.
I <sub>rbmxw</sub>	If a trace unit contains one or more Address Comparators, Arm recommends that at least one Single-shot Comparator Control is implemented.
I <sub>vnbpg</sub>	A Single-shot Comparator Control works in the following way:
	<ol> <li>One or more Address Comparators are selected by using the TRCSSCCR<n> for the Single-shot Comparator Control. The selected Address Comparators can be all Single Address Comparators, all Address Range Comparators, or a combination of both.</n></li> </ol>
	2. When one of the selected Address Comparators matches, then when the instruction is confirmed to have architecturally executed, the Single-shot Comparator Control fires.
	When a selected Address Comparator matches, but the instruction is confirmed to have not architecturally executed, the Single-shot Comparator Control does not fire.
R <sub>XVVYX</sub>	When an instruction which matches an Address Comparator is confirmed to have architecturally executed, and the Address Comparator is selected by TRCSSCCR <n>, and TRCSSCSR<n>.STATUS is Ob0 or TRCSSCCR<n>.RST is Ob1, the Single-shot Comparator Control <n> fires.</n></n></n></n>
R <sub>XFJGB</sub>	When a TSB CSYNC instruction is executed while a Single-shot Comparator Control is programmed to fire due to the TSB CSYNC instruction, only when the related Trace synchronization event has completed, the Single-shot Comparator fires.
R <sub>swnfv</sub>	When a Single-shot Comparator Control fires, the trace unit considers this an indirect write to set TRCSSCSR <n>.STATUS to <math>0b1</math>.</n>
R <sub>gbdck</sub>	While the resources are in the Paused state, when the conditions for a Single-shot Comparator Control to fire are met:
	<ul> <li>If TRCSSCCR<n>.RST == 0b1 or TRCSSCSR<n>.STATUS == 0b0 then TRCSSCSR<n>.PENDING is indirectly written to 0b1.</n></n></n></li> <li>If TRCSSCCR<n>.RST == 0b0 and TRCSSCSR<n>.STATUS == 0b1 then TRCSSCSR<n>.PENDING is either indirectly written to 0b1 or is unchanged.</n></n></n></li> </ul>

#### Chapter D7. Resources D7.9. Single-shot Comparator Controls

- R<sub>SDDWY</sub> When one of the Address Comparators selected for a Single-shot Comparator Control matches, when the instruction that it matches on is in a Transaction which fails or is canceled, the Single-shot Comparator Control does not fire.
- R<sub>NKKSN</sub> When the trace unit becomes disabled and an Address Comparator selected by a Single-shot Comparator Control has matched on an instruction that is still speculative, the Single-shot Comparator Control does not fire.
- R<sub>KFMKS</sub> While the PE is executing in Transactional state, when the trace unit becomes disabled and an Address Comparator selected by a Single-shot Comparator Control has matched on an instruction in Transactional state, the Single-shot Comparator Control does not fire.
- R<sub>DQZSD</sub> When tracing becomes prohibited and an Address Comparator selected by a Single-shot Comparator Control has matched on an instruction that is still speculative, the Single-shot Comparator Control waits until the instruction speculation is resolved and fires if the instruction is architecturally executed.
- R<sub>XRSYH</sub> While the PE is executing in Transactional state, when tracing becomes prohibited and an Address Comparator selected by a Single-shot Comparator Control has matched on an instruction in Transactional state, the behavior of the Single-shot Comparator Control is IMPLEMENTATION DEFINED and is one of the following:
  - The Single-shot Comparator Control does not fire.
  - The Single-shot Comparator Control waits for the transaction to be resolved and fires if the transaction completes successfully.
- R<sub>VTWXJ</sub> While a Single-shot Comparator Control is used for instruction address comparisons, when the conditions for the Single-shot Comparator Control to fire are met, the Single-shot Comparator Control fires, regardless of whether either of the following are true:
  - The instruction fails its condition code check.
  - The instruction is a failed store-exclusive operation.
- I<sub>XZKFW</sub> When a Single-shot Comparator Control is used to activate a resource event, the resource event might not become activated until some time after the trace unit has traced the instruction. This is because although the trace unit traces the instruction it is executed, the PE might not confirm whether the instruction was architecturally executed or canceled because of mis-speculation until some time later, and therefore the Single-shot Comparator Control might not fire until some time later.

# D7.9.1 Single-shot Comparator Control modes

I<sub>XZJSV</sub> Each Single-shot Comparator Control operates in one of the following modes:

- Single-shot mode: The Single-shot Comparator Control only fires once. That is, after it has fired, it never fires again.
- Multi-shot mode: The Single-shot Comparator Control resets after each time it fires. That is, it can fire again when a selected Address Comparator next signals an address match for an instruction is architecturally executed.

TRCSSCCR<n>.RST selects the mode.

- R<sub>KJBCH</sub> While a Single-shot Comparator Control is in multi-shot mode, when the Single-shot Comparator Control fires, it fires for a maximum of one processor clock cycle.
- R<sub>SNDBZ</sub> While a Single-shot Comparator Control is in multi-shot mode, when multiple of the comparators selected for the Single-shot Comparator Control match in close succession, only the first match is guaranteed to cause the Single-shot Comparator Control to fire.
- **L**<sub>HSGTY</sub> **Examples of multiple comparator matches in close succession include:** 
  - More than one of the Address Comparators that are selected signal an address match simultaneously.
  - One Address Comparator matches multiple times while a first match is still waiting to be resolved.

# D7.9.2 Operation while in Paused state

- I<sub>SPQLS</sub> The resolution of a speculative instruction might occur after the PE has entered a Trace Prohibited region and the resources have entered the Paused state. If the conditions for the Single-shot Comparator Control to fire are met while the resources are in the Paused state then the Single-shot Comparator Control resource event is delayed to ensure that the Single-shot Comparator Control resource event is seen.
   R<sub>TQHNK</sub> While the resources are in the Paused state, the Single-shot Comparator Controls do not fire.
- R<sub>PVRGR</sub> When the resources enter the Running state while TRCSSCSR<n>.PENDING is 0b1, the following occur:
  - If TRCSSCCR<n>.RST == Ob1 or TRCSSCSR<n>.STATUS == Ob0, the Single-shot Comparator Control fires.
  - TRCSSCSR<n>.PENDING is indirectly written to Ob0.

# **D7.10 External Outputs**

I <sub>bzhdf</sub>	The ETE architecture supports between one and four External Outputs. The number of outputs that a trace unit has is IMPLEMENTATION DEFINED, but at least one output is always implemented.
I <sub>QPQFJ</sub>	External Outputs are used to indicate ETEEvents to a trace analyzer.
	ETEEvents are controlled by resources events. For example, an instruction Address Comparator can be used to drive one of the resource events.
	If an External Output is programmed to be asserted based on program execution, such as an Address Comparator, the External Output might not be asserted at the same time as any trace generated by that program execution is output by the trace unit.
I <sub>PNVWQ</sub>	Typically, the generated trace might be buffered in a trace unit which means that the External Output would be asserted before the trace is output.
S <sub>MFTNW</sub>	To program an External Output, use TRCEVENTCTL0R to select a resource.
S <sub>rbkwb</sub>	The TRCIDR0.NUMEVENT field shows how many ETEEvents are supported for the particular implementation.
I <sub>RFLGF</sub>	The External Outputs are connected to the Cross Trigger Interface (CTI) for the PE, as defined in <i>Arm</i> ® <i>Architecture Reference Manual, for A-profile architecture</i> [1].
R <sub>rfgjd</sub>	In a PE where the Trace Unit reset is independent of the PE Warm reset and the <i>Cross-trigger Interface</i> (CTI) reset is independent of the PE Warm reset, transmission of External Outputs to the CTI is unaffected by a PE Warm reset.

# D7.10.1 Operation while in Paused state

X <sub>NXCSB</sub>	While the resources are in the Paused state an ETEEvent might occur, but any associated trace packets might not be generated. TRCRSR.EVENT provides a mechanism for recording this occurrence so that the trace unit state can be saved and restored.
R <sub>BCMYM</sub>	While the resources are in the Paused state, the ETEEvent selector retains that one or more ETEEvents have been generated but not traced.
R <sub>SNKFL</sub>	When an ETEEvent has been generated and the associated External Output has been asserted, any associated Event packets are generated.
R <sub>FVCMB</sub>	When an ETEEvent has been generated but the associated External Output has not been asserted, any associated Event packets are not generated.
$R_{GYWLS}$	When an ETEEvent occurs while the resources are in the Paused state and the Event packet is not output, the trace unit sets the associated TRCRSR.EVENT[n] to <code>0b1</code> .
Ð	William ETTER and an a life design of the Design of the design of the life in the life of the design

- R<sub>DCLHJ</sub> When an ETEEvent occurs while the resources are in the Paused state, this is considered an indirect write to TRCRSR.
- $R_{SWBRL}$  When the trace unit enters the Running state while TRCRSR.EVENT[n] is ob1, the associated ETEEvent resource is active for a single PE clock cycle, and the trace unit clears TRCRSR.EVENT[n] to ob0 and considers the action an indirect write to TRCRSR.
- IKEYKMWhen the trace unit enters the Running state while TRCRSR.EVENT[n] is Ob1, the resource event selected by<br/>TRCEVENTCTLOR.EVENT<n> might also be active on the same PE clock cycle. If this happens, the associated<br/>ETEEvent resource is active for the single PE clock cycle and might not generate 2 separate ETEEvents for these 2<br/>causes of the ETEEvent.

 $I_{\rm TPPSC}$ 

# **D7.11 External Inputs**

The trace unit uses the PMU events as External Inputs.

$R_{\text{MTGKB}}$	If a PMU event number that is selected is not implemented, then the External Input resource event is inactive.
R <sub>YCNCR</sub>	Unless otherwise specified by the PMU event, the following PMU events are selectable by the trace unit:
	<ul> <li>All PMU events required by the Performance Monitors Extension.</li> <li>If FEAT_PMUv3 is implemented, all Common architectural and microarchitectural events implemented by the Performance Monitors Extension.</li> </ul>
	Note
	This includes Common events defined by other extensions, such as SVE and <i>Statistical Profiling Extension</i> (SPE).
I <sub>XJBHV</sub>	Additional ASIC-specific events can be selected by using a number in the IMPLEMENTATION DEFINED region.
$I_{\rm VWHTZ}$	There is no requirement that all IMPLEMENTATION DEFINED events are visible by the trace unit, PMU counters and the PMUEVENT bus.
R <sub>phdqt</sub>	For ETE, export of PMU events to the trace unit is not affected by PMCR.X or PMCR_EL0.X.
R <sub>rfwzb</sub>	When $SelfHostedTraceEnabled() == TRUE$ and tracing is prohibited, only the PMU events defined by rules VBCBZ and KRSMY are exported to the trace unit.
R <sub>WSXTC</sub>	When SelfHostedTraceEnabled() == FALSE and the PE is in Secure state and counting in Secure state is prohibited, only the PMU events defined by rules VBCBZ and KRSMY are exported to the trace unit.
R <sub>VBCBZ</sub>	The following PMU events are always exported to the trace unit:
	<ul> <li>CTI_TRIGOUT4.</li> <li>CTI_TRIGOUT5.</li> <li>CTI_TRIGOUT6.</li> <li>CTI_TRIGOUT7.</li> <li>PMU_OVFS.</li> <li>TRB_WRAP.</li> <li>TRB_TRIG.</li> </ul>
R <sub>KRSMY</sub>	The following PMU events are always exported to the trace unit, unless SelfHostedTraceEnabled() == TRUE and TRFCR_EL2.E2TRE is Ob0:
	• PMU_HOVFS.
$R_{\text{QPDHK}}$	When multiple occurrences of the same PMU event occur during the same cycle, the trace unit only observes a single occurrence of the PMU event.
I <sub>MHHNV</sub>	The operation of the PMU events and the generation of trace within the trace unit are not tightly coupled, and there is no guarantee that enabling ViewInst due to a PMU event will cause the instruction that caused the PMU event to be traced.
$R_{\rm XGMPN}$	When the PMU event SW_INCR is selected as an External Input and PMSWINC_EL0 is written from EL2 or EL3, the External Input is asserted if any bit [n] written has the value <code>0b1</code> and the relevant PMU counter <n> is implemented.</n>
R <sub>bxpzk</sub>	When the PMU event SW_INCR is selected as an External Input and PMSWINC_EL0 is written from EL1 or EL0, the External Input is asserted if any bit [n] written has the value <code>ob1</code> and the relevant PMU counter <n> is implemented and any of the following are true:</n>
	• EL2 is implemented and enabled in the current Security state and <n> is less than MDCR_EL2.HPMN.</n>

- EL2 is implemented and disabled in the current Security state.
- EL2 is not implemented.
- R<sub>TTPPY</sub> In a PE where the Trace Unit reset is independent of the PE Warm reset and the CTI reset is independent of the PE Warm reset, transmission of the CTI\_TRIGOUTn events from the CTI to the trace unit is unaffected by a PE Warm reset.

# D7.11.1 Operation while in Paused state

X<sub>HZLDV</sub> The External Input Selectors are guaranteed to be active while in the Paused state. This is so that while the resources are Paused any cross trigger event is not lost but will occur when the resources resume running.

TRCRSR.EXTIN provides a mechanism to capture the sticky state of the External Input Selectors while in the Paused state so that the ETE state can be saved and restored.

- I<br/>ZQFNDWhen one or more selected External Inputs have been asserted, while the resources are in the Paused state, the<br/>trace unit retains the knowledge that one or more selected External Inputs have been asserted.
- R<sub>KCXLF</sub> While the resources are in the Pausing or Paused states and the trace unit is not disabled and is not in the low-power state, when an External Input Selector n detects the selected External Input is asserted, the trace unit performs an indirect write to set TRCRSR.EXTIN[n] to Ob1.
- R<sub>QWYSK</sub> When the resources enter the Running state while TRCRSR.EXTIN[n] is 0b1, the External Input Selector resource is active for a single PE clock cycle, and the trace unit clears TRCRSR.EXTIN[n] and considers the action an indirect write to TRCRSR.

## D7.11.2 Operation while in the Low-power state

R<sub>KVFVS</sub> While the trace unit is in the low-power state, the External Input Selectors are inactive.

# D7.12 PE Comparator Inputs

I\_CXBPRThe ETE architecture provides up to eight PE Comparator Inputs, that is, inputs that can be driven from comparators<br/>within the PE. For example, a PE might contain IMPLEMENTATION DEFINED comparators.R\_CNVSSThe number of PE Comparator Inputs is indicated by TRCIDR4.NUMPC.R\_BDWHMWhile the PE is executing in a Trace Prohibited region, the PE Comparator Inputs are inactive.R\_TNHHYThe PE Comparator Inputs are only used in IMPLEMENTATION SPECIFIC code.I\_DDXFBEach PE Comparator Input can be used in any of the following ways:

- To control the ViewInst start/stop function.
- To control the Single-shot Comparator Controls.
- As an independent resource.
- I\_SKDCW
   The behavior of the PE Comparator Inputs on the resources and the filtering of the trace unit is IMPLEMENTATION DEFINED.

# Chapter D8 Register Description

# D8.1 Accessing ETE registers

I <sub>VYNRB</sub>	The ETE architecture provides registers for programming the trace unit and reading back the programmed settings. These registers can be accessed by using one or more of the following access mechanisms:
	<ul><li>System instructions, for use by self-hosted software running on the <i>Processing Element</i> (PE) being traced.</li><li>An external debugger interface, for use by an external debugger.</li></ul>
R <sub>NBPML</sub>	When register accesses occur simultaneously from multiple access mechanisms, the trace unit behaves as if all accesses occur atomically in any order.
D8.1.1	External debugger interface
I <sub>kpygy</sub>	The external debugger interface defines an address-mapped peripheral that occupies 4KB of address space.
	Note
	The PE does not have to be in Debug state to program the trace unit registers.
I <sub>KFRVP</sub>	The memory access sizes that are supported by any peripheral are IMPLEMENTATION DEFINED by the peripheral.
R <sub>VQWLY</sub>	The trace unit supports the following access sizes:
	• Word-aligned 32-bit accesses to access 32-bit registers or either half of a 64-bit register mapped to a doubleword-aligned pair of adjacent 32-bit locations.

• Doubleword-aligned 64-bit accesses to access 64-bit registers mapped to a doubleword-aligned pair of adjacent 32-bit locations. The order in which the two halves are accessed is not specified.

#### Note

This means that a system implementing the debug registers using a 32-bit bus, such as AMBA APB in CoreSight systems, with a wider system interconnect must implement a bridge between the system and the debug bus that can split 64-bit accesses.

R<sub>VNNPF</sub> All registers are only single-copy atomic at word granularity.

R<sub>KYDTO</sub> The trace unit does not support the following accesses:

• Byte.

- Halfword.
- Unaligned word. These accesses are not single-copy atomic at word granularity.
- Unaligned doubleword. These accesses are not single-copy atomic at doubleword granularity.
- Doubleword accesses to a pair of 32-bit locations that are not a doubleword-aligned pair forming a 64-bit register.
- Quadword or higher.
- Exclusives.
- R<sub>YFRMG</sub> The behavior of the accesses that are unsupported by the trace unit is CONSTRAINED UNPREDICTABLE and is one of the following:
  - Accesses generate an External Abort, and writes set the accessed register or registers to an UNKNOWN value or values.
  - Reads return UNKNOWN data and writes are ignored.
  - Reads return UNKNOWN data and writes set the accessed register or registers to an UNKNOWN value. This is the Arm preferred behavior.

#### Note

For accesses from the external debugger interface, the size of an access is determined by the interface. In an Arm Debug Interface compliant Memory Access Port, MEM-AP, this is specified by the MEM-AP CSW register.

#### Note

The CoreSight APB-AP supports only word accesses.

R<sub>YSHRS</sub> For accesses from the external debugger interface which return an error response when AllowExternalTraceAccess() returns FALSE, EDPRSR.STAD is only set to 0b1 when this is the highest priority cause of the error. The following causes are higher priority than AllowExternalTraceAccess():

- The trace unit core power domain is powered down.
- The OS Lock is locked and the register is defined to return an error response due to the OS Lock being locked.

R<sub>KQMKX</sub> Accesses from the external debugger interface to Unimplemented or Reserved registers behave as follows:

- For accesses in the range of offsets OxFOO to OxFFC, the access behaves as RESOH.
- For accesses in the range of offsets 0x000 to 0xEFC when the OS Lock is locked, the access behaves as RESOH or returns an error.

- For accesses in the range of offsets 0x000 to 0xEFC when the OS Lock is unlocked and MDCR\_EL3.ETAD == 0b0, the access behaves as RES0H.
- For Secure accesses in the range of offsets 0x000 to 0xEFC when the OS Lock is unlocked and MDCR\_EL3.ETAD == 0b1, the access behaves as RES0H.
- For Non-secure accesses in the range of offsets 0x000 to 0xEFC when the OS Lock is unlocked and MDCR\_EL3.ETAD == 0b1, the access behaves as RESOH or returns an error.
- R<sub>WXKDP</sub> Reads of write-only registers are Reserved.
- R<sub>SVSNR</sub> Writes to read-only registers are Reserved.
- I\_WTJFDFor accesses that return an error, see Arm® Architecture Reference Manual, for A-profile architecture [1] for more<br/>details on how this error is handled.

# D8.1.2 System instructions

## D8.1.2.1 AArch64

- R<sub>JVLBN</sub> MRS instructions with op0 == 0b10 and op1 == 0b001 read from trace unit registers.
- R<sub>FYRRX</sub> MSR instructions with op0 == 0b10 and op1 == 0b001 write to trace unit registers.
- R<sub>VGVTS</sub> Instructions with CRn >= 0b1000 are UNDEFINED.
- $R_{SGPQB}$  While the PE is in EL0, all accesses are UNDEFINED.
- $I_{WCXDT}$  For consistency with the Arm architecture, system instruction accesses to registers which are not implemented generate an Undefined instruction exception. These accesses include:
  - Writes to read-only registers.
  - Reads from write-only registers.
  - Accesses to registers which are not present due to the configuration of the trace unit.

# D8.2 Synchronization of register updates

# D8.2.1 AArch64 system registers

IKWCGHAs defined in Arm® Architecture Reference Manual, for A-profile architecture [1], direct writes to trace unit<br/>registers are only guaranteed to be visible to execution after a subsequent Context synchronization event, which<br/>consists of one of the following:

- Taking an exception.
- Returning from an exception.
- Performing an Instruction Synchronization Barrier operation.
- Exit from Debug state.
- Executing a DCPS instruction in Debug state.
- Executing a DRPS instruction in Debug state.
- I\_PNZZHDirect reads of trace unit registers while the trace unit is not in the Stable or Idle states are not guaranteed to<br/>contain the results of the trace operation of execution previous to the direct read operation.
- $I_{QPVJQ}$  As defined in *Arm*® *Architecture Reference Manual, for A-profile architecture* [1], a direct write to a register using the same register number that was used by a previous system instruction to write it, the final result is the value of the second write, without requiring any context synchronization between the two write instructions.
- $I_{WLGQK}$  As defined in *Arm*® *Architecture Reference Manual, for A-profile architecture* [1], a direct read of a register using the same register number that was used by an earlier direct write is guaranteed to observe the value that was written, without requiring any context synchronization between the write and read instructions.

S<sub>HSXGZ</sub> Context synchronization events are important when changing the value of TRCPRGCTLR.EN or when changing the OS Lock. After writing to TRCPRGCTLR to change the value of TRCPRGCTLR.EN, one read of TRCSTATR is required before programming any other registers. A Context synchronization event is required between writing to TRCPRGCTLR and reading TRCSTATR. If multiple reads of TRCSTATR are required, a Context synchronization event is required between each read of TRCSTATR to ensure any change to the trace unit state is observed.

- R<sub>WPWWS</sub> When indirect writes or external writes to the registers in Table D8.1 occur, both of the following can observe the writes:
  - Direct reads in finite time without explicit synchronization.
  - Subsequent indirect reads without explicit synchronization.

#### Table D8.1: Registers with a guarantee of observability

Register	Notes
TRCCLAIMSET	Claim Tag Set Register
TRCCLAIMCLR	Claim Tag Clear Register
TRCCNTVR <n></n>	Counter Value Register <n></n>
TRCSEQSTR	Sequencer State Register
TRCSSCSR <n></n>	Single-shot Comparator Control Status Register

- R<sub>JQTMC</sub> When the trace unit becomes enabled or disabled as a result of a direct write, for any instruction in program order before the direct write, the new state of the trace unit does not affect trace operations.
- R<sub>KNQWS</sub> When the trace unit becomes enabled or disabled as a result of a direct write, for any instruction after a Context synchronization event in program order after the direct write, the new state of the trace unit takes effect for any trace operations.

#### Note

The registers which control whether the trace unit is enabled or disabled are:

TRCPRGCTLR.OSLAR\_EL1.

# S<sub>YKGMP</sub> Arm recommends that a Context synchronization event is executed after programming the trace unit registers, to ensure that all updates are synchronized to the trace unit before normal code execution resumes.

# R<sub>WZQWC</sub> When a Context synchronization event occurs while the trace unit is in the Idle or Stable states, and at no other time, indirect writes to the trace unit registers are guaranteed to be visible to direct reads.

# R<sub>GQKGX</sub> When either of the following events occurs, and at no other time, indirect writes to the trace unit registers are guaranteed to be visible to indirect reads or external reads:

- The trace unit transitions into the Stable state.
- The trace unit transitions into the Idle state.
- R<sub>XLXQL</sub> The trace unit functions perform indirect writes to the registers and indirect reads from the registers in architectural order.

See D8.3 Trace unit programming states for more details on programming the trace unit.

## D8.2.2 External Debugger registers

- $I_{KNWDX}$  As defined in the "Synchronization of changes to the external debug registers" chapter of *Arm*® *Architecture Reference Manual, for A-profile architecture* [1], this section refers to accesses from the external debug interface as *external reads* and *external writes*.
- L<sub>HMNWB</sub> As defined in *Arm*® *Architecture Reference Manual, for A-profile architecture* [1], explicit synchronization is not required for an external read or an external write by an external agent to be observable to a following external read or external write by that agent to the same register using the same address, so explicit synchronization is never required for registers that are accessible only in the external debug interface.
- IAs defined in Arm® Architecture Reference Manual, for A-profile architecture [1], when an external write to aregister using the same register number that was used by a previous external write is performed, the final result isthe value of the second write, without requiring any context synchronization between the two write accesses.
- R<sub>PGTLX</sub> The trace unit does not require explicit synchronization for an external write to be visible to indirect reads.
- R<sub>DYRZC</sub> The trace unit does not require explicit synchronization for an external write to be visible to subsequent external reads.
- IRDESXAs defined in Arm® Architecture Reference Manual, for A-profile architecture [1], explicit synchronization is<br/>required for an external write to be visible to direct reads.
- R<sub>MMYRJ</sub> While the trace unit is in the Stable or Idle states, the trace unit does not require explicit synchronization for indirect writes to be visible to external reads.

### D8.2.3 Synchronization and the authentication interface

R<sub>WYWMJ</sub> Changes to the authentication interface are indirect writes to TRCAUTHSTATUS by the controller of the authentication interface. It is IMPLEMENTATION DEFINED whether a change on the authentication interface is guaranteed to be observable to an external read of the register only after a Context synchronization event or in finite time.

# D8.3 Trace unit programming states

RDXFFNWhen the trace unit becomes enabled, the trace unit transitions from the Idle state to the Enabling stRZFPHCThe trace unit transitions from the Enabling state to the Running state in a finite amount of time.RTZSRPWhen the trace unit becomes disabled, the trace unit transitions from the Running state to the UnstallRCZHWFThe trace unit transitions from the Unstable state to the Stable state in a finite amount of time.RBPTKTWhile the trace unit is in the Stable and Idle states, the states of the following fields do not change of	
R <sub>TZSRP</sub> When the trace unit becomes disabled, the trace unit transitions from the Running state to the Unstal         R <sub>CZHWF</sub> The trace unit transitions from the Unstable state to the Stable state in a finite amount of time.         R <sub>BPTKT</sub> While the trace unit is in the Stable and Idle states, the states of the following fields do not change of the follo	ate.
R <sub>CZHWF</sub> The trace unit transitions from the Unstable state to the Stable state in a finite amount of time.         R <sub>BPTKT</sub> While the trace unit is in the Stable and Idle states, the states of the following fields do not change of the following fie	
R <sub>BPTKT</sub> While the trace unit is in the Stable and Idle states, the states of the following fields do not change of	ole state.
direct writes or external writes:	ther than via

- TRCVICTLR.SSSTATUS.
- TRCSEQSTR.STATE.
- TRCCNTVR<n>.VALUE.
- TRCSSCSR<n>.STATUS.
- TRCRSR.EVENT.
- TRCRSR.EXTIN.
- TRCRSR.TA.

I<sub>TDLZL</sub> The trace unit programmers' model state can be safely read when in any of the Stable or Idle states.

R<sub>TRZCP</sub> When the trace unit becomes fully idle and both of the following are true, the trace unit transitions from the Stable state to the Idle state:

- The trace unit is drained of any trace.
- With the exception of the programming interfaces, all external interfaces on the trace unit are quiescent.



Figure D8.1: Trace unit programming states

State	TRCSTATR.IDLE	TRCSTATR.PMSTABLE	Trace unit enabled
Idle	0b1	0b1	No
Enabling	0b1	UNKNOWN	Yes
Running	0b0	UNKNOWN	Yes
Unstable	0b0	0d0	No
Stable	000	0b1	No

#### Table D8.2: Trace unit programming states

R<sub>RWYQD</sub> While the trace unit is not in the Idle state, direct writes and external writes to the trace unit registers are CONSTRAINED UNPREDICTABLE, except for the following registers:

- TRCPRGCTLR.
- TRCCLAIMSET.
- TRCCLAIMCLR.

This CONSTRAINED UNPREDICTABLE behavior is one of the following:

- The write is ignored.
- The register takes an UNKNOWN value.

The trace byte stream might also be corrupted and analysis of the byte stream might be impossible.

R<sub>MDZDN</sub> While the trace unit is not in the Idle or Running states, changing the value of TRCPRGCTLR.EN is CONSTRAINED UNPREDICTABLE.

This CONSTRAINED UNPREDICTABLE behavior is one of the following:

- The write is ignored.
- The register takes an UNKNOWN value.

#### $I_{PRQRD}$ For more information, see:

- D6.2.1 Behavior on enabling.
- D6.2.2 Behavior on disabling.
- Access permissions on the corresponding register page.

IFJPCNFigure D8.2 shows the procedure that must be used when programming the trace unit registers using the External<br/>Debugger interface.

Chapter D8. Register Description D8.3. Trace unit programming states



Figure D8.2: External Debugger Interface programming procedure

I<sub>ZGJRF</sub> Figure D8.3 shows the procedure that is used when programming the trace unit registers using the System instruction interface.

Chapter D8. Register Description D8.3. Trace unit programming states



Figure D8.3: System instruction programming procedure

# D8.4 External debug registers

# D8.4.1 Trace registers, external debug register map

Offset	Access	Register	Description
0x004	R/W	TRCPRGCTLR	Programming Control Register
0x00C	RO	TRCSTATR	Trace Status Register
0x010	R/W	TRCCONFIGR	Trace Configuration Register
0x018	R/W	TRCAUXCTLR	Auxiliary Control Register
0x020	R/W	TRCEVENTCTL0R	Event Control 0 Register
0x024	R/W	TRCEVENTCTL1R	Event Control 1 Register
0x028	R/W	TRCRSR	Resources Status Register
0x02C	R/W	TRCSTALLCTLR	Stall Control Register
0x030	R/W	TRCTSCTLR	Timestamp Control Register
0x034	R/W	TRCSYNCPR	Synchronization Period Register
0x038	R/W	TRCCCCTLR	Cycle Count Control Register
0x03C	R/W	TRCBBCTLR	Branch Broadcast Control Register
0x040	R/W	TRCTRACEIDR	Trace ID Register
0x044	R/W	TRCQCTLR	Q Element Control Register
0x080	R/W	TRCVICTLR	ViewInst Main Control Register
0x084	R/W	TRCVIIECTLR	ViewInst Include/Exclude Control Register
0x088	R/W	TRCVISSCTLR	ViewInst Start/Stop Control Register
0x08C	R/W	TRCVIPCSSCTLR	ViewInst Start/Stop PE Comparator Control Register
0x100+4×n	R/W	TRCSEQEVR	Sequencer State Transition Control Register
0x118	R/W	TRCSEQRSTEVR	Sequencer Reset Control Register
0x11C	R/W	TRCSEQSTR	Sequencer State Register
0x120+4×n	R/W	TRCEXTINSELR	External Input Select Register
0x140+4×n	R/W	TRCCNTRLDVR	Counter Reload Value Register
0x150+4×n	R/W	TRCCNTCTLR	Counter Control Register
0x160+4×n	R/W	TRCCNTVR	Counter Value Register
0x180	RO	TRCIDR8	ID Register 8
0x184	RO	TRCIDR9	ID Register 9
0x188	RO	TRCIDR10	ID Register 10
0x18C	RO	TRCIDR11	ID Register 11
0x190	RO	TRCIDR12	ID Register 12
0x194	RO	TRCIDR13	ID Register 13

Offset	Access	Register	Description
0x1C0	R/W	TRCIMSPEC0	IMP DEF Register 0
$0x1C0+4\times n$	R/W	TRCIMSPEC	IMP DEF Register
0x1E0	RO	TRCIDR0	ID Register 0
0x1E4	RO	TRCIDR1	ID Register 1
0x1E8	RO	TRCIDR2	ID Register 2
0x1EC	RO	TRCIDR3	ID Register 3
0x1F0	RO	TRCIDR4	ID Register 4
0x1F4	RO	TRCIDR5	ID Register 5
0x1F8	RO	TRCIDR6	ID Register 6
0x1FC	RO	TRCIDR7	ID Register 7
0x200+4×n	R/W	TRCRSCTLR	Resource Selection Control Register
0x280+4×n	R/W	TRCSSCCR	Single-shot Comparator Control Register
0x2A0+4×n	R/W	TRCSSCSR	Single-shot Comparator Control Status Register
$0x2C0+4\times n$	R/W	TRCSSPCICR	Single-shot Processing Element Comparator Input Control Register
0x400+8×n	R/W	TRCACVR[31:0]	Address Comparator Value Register, bits[31:0]
0x404+8×n	R/W	TRCACVR[63:32]	Address Comparator Value Register, bits[63:32]
0x480+8×n	R/W	TRCACATR[31:0]	Address Comparator Access Type Register , bits[31:0]
0x484+8×n	R/W	TRCACATR[63:32]	Address Comparator Access Type Register , bits[63:32]
0x600+8×n	R/W	TRCCIDCVR[31:0]	Context Identifier Comparator Value Registers , bits[31:0]
0x604+8×n	R/W	TRCCIDCVR[63:32]	Context Identifier Comparator Value Registers , bits[63:32]
0x640+8×n	R/W	TRCVMIDCVR[31:0]	Virtual Context Identifier Comparator Value Register , bits[31:0]
0x644+8×n	R/W	TRCVMIDCVR[63:32]	Virtual Context Identifier Comparator Value Register, bits[63:32]
0x680	R/W	TRCCIDCCTLR0	Context Identifier Comparator Control Register 0
0x684	R/W	TRCCIDCCTLR1	Context Identifier Comparator Control Register 1
0x688	R/W	TRCVMIDCCTLR0	Virtual Context Identifier Comparator Control Register 0
0x68C	R/W	TRCVMIDCCTLR1	Virtual Context Identifier Comparator Control Register 1
0xFA0	R/W	TRCCLAIMSET	Claim Tag Set Register
0xFA4	R/W	TRCCLAIMCLR	Claim Tag Clear Register

# D8.4.2 Management registers, external debug register map

Offset	Access	Register	Description
0x304	RO	TRCOSLSR	Trace OS Lock Status Register
0x310	R/W	TRCPDCR	PowerDown Control Register
0x314	RO	TRCPDSR	PowerDown Status Register

Offset	Access	Register	Description
0xF00	R/W	TRCITCTRL	Integration Mode Control Register
0xFA8	RO	TRCDEVAFF[31:0]	Device Affinity Register, bits[31:0]
0xFAC	RO	TRCDEVAFF[63:32]	Device Affinity Register, bits[63:32]
0xFB0	WO	TRCLAR	Lock Access Register
0xFB4	RO	TRCLSR	Lock Status Register
0xFB8	RO	TRCAUTHSTATUS	Authentication Status Register
0xFBC	RO	TRCDEVARCH	Device Architecture Register
0xFC0	RO	TRCDEVID2	Device Configuration Register 2
0xFC4	RO	TRCDEVID1	Device Configuration Register 1
0xFC8	RO	TRCDEVID	Device Configuration Register
0xFCC	RO	TRCDEVTYPE	Device Type Register
0xFD0	RO	TRCPIDR4	Peripheral Identification Register 4
0xFD4	RO	TRCPIDR5	Peripheral Identification Register 5
0xFD8	RO	TRCPIDR6	Peripheral Identification Register 6
0xFDC	RO	TRCPIDR7	Peripheral Identification Register 7
0xFE0	RO	TRCPIDR0	Peripheral Identification Register 0
0xFE4	RO	TRCPIDR1	Peripheral Identification Register 1
0xFE8	RO	TRCPIDR2	Peripheral Identification Register 2
0xFEC	RO	TRCPIDR3	Peripheral Identification Register 3
0xFF0	RO	TRCCIDR0	Component Identification Register 0
0xFF4	RO	TRCCIDR1	Component Identification Register 1
0xFF8	RO	TRCCIDR2	Component Identification Register 2
0xFFC	RO	TRCCIDR3	Component Identification Register 3

# D8.4.3 Integration registers

# Table D8.5: Integration registers, external debug register map

Offset	Access	Register	Description
0xE80 <b>to</b>	R/W	-	Reserved for IMPLEMENTATION DEFINED integration and topology
0xEFC			detection registers.

# Chapter D9 Trace Analyzer

This chapter describes a simple trace decompressor.

Trace Stream Parsing Speculation Transaction Mispredict Analysis

#### Figure D9.1: Stages of trace decompression

# **Rules-based writing**

Rules within this section refer only to the trace analyzer and are not requirements for the trace unit. The rules in this section ensure that trace the analyzer works with all possible ETE trace units, but trace analyzers can be tailored for specific implementations.

# **D9.1 Introduction**

# D9.1.1 Using Trace Info elements to start trace analysis

After the trace analyzer has located an Alignment Synchronization packet and synchronized with the trace byte stream, it must search for the following elements to begin to analyze the trace byte stream:

- 1. A Trace Info element.
- 2. A Context element and a Target Address element.
- IFCGKX
   The trace unit might not generate a Context element and Target Address element immediately after it generates a Trace Info element.
- $I_{BWQGD}$  If a *Cancel element* cancels a *Trace Info element* then the trace analyzer can still use the information from the discarded *Trace Info element*, but if the *Context element* and *Target Address element* are also discarded, then the trace analyzer must wait for the trace unit to generate a new *Context element* and *Target Address element*.

### D9.1.2 Encountering Trace Info elements after trace analysis has started

The trace unit might generate *Trace Info elements* periodically, as a result of trace protocol synchronization requests. This is useful if trace is stored in a circular buffer, because it provides multiple points where trace analysis can start.

After a trace analyzer observes the first *Trace Info element*, it can ignore subsequent *Trace Info elements* in the same trace session because the static trace programming cannot change and the speculation depth is updated by other element types during the trace session.

## **D9.1.3 Decompression information**

To decompress a trace byte stream, the trace analyzer requires a number of values which differ between implementations. All the information required by the decompressor to analyze the trace byte stream is provided in the TRCIDR0 to TRCIDR13 registers.

Table D9.1 lists the static variables required by the decompressing stages and the fields that provide this information.

Table D9.1: Static trace unit informatio
--

Variable	ID Field	Stage
Commit Mode	TRCIDR0.COMMOPT	1
Virtual context identifier size	TRCIDR2.VMIDSIZE	1
Maximum speculation depth	TRCIDR8.MAXSPEC	1
Transactional Memory support	TRCIDR0.COMMTRANS	1 & 2
WFx Instructions	TRCIDR2.WFXMODE	3

# D9.2 Stage 1 - Parsing the byte stream

The first stage of analyzing the trace is to convert from the bits of the trace byte stream to the elements that are encoded in that trace byte stream.

The ETE architecture enables a trace unit to use techniques that can reduce the trace bandwidth and trace storage requirements. Some of these techniques require the trace analyzer to retain some information between packets so that it can successfully analyze future packets.

### D9.2.1 Retained state

- $\mathbb{R}_{ZPQMY}$  The trace analyzer maintains an independent copy of the address history buffer of the last three *Target Address elements*.
- $I_{HDKHN}$  The address history buffer in the trace analyzer is required to reconstruct the *Target Address elements* from the trace byte stream.
- R<sub>JBGCR</sub> The trace analyzer must maintain the current speculation depth of the parsed trace byte stream.
- $R_{HDJJV}$  The trace analyzer must have the maximum speculation depth supported by the trace unit.
- R<sub>RZNPD</sub> The trace analyzer maintains a copy of the last *Timestamp element* value decompressed.
- INPCCX
   The last *Timestamp element* value in the trace analyzer is required to reconstruct the full timestamp value for a Timestamp Packet.
- R<sub>ZPNYS</sub> The trace analyzer must maintain a copy of the context:
  - Context identifier.
  - Virtual context identifier.
  - AArch64 or AArch32 state
  - Exception level
  - Security state
- $R_{MWFSN}$  The trace analyzer must maintain a copy of the cycle count threshold.

### D9.2.1.1 InstructionParserState

```
// InstructionParserState
// State of the instruction parser.
type InstructionParserState is (
   bits(64) timestamp,
                                // The most recently broadcast timestamp value.
   // The Address History Buffer.
   array [0..2] of AddressHistoryBufferEntry address_history_buffer,
    // Context parameters.
   bits(32) context_id,
                                // Most recently broadcast Context ID.
   bits(32) vmid,
                                // Most recently broadcast VMID.
   bits(2) exception_level,
SecurityLevel security,
                               // Most recently broadcast Exception level.
                               // Most recently broadcast Security state.
   boolean sixty_four_bit,
                                // Most recently broadcast AArch state
                                // (32 or 64?).
```

#### Chapter D9. Trace Analyzer D9.2. Stage 1 - Parsing the byte stream

```
// Speculation
integer current_spec_depth, // The current speculation depth.
boolean T, // The current transactional state.
// Trace Session static
integer cc_threshold, // Cycle count threshold value.
// Static state
integer max_spec_depth, // The maximum speculation depth.
boolean commit_mode, // Commit mode.
boolean comm_trans // How transactions traced.
```

# D9.2.2 Parsing

)

The first stage of the decompressor is to convert from the trace byte stream to trace element stream. The trace byte stream can start at the an Alignment Sync packet boundary.

#### D9.2.2.1 Parse\_Trace()

```
// Parse_Trace()
// =======
// Parses a trace bytestream generated by an ETE trace unit.
Parse_Trace(bits(S) stream)
    repeat
        header = ReadAndConsume(8, stream);
        LogDecompressor(PARSE, DSTATE.stream_ptr ++ " Header " ++ header);
        case header of
            when '00000000' Parse_ExtensionPacket(header, stream);
            when '00000001' Parse_TraceInfoPacket(header, stream);
            when '0000001x' Parse_TimestampPacket(header, stream);
            when '00000100' TraceOnPacket();
            when '00000110'
                            Parse_ExceptionPacket(header, stream);
            when '00001010'
                            TransactionStartPacket();
            when '00001011'
                            TransactionCommitPacket();
            when '0000110x' Parse_CycleCountPackets(header, stream);
            when '0000111x' Parse_CycleCountPackets(header, stream);
            when '0001xxxx' Parse_CycleCountPackets(header, stream);
            when '00101101' Parse_CommitPacket(header, stream);
            when '0010111x' Parse_CancelPackets(header, stream);
            when '001100xx'
                            Parse_MispredictPacket(header, stream);
            when '001101xx' Parse_CancelPackets(header, stream);
            when '00111xxx' Parse_CancelPackets(header, stream);
            when '01110000'
                            // Ignore packet
            when '0111xxxx' Parse_EventTracingPacket (header, stream);
            when '1000000x' Parse_ContextPacket(header, stream);
            when '1000001x'
                             Parse_AddressWithContextPacket(header, stream);
            when '10000101'
                             Parse_AddressWithContextPacket(header, stream);
            when '10000110'
                             Parse_AddressWithContextPacket(header, stream);
            when '1001000x'
                             Parse_TargetAddressPacket(header, stream);
```

```
when '10010010' Parse_TargetAddressPacket(header, stream);
        when '100101xx' Parse_TargetAddressPacket(header, stream);
        when '1001100x' Parse_TargetAddressPacket(header, stream);
        when '1001101x'
                        Parse_TargetAddressPacket(header, stream);
        when '10011101' Parse_TargetAddressPacket(header, stream);
        when '10011110' Parse_TargetAddressPacket(header, stream);
        when '1010xxxx' Parse_QPacket(header, stream);
        when '101100xx' Parse_SourceAddressPacket (header, stream);
        when '1011010x' Parse SourceAddressPacket(header,stream);
        when '1011011x' Parse_SourceAddressPacket(header, stream);
        when '1011100x' Parse_SourceAddressPacket(header, stream);
        when 'llxxxxxx' Parse_AtomPackets(header, stream);
                        ReservedEncoding();
        otherwise
until EndOfStream(stream);
```

return;

# D9.2.3 Alignment Sync packet

The Alignment Sync packet is a unique sequence of bits that identifies the boundary of another packet. The unique sequence is a header byte, Ob00000000, followed by a minimum of ten payload bytes of Ob00000000 and one final payload byte of Ob100000000.

# D9.2.3.1 Parse\_ExtensionPacket()

```
// Parse_ExtensionPacket()
// _____
// Parses Alignment Synchronization, Discard and Overflow packets.
Parse_ExtensionPacket(bits(8) header, bits(S) stream)
    extension = ReadAndConsume(8, stream);
    case extension of
        when '00000000'
                                        // A-sync
           while extension == '00000000' do
                extension = ReadAndConsume(8, stream);
            if extension != '10000000' then
                ReservedEncoding();
            LogDecompressor(PARSE, "ASYNC");
        when '00000011'
                                        // Discard
            LogDecompressor (PARSE, "DISCARD");
            DiscardPacket();
        when '00000101'
                                       // Overflow
           LogDecompressor(PARSE, "OVERFLOW");
            OverflowPacket();
        otherwise
            ReservedEncoding();
```

Chapter D9. Trace Analyzer D9.2. Stage 1 - Parsing the byte stream

return;

# D9.2.4 Discard

 $R_{RVFVY}$  The current speculation depth must be reset to 0.

# D9.2.4.1 DiscardPacket()

# D9.2.5 Overflow

An Overflow instruction trace packet is output whenever a trace unit buffer overflow occurs, which means that some of the trace might be lost, and that tracing is inactive until the overflow condition clears.

# D9.2.5.1 OverflowPacket()

return;

# D9.2.6 Trace Info

I\_JMXMPA Trace Info packet indicates where the compression algorithms used by the trace unit have been set to a known<br/>architectural state. As the architectural state of the compression algorithms is known a trace analyzer can start<br/>decompression of the trace byte stream at this point.

If the trace unit exposes some trace speculation to the trace analyzer then the trace info packet indicates the trace speculation depth at this point in the trace element stream.

If the trace analyzer starts analysis where the trace speculation depth is nonzero then the analyzer should ignore speculation depth of *Commit elements*.

R<sub>PKZKZ</sub> A Trace Info Packet sets all entries of the address history buffer to have an address of 0x0 and to sub\_isa of ISO.

R<sub>LPYLR</sub> The current\_spec\_depth is set to the speculation depth indicated in the trace info element.

# D9.2.6.1 Parse\_TraceInfoPacket()

```
// Parse_TraceInfoPacket()
// Parses a Trace Info packet.
Parse_TraceInfoPacket(bits(8) header, bits(S) stream)
   bits(8) INFO = Zeros();
   bits(96) SPEC = Zeros();
   bits(96) CYCT = Zeros();
   bits(8) PLCTL = ReadAndConsume(8, stream);
    // Extract the INFO section if present
    if PLCTL<0> == '1' then
       INFO = ReadAndConsume(8, stream);
    // Extract the SPEC section if present
   if PLCTL<2> == '1' then
       SPEC = ULEB128(stream);
    // Extract the CYCT section if present
   if PLCTL<3> == '1' then
       CYCT = ULEB128 (stream);
   TraceInfoPacket(PLCTL, INFO, SPEC, CYCT);
    return;
```

# D9.2.6.2 TraceInfoPacket()

```
TraceInfoPacket (bits (8) PLCTL,
               bits(8) INFO,
                bits(SN) SPEC,
                bits(CN) CYCT)
    DSTATE.IA.timestamp = Zeros();
    DSTATE.IA.context_id = Zeros();
    DSTATE.IA.vmid = Zeros();
    DSTATE.IA.exception_level = EL0;
    DSTATE.IA.security = SecurityLevel_SECURE;
    DSTATE.IA.sixty_four_bit = FALSE;
    AddressHistoryBuffer.Reset();
    cc_threshold = if INFO<0> == '1' then UInt(CYCT) else 0;
    DSTATE.IA.current_spec_depth = UInt(SPEC);
    Emit(TraceInfoElement(INFO<0> == '1',
                                              // cc_enabled
                            cc_threshold,
                            DSTATE.IA.current_spec_depth,
                            INFO < 6 > = (1'));
```

return;

## D9.2.7 Trace On

The Trace On packet indicates that there has been a discontinuity in the instruction trace element stream. It is output whenever a gap occurs, after the gap occurs. This means that a Trace On packet is output:

- When trace generation becomes operative, after the first A-Sync and Trace Info packets but before any packet types that indicate any *P0 elements*.
- After a trace unit buffer overflow. Again, the Trace On packet is output after the A-Sync and Trace Info packets but before any packet types that indicate any *P0 elements*.
- After gaps caused by filtering. For example, if filtering is applied to the generation of the trace element stream, so that the trace unit only generates trace for a particular program code sequence, the trace unit might spend much of its time in an inactive state, only generating trace periodically. In this case, a Trace On packet is output after each discontinuity in the trace element stream. The Trace On packet must be output before any packet types that indicate any *P0 elements*.

# D9.2.7.1 TraceOnPacket()

# D9.2.8 Speculation

Chapter D9. Trace Analyzer D9.2. Stage 1 - Parsing the byte stream

 $R_{PSHDJ}$  The *Commit element* must modify the current speculation depth.

# D9.2.8.1 Parse\_CommitPacket()

# D9.2.8.2 CommitPacket()

R<sub>NQHYR</sub>

The Cancel element must modify the current speculation depth.

# D9.2.8.3 Parse\_CancelPackets()

```
// Parse_CancelFormatPackets()
// Parses all the various Cancel packets.
Parse_CancelPackets(bits(8) header, bits(S) stream)
   LogDecompressor (PARSE, "CANCEL");
   case header of
       when '0010111x'
                             // Cancel Format 1
           M = header < 0 >;
           bits(32) CANCEL = ULEB128(stream);
           CancelFormat1Packet(M, CANCEL);
       when '001101xx'
                              // Cancel Format 2
           A2 = header<1:0>;
           CancelFormat2Packet(A2);
       when '00111xxx'
                              // Cancel Format 3
           A = header < 0 >;
           CC = header < 2:1>;
           CancelFormat3Packet(CC, A);
```

Chapter D9. Trace Analyzer D9.2. Stage 1 - Parsing the byte stream

return;

# D9.2.8.4 CancelFormat1Packet()

return;

# D9.2.8.5 CancelFormat2Packet()

```
// CancelFormat2Packet()
// Processes a Cancel packet, format 2.
CancelFormat2Packet(bits(2) A)
   case A of
       when '01'
           HandleAtom(Atom_E);
       when '10'
           HandleAtom(Atom E);
           HandleAtom(Atom_E);
       when '11'
           HandleAtom(Atom_N);
   count = 1;
   Emit(CancelElement(count));
   UpdateSpecDepth(-count);
   Emit(MispredictElement());
   return;
```

# D9.2.8.6 CancelFormat3Packet()

```
HandleAtom(Atom_E);
count = UInt(CC) + 2;
Emit(CancelElement(count));
UpdateSpecDepth(-count);
Emit(MispredictElement());
return;
```

# D9.2.9 Mispredict

```
D9.2.9.1 Parse_MispredictPacket()
```

# D9.2.9.2 MispredictPacket()

# D9.2.10 Atom Packets

R<sub>RVVFW</sub> Each *Atom element* decoded from an Atom packet must increment the current speculation depth of this stage of the decompressor

# D9.2.10.1 Parse\_AtomPackets()

```
// Parse_AtomPackets()
// Parses all the various Atom packets.
Parse_AtomPackets(bits(8) header, bits(S) stream)
    LogDecompressor(PARSE, "ATOM");
    case header of
       when '1111011x'
                                       // Atom Format 1
           bit A = header<0>;
           AtomFormat1Packet(A);
        when '110110xx'
                                      // Atom Format 2
           bits(2) A = header<1:0>;
           AtomFormat2Packet(A);
        when '11111xxx'
                                       // Atom Format 3
           bits(3) A = header<2:0>;
           AtomFormat3Packet(A);
        when '110111xx'
                                       // Atom Format 4
           bits(2) A = header<1:0>;
           AtomFormat4Packet(A);
        when '11110101'
                                       // Atom Format 5.1
           AtomFormat5_1Packet();
        when '11010101', '11010110', '11010111' // Atom Format 5.2
           bits(2) A = header<1:0>;
           AtomFormat5_2Packet(A);
        when 'llxxxxx'
                                       // Atom Format 6
           bit A = header<5>;
           bits(5) COUNT = header<4:0>;
           AtomFormat6Packet(A, COUNT);
```

return;

# D9.2.10.2 AtomFormat1Packet()

HandleAtom(Atom\_N);

return;

# D9.2.10.3 AtomFormat2Packet()

return;

# D9.2.10.4 AtomFormat3Packet()

return;

# D9.2.10.5 AtomFormat4Packet()

```
HandleAtom (Atom_N);
HandleAtom (Atom_N);
HandleAtom (Atom_N);
when '10'
HandleAtom (Atom_N);
HandleAtom (Atom_E);
HandleAtom (Atom_E);
when '11'
HandleAtom (Atom_E);
HandleAtom (Atom_E);
HandleAtom (Atom_E);
HandleAtom (Atom_E);
HandleAtom (Atom_N);
```

return;

# D9.2.10.6 AtomFormat5\_1Packet()

# D9.2.10.7 AtomFormat5\_2Packet()

```
// AtomFormat5_2Packet()
// Processes an Atom packet, format 5.2.
AtomFormat5_2Packet(bits(2) A)
    case A of
       when '01'
           HandleAtom(Atom_N);
           HandleAtom(Atom_N);
           HandleAtom(Atom_N);
           HandleAtom(Atom_N);
           HandleAtom(Atom_N);
       when '10'
           HandleAtom(Atom_N);
           HandleAtom(Atom_E);
           HandleAtom(Atom_N);
           HandleAtom(Atom_E);
           HandleAtom(Atom_N);
```
Chapter D9. Trace Analyzer D9.2. Stage 1 - Parsing the byte stream

```
when '11'
HandleAtom(Atom_E);
HandleAtom(Atom_N);
HandleAtom(Atom_E);
HandleAtom(Atom_N);
HandleAtom(Atom_E);
```

return;

# D9.2.10.8 AtomFormat6Packet()

return;

# D9.2.11 Q Packets

 $R_{RZFZW}$  The *Q* element must increment the current speculation depth at this stage of the decompressor.

#### D9.2.11.1 Parse\_QPacket()

```
count = ULEB128(stream);
    QPacket(TYPE, entry, count);
when '0110'
   ShortAddressBytes(IS1, stream);
    count = ULEB128(stream);
    QPacket(TYPE, entry, count);
when '1010', '1011'
   LongAddressBytes(header, stream);
    count = ULEB128(stream);
    QPacket(TYPE, entry, count);
when '1100'
    count = ULEB128(stream);
    QPacket(TYPE, UNKNOWN_ADDRESS, count);
when '1111'
   QPacket(TYPE, UNKNOWN_ADDRESS, UNKNOWN_COUNT);
otherwise
   ReservedEncoding();
```

```
return;
```

# D9.2.11.2 QPacket()

return;

Chapter D9. Trace Analyzer D9.2. Stage 1 - Parsing the byte stream

#### D9.2.12 Source Address Packets

```
D9.2.12.1 Parse_SourceAddressPacket()
```

```
// Parse_SourceAddressPacket()
// Parses a Source Address packet.
Parse_SourceAddressPacket(bits(8) header, bits(S) stream)
    AddressHistoryBufferEntry entry = AddressHistoryBuffer.Get(0);
    case header of
        when '10111000'
            data1 = ReadAndConsume(8, stream);
            data2 = ReadAndConsume(8, stream);
            data3 = ReadAndConsume(48, stream);
            entry.sub_isa = IS0;
            entry.address<63:0> = data3:data2<6:0>:data1<6:0>:'00';
            AddressHistoryBuffer.Add (entry);
            AddressHistoryBuffer.Add (entry);
            UpdateSpecDepth(1);
            Emit(SourceAddressElement(entry));
        when '10111001'
           data11 = ReadAndConsume(8, stream);
            data21 = ReadAndConsume(56, stream);
            a = entry;
            entry.sub_isa = IS1;
            entry.address<63:0> = data21:data11<6:0>:'0';
            AddressHistoryBuffer.Add (entry);
            UpdateSpecDepth(1);
            Emit(SourceAddressElement(entry));
        when '10110110'
            data12 = ReadAndConsume(8, stream);
            data22 = ReadAndConsume(8, stream);
            data32 = ReadAndConsume(16, stream);
            a = entry;
            entry.sub_isa = IS0;
            entry.address<31:0> = data32:data22<6:0>:data12<6:0>:'00';
            AddressHistoryBuffer.Add (entry);
            UpdateSpecDepth(1);
            Emit(SourceAddressElement(entry));
        when '10110111'
            data13 = ReadAndConsume(8, stream);
            data23 = ReadAndConsume(24, stream);
            a = entry;
            entry.sub_isa = IS1;
            entry.address<31:0> = data23:data13<6:0>:'0';
            AddressHistoryBuffer.Add (entry);
            UpdateSpecDepth(1);
```

```
Emit(SourceAddressElement(entry));
when '10110100'
   data14 = ReadAndConsume(8, stream);
   a = entry;
   entry.sub_isa = IS0;
    if data14<7> == '1' then
        data24 = ReadAndConsume(8, stream);
        entry.address<16:0> = data24<7:0>:data14<6:0>:'00';
    else
        entry.address<8:0> = data14<6:0>:'00';
    AddressHistoryBuffer.Add (entry);
    UpdateSpecDepth(1);
    Emit (SourceAddressElement (entry));
when '10011101'
   data15 = ReadAndConsume(8, stream);
    a = entry;
   entry.sub_isa = IS0;
   if data15<7> == '1' then
        data25 = ReadAndConsume(8, stream);
        entry.address<15:0> = data25<7:0>:data15<6:0>:'0';
    else
        entry.address<7:0> = data15<6:0>:'0';
    AddressHistoryBuffer.Add(entry);
    UpdateSpecDepth(1);
    Emit(SourceAddressElement(entry));
when '101100xx'
                            // Exact match
    q = UInt(header<1:0>);
   entry = AddressHistoryBuffer.Get(q);
   AddressHistoryBuffer.Add (entry);
   UpdateSpecDepth(1);
    Emit(SourceAddressElement(entry));
```

return;

#### D9.2.13 Exceptions

R<sub>SRPFR</sub> The *Exception element* must increment the current speculation depth at this stage of the decompressor.

#### D9.2.13.1 Parse\_ExceptionPacket()

```
Parse_ExceptionPacket(bits(8) header, bits(S) stream)
    payload = ReadAndConsume(8, stream);
    bits(2) E;
    E < 0 > = payload < 0 >;
    E < 1 > = payload < 6 >;
    bits(5) TYPE = payload<5:1>;
    bits(8) AH;
    LogDecompressor(PARSE, "EXCEPTION");
    if E == '01' || E == '10' then
        // Treat the ADDRESS bytes as an Address packet, including
        // updating the address registers.
        AH = ReadAndConsume(8, stream);
        case AH of
            when '1001000x', '10010010'
                                                        // Exact Match.
                ExactMatchBytes(AH, stream);
            when '10010101'
                                                         // Short Address ISO.
                ShortAddressBytes(IS0, stream);
            when '10010110'
                                                         // Short Address IS1.
                ShortAddressBytes(IS1, stream);
            when '1001101x', '10011101', '10011110'
                                                         // Long Address.
                LongAddressBytes(AH, stream);
            when '1000001x', '10000101', '10000110'
                                                         // Long Address with
                                                         // Context.
                LongAddressBytes(AH, stream);
                ContextBytes(stream);
            when '01110000'
                                                         // Unknown address
                UnknownAddressHistoryBuffer();
        ExceptionPacket(E, TYPE, AH);
    else
        ReservedEncoding();
```

return;

# D9.2.13.2 ExceptionPacket()

```
Chapter D9. Trace Analyzer
D9.2. Stage 1 - Parsing the byte stream
```

```
when '01'
       if TYPE == '11000' then
            Emit(TransactionFailureElement());
        else
           Emit(ExceptionElement(UInt(TYPE), entry.address));
    when '10'
       // The new context and address must now be Emitted.
        if AH<7:4> == '1000' then // Long Address with Context
            Emit(ContextElement(DSTATE.IA.context id,
                                DSTATE.IA.vmid,
                                DSTATE.IA.exception_level,
                                DSTATE.IA.security,
                                DSTATE.IA.sixty_four_bit));
        Emit(TargetAddressElement(entry));
        if TYPE == '00000' && DSTATE.IA.T then
            Emit(TransactionFailureElement());
            Emit(ExceptionElement(UInt(TYPE), entry.address));
        elsif TYPE == '11000' then
            Emit(TransactionFailureElement());
        else
            Emit(ExceptionElement(UInt(TYPE), entry.address));
    otherwise
        ReservedEncoding();
UpdateSpecDepth(1);
return;
```

#### D9.2.14 Address and context

D9.2.14.1 Parse\_TargetAddressPacket()

```
LogDecompressor(PARSE, "SHORT_ADDRESS");
ShortAddressBytes(IS1, stream);
when '1001000x', '10010010' // Exact match
LogDecompressor(PARSE, "EXACT_MATCH");
ExactMatchBytes(header, stream);
AddressHistoryBufferEntry entry = AddressHistoryBuffer.Get(0);
Emit(TargetAddressElement(entry));
return;
```

# D9.2.14.2 LongAddressBytes()

```
// LongAddressBytes()
// Reads and parses the long address form used in some packets.
LongAddressBytes(bits(8) header, bits(S) stream)
   case header<2:0> of
       when '010'
                    // 32-bit IS0
           data32_is0 = ReadAndConsume(16, stream);
           A8_2 = data32_is0<6:0>; SBZ(data32_is0<7>);
           A15_9 = data32_is0<14:8>; SBZ(data32_is0<15>);
           bits(16) A31_16;
           A31_16 = POD(16, stream);
           LongAddressPacket (header, A31_16:A15_9:A8_2);
       when '011'
                       // 32-bit IS1
           data32_is1 = ReadAndConsume(8, stream);
           A7_1 = data32_is1<6:0>; SBZ(data32_is1<7>);
           A31_8 = POD(24, stream);
           LongAddressPacket(header, A31_8:A7_1);
       when '101'
                      // 64-bit IS0
           data64_is0 = ReadAndConsume(16, stream);
           A8_2 = data64_is0<6:0>;
           SBZ(data64_is0<7>);
           A15_9 = data64_is0<14:8>;
           SBZ(data64_is0<15>);
           A63_{16} = POD(48, stream);
           LongAddressPacket(header, A63_16:A15_9:A8_2);
       when '110'
                      // 64-bit IS1
           data64_is1 = ReadAndConsume(8, stream);
           A7_1 = data64_is1<6:0>; SBZ(data64_is1<7>);
           A63_8 = POD(56, stream);
           LongAddressPacket(header, A63_8:A7_1);
```

return;

#### D9.2.14.3 LongAddressPacket()

```
// LongAddressPacket()
// Parses the long form address used in some packets.
LongAddressPacket(bits(8) header, bits(AN) A)
   a = AddressHistoryBuffer.Get(0);
    // Called from a variety of packet types, so only look at bits <2:0> of
    // the header.
   case header<2:0> of
       when '010'
                               // 32-bit address, IS0
           assert(AN == 30);
           a.sub_isa = IS0;
           // address<63:32> unchanged
           a.address<31:2> = A<29:0>;
           a.address<1:0> = '00';
       when '011'
                               // 32-bit address, IS1
           assert(AN == 31);
           a.sub_isa = IS1;
           // address<63:32> unchanged
           a.address<31:1> = A<30:0>;
           a.address<0> = '0';
       when '101'
                               // 64-bit address, IS0
           assert(AN == 62);
           a.sub_isa = ISO;
           a.address<63:2> = A<61:0>;
           a.address<1:0> = '00';
       when '110'
                               // 64-bit address, IS1
           assert(AN == 63);
           a.sub_isa = IS1;
           a.address<63:1> = A<62:0>;
           a.address<0> = '0';
   UpdateAddressHistoryBuffer(a.address, a.sub_isa);
   return;
```

# D9.2.14.4 ShortAddressBytes()

# D9.2.14.5 ShortAddressPacket()

```
// ShortAddressPacket()
\ensuremath{//} Parses the short form address used in some packets.
ShortAddressPacket (SubISA sub isa, bits (AN) A)
    a = AddressHistoryBuffer.Get(0);
    assert (AN == 7 || AN == 15);
    case sub_isa of
       when IS0
                                               // IS0
           a.sub_isa = ISO;
           // address<63:AN+2> unchanged
            a.address<AN+1:0> = A:'00';
        when IS1
                                               // IS1
           a.sub_isa = IS1;
            // address<63:AN+1> unchanged
           a.address<AN:0> = A:'0';
    UpdateAddressHistoryBuffer(a.address, a.sub_isa);
    return;
```

# D9.2.14.6 ExactMatchBytes()

## D9.2.14.7 ExactMatchPacket()

 $R_{\text{TKBWR}}$ 

The *Context element* value is created by combining the value encoded in a Context Packet and the last *Context element* value.

#### D9.2.14.8 Parse\_AddressWithContextPacket()

#### return;

# D9.2.14.9 ContextBytes()

Chapter D9. Trace Analyzer D9.2. Stage 1 - Parsing the byte stream

```
ContextPacket('1', C, V, NS, SF, EL,
                          DSTATE.IA.vmid,
                          DSTATE.IA.context_id);
        when '01'
           bits(32) VMID;
           VMID = POD(32, stream);
            ContextPacket('1', C, V, NS, SF, EL,
                          VMID,
                          DSTATE.IA.context_id);
        when '10'
            context_id = POD(32, stream);
            ContextPacket('1', C, V, NS, SF, EL,
                          DSTATE.IA.vmid,
                          context_id);
        when '11'
           bits(32) VMID;
            VMID = POD(32, stream);
            context_id = POD(32, stream);
            ContextPacket('1', C, V, NS, SF, EL,
                          VMID,
                          context_id);
    return;
// Parse_ContextPacket()
// Parses a Context packet.
Parse_ContextPacket(bits(8) header, bits(S) stream)
   LogDecompressor (PARSE, "CONTEXT");
    P = header < 0 >;
   if P == '0' then
        ContextPacket (P, '0', '0', '0', '0', '00',
                      DSTATE.IA.vmid,
                      DSTATE.IA.context_id);
    else
        ContextBytes(stream);
    Emit(ContextElement(DSTATE.IA.context_id,
                         DSTATE.IA.vmid,
                         DSTATE.IA.exception_level,
                         DSTATE.IA.security,
                         DSTATE.IA.sixty_four_bit));
```

return;

# D9.2.14.10 ContextPacket()

```
ContextPacket (bit P,
             bit C,
              bit V,
              bit NS,
              bit SF,
              bits(2) EL,
              bits(32) VMID,
              bits(32) context_id)
    if P == '1' then
        if C == '1' then
            DSTATE.IA.context_id = context_id;
        if V == '1' then
            DSTATE.IA.vmid = VMID;
        LogDecompressor (PACKET,
                        "set context_id " ++ DSTATE.IA.context_id ++
                        ", vmid " ++ DSTATE.IA.vmid);
        DSTATE.IA.exception_level<1:0> = EL<1:0>;
        if NS == '1' then
            DSTATE.IA.security = SecurityLevel_NONSECURE;
        else
            DSTATE.IA.security = SecurityLevel_SECURE;
        DSTATE.IA.sixty_four_bit = (SF == '1');
```

return;

#### D9.2.15 Transactions

#### D9.2.15.1 TransactionStartPacket()

return;

# D9.2.15.2 TransactionCommitPacket()

Chapter D9. Trace Analyzer D9.2. Stage 1 - Parsing the byte stream

return;

#### D9.2.16 Timestamps

R<sub>KJNMB</sub>

The *Timestamp element* value is created by combining the value encoded in a Timestamp Packet and the last *Timestamp element* value.

#### D9.2.16.1 Parse\_TimestampPacket()

# D9.2.16.2 Parse\_CycleCountPackets()

```
// Parse_CycleCountPackets()
// Parses all the various Cycle Count packets.
Parse_CycleCountPackets(bits(8) header, bits(S) stream)
   LogDecompressor(PARSE, "CYCLE_COUNT");
   case header of
       when '0000111x'
                                       // Cycle Count format 1
           bit U = header<0>;
           bits(32) COMMIT = Zeros();
           bits(20) COUNT = Zeros();
           if TRCIDR0.COMMOPT == '0' then
               COMMIT = ULEB128 (stream);
           if U == '0' then
               COUNT = ULEB128 (stream);
           CycleCountFormat1Packet(U, COMMIT, COUNT);
       when '0000110x'
                                       // Cycle Count format 2
           bits(8) payload = POD(8, stream);
           bits(4) BBBB = payload<3:0>;
           if TRCIDR0.COMMOPT == '0' then
```

Chapter D9. Trace Analyzer D9.2. Stage 1 - Parsing the byte stream

```
bit F = header<0>;
bits(4) AAAA = payload<7:4>;
CycleCountFormat2Packet(F, AAAA, BBBB);
else
CycleCountFormat2Packet('1', '1111', BBBB);
when '0001xxxx' // Cycle Count format 3
bits(2) BB = header<1:0>;
if TRCIDR0.COMMOPT == '0' then
bits(2) AA = header<3:2>;
CycleCountFormat3Packet(AA, BB);
else
CycleCountFormat3Packet('00', BB);
```

return;

# D9.2.16.3 TimestampPacket()

return;

# D9.2.16.4 CycleCountFormat1Packet()

#### D9.2.16.5 CycleCountFormat2Packet()

# D9.2.16.6 CycleCountFormat3Packet()

return;

#### D9.2.17 Event Tracing

#### D9.2.17.1 Parse\_EventTracingPacket()

#### D9.2.17.2 EventTracingPacket()

return;

#### D9.2.18 Functions

#### D9.2.18.1 ReadAndConsume()

#### D9.2.18.2 HandleAtom()

# D9.2.18.3 UpdateSpecDepth()

Chapter D9. Trace Analyzer D9.2. Stage 1 - Parsing the byte stream

return;

#### D9.2.18.4 UpdateAddressHistoryBuffer()

#### D9.2.18.5 UnknownAddressHistoryBuffer()

```
return;
```

Chapter D9. Trace Analyzer D9.3. Stage 2 - Speculation Resolution

# D9.3 Stage 2 - Speculation Resolution

The resolution stage operates on the Elements in turn. The Elements are buffered until their resolution is determined.

#### D9.3.1 Emit()

```
// Emit()
// ======
Emit(Element e)
   e.committed = FALSE;
   case e.kind of
       when ELEM_TRACE_INFO
                                ProcessTraceInfo(e);
        // Speculation Support
        when ELEM_CANCEL
                                      ProcessCancel(e);
        when ELEM_COMMIT
                                      ProcessCommit(e);
        when ELEM_DISCARD
                                      ProcessDiscard(e);
        // Transactional Support
        when ELEM_TRANS_START
                                      ProcessTransactionStart(e);
        when ELEM TRANS COMMIT
                                      ProcessTransactionCommit(e);
        when ELEM_TRANS_FAILURE
                                      ProcessTransactionFailure(e);
        // Others
        otherwise
                           Stack(e);
```

#### D9.3.2 Trace Info element

- $I_{RJDHD}$  The *Trace Info element* can be used as a point to start decompression of the trace element stream. When the *Trace Info element* is generated there might still be some speculative *P0 elements*. The number of speculative *P0 elements* is indicated by the current speculation depth member of the *Trace Info element*.
- R<sub>JKLZY</sub> If the analysis of the trace starts with a *Trace Info element* with a non-zero current speculation depth the decompressor must ignore the *Commit element* or *Cancel elements* for these *P0 elements* as they will not have been observed by the decompressor.

#### D9.3.2.1 ProcessTraceInfo()

Chapter D9. Trace Analyzer D9.3. Stage 2 - Speculation Resolution

```
Stack(e);
return;
```

#### D9.3.3 Commit element

 $\mathbb{R}_{WGSCJ}$  The *Commit element* marks a number of *P0 elements* as resolved, and if at the head of the queue pass these elements onto the next stage of the decompressor.

#### D9.3.3.1 ProcessCommit()

```
// ProcessCommit()
// Processes a Commit element, committing the given number of speculative
// elements.
ProcessCommit(Element e)
    integer I = 0;
    LogDecompressor(SPEC, "committing " ++ e.payload.count ++ " elements");
    repeat
        if !ResolutionQueue.Aligned() then
            I = I + 1;
           ResolutionQueue.Align();
        else
            case ResolutionQueue.Front().kind of
                when ELEM_EXCEPTION, ELEM_ATOM, ELEM_Q, ELEM_SOURCE_ADDRESS
                   if !ResolutionQueue.Front().committed then
                        I = I + 1;
                    ProcessTransaction(ResolutionQueue.Front());
                    ResolutionQueue.PopFront();
                when ELEM_TRANS_START
                    if (TRCIDR0.COMMTRANS == '0' &&
                        !ResolutionQueue.Front().committed) then
                        I = I + 1;
                    ProcessTransaction(ResolutionQueue.Front());
                    ResolutionQueue.PopFront();
                otherwise
                   ProcessTransaction(ResolutionQueue.Front());
                    ResolutionQueue.PopFront();
        LogDecompressor(SPEC, "new spec depth " ++ ResolutionQueue.Length());
    until I == e.payload.count;
```

```
return;
```

#### D9.3.4 Cancel element

I<sub>NYYFS</sub> For example, if a *Cancel element* indicates that the three most recent *P0 elements* are canceled, then the trace analyzer must discard:

- The Cancel element.
- All elements back to, and including, the third most recent P0 element.
- Any Trace On elements encountered in that section of the element stream.
- R<sub>SPBCG</sub> When discarding *P0 elements* that have been canceled, a trace analyzer must also discard many other element types that occur in the element stream between the *Cancel element* and the oldest *P0 element* that the *Cancel element* cancels. Table D9.2 shows which elements must be discarded.

Element	Behavior on cancelation
Atom	Remove
Commit	Illegal
Context	Remove
Cycle Count	Process
Discard	Illegal
Exception	Remove
Event	Keep
Mispredict	Remove
Overflow	Illegal
Target Address	Remove
Source Address	Remove
Timestamp	Process
Trace Info	Keep
Trace On	Remove
Transaction Start	Remove
Transaction Failure	Remove

#### Table D9.2: Cancel Element Operation

R<sub>CBYHC</sub> When a *Cancel element* occurs, a trace analyzer must not discard *Cycle Count elements*.

R<sub>GZWHY</sub> When a *Cancel element* occurs, a trace analyzer must not discard ETEEvents.

R<sub>ZLVXG</sub> When a *Cancel element* occurs, a trace analyzer must discard *Mispredict elements*.

#### D9.3.4.1 ProcessCancel()

```
ProcessCancel (Element e)
    integer I = 0;
    LogDecompressor(SPEC, "canceling " ++ e.payload.count ++ " elements");
    repeat
        if !ResolutionQueue.Aligned() then
            I = I + 1;
            ResolutionQueue.Align();
        else
            case ResolutionQueue.Back().kind of
                when ELEM_ATOM, ELEM_EXCEPTION, ELEM_Q, ELEM_SOURCE_ADDRESS
                    if !ResolutionQueue.Back().committed then
                        I = I + 1;
                when ELEM_TRANS_START
                    if (TRCIDR0.COMMTRANS == '0' &&
                        !ResolutionQueue.Back().committed) then
                        I = I + 1;
                        TransactionQueue.EndTransaction();
                when ELEM_CYCLE_COUNT, ELEM_EVENT, ELEM_TRACE_INFO
                    AnalyzeElement(ResolutionQueue.Back());
                when ELEM_TIMESTAMP
                    AnalyzeElement(ResolutionQueue.Back());
            ResolutionQueue.PopBack();
    until I == e.payload.count;
    return;
```

# D9.3.5 Discard element

I<sub>LYPKS</sub> A *Discard element* indicates that tracing has become inactive while uncommitted *P0 elements* remain.

R<sub>YHRPG</sub>

# D9.3.5.1 ProcessDiscard()

The trace analyzer must cancel all speculative PO elements.

Chapter D9. Trace Analyzer D9.3. Stage 2 - Speculation Resolution

```
while !ResolutionQueue.Aligned() do
        ResolutionQueue.Align();
while ResolutionQueue.Length() > 0 do
        case ResolutionQueue.Back().kind of
        when ELEM_EVENT, ELEM_TRACE_INFO, ELEM_TIMESTAMP
        AnalyzeElement(ResolutionQueue.Back());
        ResolutionQueue.PopBack();
        otherwise
        ResolutionQueue.PopBack();
        TransactionQueue.EndTransaction();
        return;
```

#### D9.3.6 Stack

The Elements processed by this stage of the decompressor must be stored temporarily until the speculation has been resolved.

#### D9.3.6.1 Stack()

```
// Stack()
// ======
// Pushes an element onto the resolution queue.
// TODO: Move to ResolutionQueue.asl and rename to Enqueue
Stack(Element e)
LogElem(SPEC, e,
        "stacked element, new current depth " ++
        ResolutionQueue.Length());
ResolutionQueue.Push(e);
return;
```

Chapter D9. Trace Analyzer D9.4. Stage 2 - Transaction Resolution

# D9.4 Stage 2 - Transaction Resolution

#### D9.4.1 ProcessTransaction()

#### D9.4.2 Transaction Start element

#### D9.4.2.1 ProcessTransactionStart()

# D9.4.3 Transaction Commit element

D9.4.3.1 ProcessTransactionCommit()

# D9.4.4 Transaction Failure element

R<sub>XZBFV</sub> When a *Transaction Failure element* occurs, the trace analyzer must process the *Cycle Count elements* if it is maintaining a cumulative cycle count. Otherwise it must discard the *Cycle Count elements* that are associated with *P0 elements* within the transaction.

R<sub>KPKFL</sub> When a *Transaction Failure element* occurs, a trace analyzer must not discard the ETEEvents.

#### D9.4.4.1 ProcessTransactionFailure()

# D9.5 Stage 3 - Analysis

#### D9.5.1 AnalyzeElement()

```
// AnalyzeElement()
// Analyzes any element.
AnalyzeElement (Element e)
   case e.kind of
       when ELEM_TARGET_ADDRESS AnalyzeTargetAddress(e);
       when ELEM_CONTEXT AnalyzeContext(e);
       when ELEM_MISPREDICT AnalyzeMispredict(e);
                              AnalyzeTraceOn(e);
       when ELEM_TRACE_ON
       when ELEM_ATOM
                               AnalyzeAtom(e);
                           AnalyzeAtom(e);
AnalyzeException(e);
       when ELEM_EXCEPTION
       when ELEM_Q
                               AnalyzeQ(e);
       when ELEM_CANCEL
                             ERROR("cancel element reached analysis stage");
       when ELEM_COMMIT
                              ERROR("commit element reached analysis stage");
       when ELEM_DISCARD
                              AnalyzeDiscard(e);
       when ELEM OVERFLOW
                               AnalyzeOverflow(e);
       when ELEM_EVENT
                               AnalyzeEvent(e);
       when ELEM_TRACE_INFO
                               AnalyzeTraceInfo(e);
       when ELEM_TIMESTAMP
                               AnalyzeTimestamp(e);
       when ELEM_CYCLE_COUNT
                               AnalyzeCycleCount (e);
       when ELEM_SOURCE_ADDRESS AnalyzeSourceAddress(e);
       otherwise
           ERROR("Unrecognised element kind in analysis stage");
```

return;

# D9.5.2 Retained state

R<sub>GWFMZ</sub> The trace analyzer must maintain a copy of the context:

- Context identifier.
- Virtual context identifier.
- AArch64 or AArch32 state
- Exception level
- Security state

#### D9.5.2.1 ReconstructState

)

```
bits(2) exception_level, // Current Exception level
SecurityLevel security, // Current Security state
boolean sixty_four_bit, // Are we in AArch64?
SubISA sub_isa // Current sub_isa
```

# D9.5.3 Operation of the return stack

I <sub>szyzf</sub>	The trace analyzer maintains an independent copy of the return stack which is used to determine when <i>Target Address elements</i> have been removed and then infer the target of indirect <i>P0 instructions</i> .
I <sub>lgkyd</sub>	The trace analyzer return stack only operates after a certain point in the tracing flow, that is after the trace analyzer has decoded the trace packets and after all the elements that indicate speculative execution, except for <i>Mispredict elements</i> , have been removed from the trace element stream.
R <sub>hymqh</sub>	Whenever a Branch with Link instruction is initially traced with an E <i>Atom element</i> , the link return address and sub_isa are pushed onto the trace analyzer return stack. This means that the trace unit return stack grows with each new entry, until its maximum depth is reached and the oldest entries start being discarded.
R <sub>MGHSB</sub>	Whenever an indirect <i>P0 instruction</i> is traced with a final E <i>Atom element</i> , and no <i>Target Address element</i> is traced before the next <i>P0 element</i> , the top entry of the trace analyzer return stack is removed and the value of that entry is the target of the indirect <i>P0 instruction</i> .
R <sub>XSVZC</sub>	A trace analyzer is not required to be aware of the depth of the trace unit return stack, and implements a return stack depth of 15 entries.
I <sub>GBVND</sub>	A trace analyzer return stack push always occurs whenever a Branch with Link instruction is traced with an E <i>Atom element</i> , even if the status of the E <i>Atom element</i> later changes to be an N <i>Atom element</i> as a result of a subsequent <i>Mispredict element</i> .
	For example, the following sequence might occur:
	1. The <i>Processing Element</i> (PE) speculatively executes a Branch with Link instruction that the trace unit traces with an E <i>Atom element</i> . The trace unit pushes the target address of the Branch with Link instruction onto the trace unit return stack.
	2. The trace analyzer receives the E <i>Atom element</i> and pushes the target address of the Branch with Link instruction onto the trace analyzer return stack.
	3. The PE then cancels the speculative execution. The trace unit generates a <i>Mispredict element</i> .
	4. The trace analyzer receives the <i>Mispredict element</i> and changes the status of the E <i>Atom element</i> so that it becomes an N <i>Atom element</i> . The trace analyzer then knows which direction the program flow has taken, and also knows that the target address stored at the top of the trace analyzer return stack is mispredicted.
	Note
	Whenever the trace unit generates a <i>Mispredict element</i> to correct a Branch with Link instruction to an N <i>Atom element</i> , the mispredicted address remains in the return stack because there is no reason to remove it. There are no adverse consequences of leaving such a mispredicted address in the stack.
R <sub>GMTBD</sub>	If more than one <i>Mispredict element</i> is output corresponding to a particular <i>Atom element</i> , the status of the <i>Atom</i>

If more than one *Mispredict element* is output corresponding to a particular *Atom element*, the status of the *Atom element* alternates between E and N until it settles in its final E or N state. If the final state of the *Atom element* is E, then when the PE executes an indirect *P0 instruction* and the trace unit compares the target address with the top entry in its return stack, an address match might occur. An address match can only occur if the final status of the *Atom element* is E.

- $I_{MPGDD}$  The trace analyzer never needs to discard the entries in its copy of the return stack. If the trace unit discards the entries in its return stack then the entries in the trace analyzer return stack remain. As more entries are pushed on to the return stack, the old entries are discarded when they are pushed off the end of the stack.
- $I_{WJLDR}$  The trace analyzer does not need to prevent the return stack from being modified while in a branch broadcasting region. The fact that the trace unit discards the entries in its return stack when entering the branch broadcasting region ensures that the return stack in the trace unit and the return stack in the trace analyzer remain synchronized.

## D9.5.3.1 UpdateReturnStack()

```
// UpdateReturnStack()
// Push the given instruction to the return stack if necessary.
UpdateReturnStack (DecodedInst inst)
    if inst.is_link then
       LogDecompressor (ANALYZE,
                       "pushing to return stack inst " ++
                       DSTATE.current_analyzer_state.address ++
                       ": " ++ inst.instruction);
       nxt_state = DSTATE.current_analyzer_state;
       nxt_state.address = nxt_state.address + inst.size;
       if !nxt_state.sixty_four_bit then
           nxt_state.address<63:32> = Zeros();
       ReturnStack.Push(nxt_state.address, nxt_state.sub_isa);
       LogReturnStack();
    return;
```

#### D9.5.4 Atom element

R<sub>SKGMZ</sub> An *Atom element* implies that one or more instructions have been traced, up to and including the next *P0 instruction*.

 $I_{VHHGW}$  A trace analyzer must analyze each instruction in the program image from the current address until it observes a *P0 instruction*. This indicates that the PE has executed each instruction between the current address and the *P0 instruction*.

# D9.5.4.1 AnalyzeAtom()

```
LogElem(ANALYZE, e, "ATOM N");
    DSTATE.most_recent_branch_was_taken = FALSE;
CheckForReturnStackMatch();
if DSTATE.sync_state == ADDRESS_STATE then
    DSTATE.sync_state = NOT_SYNC_STATE;
if DSTATE.sync_state != FULL_SYNC_STATE then
    // If we are unsure of context or address then we cannot meaningfully
    // analyze the atom.
    return;
boolean cur_inst_is_branch = FALSE;
// Continue logging instructions until we hit a PO instruction.
while !cur_inst_is_branch do
    if !ProgramImage.DecodeAvailable() then
        DSTATE.sync_state = CONTEXT_STATE;
        LogDecompressor (FINAL_OUTPUT,
                        "unprocessed_execution " ++
                        "due to no program image available");
        if DSTATE.return_stack_clear_pending then
            ReturnStack.Reset();
        return;
    decoded_inst = ProgramImage.DecodeNextInst();
    case decoded_inst.branchtype of
        when InstType_BRANCH_DIR, InstType_BRANCH_INDIR
            ProcessBranchInstruction(decoded_inst,
                                     DSTATE.most_recent_branch_was_taken);
            cur_inst_is_branch = TRUE;
            UpdateReturnStack(decoded_inst);
        when InstType_WFX, InstType_ISB
            ProcessBranchInstruction(decoded_inst,
                                     DSTATE.most_recent_branch_was_taken);
            cur_inst_is_branch = TRUE;
        when InstType_OTHER
            ReconstructState nxt_state = DSTATE.current_analyzer_state;
            nxt_state.address = nxt_state.address + decoded_inst.size;
            if !nxt_state.sixty_four_bit then
                // mask off the left-most bits
                nxt_state.address<63:32> = Replicate('0', 32);
            DSTATE.next_analyzer_state = nxt_state;
    OutputInstruction(decoded_inst);
    DSTATE.current_analyzer_state = DSTATE.next_analyzer_state;
if DSTATE.return_stack_clear_pending then
```

return;

#### D9.5.5 Context element

#### D9.5.5.1 AnalyzeContext()

```
// AnalyzeContext()
// Analyzes a context element.
AnalyzeContext (Element e)
    DSTATE.current_analyzer_state.context_id = e.payload.context_id;
    DSTATE.current_analyzer_state.vmid = e.payload.vmid;
    DSTATE.current_analyzer_state.security = e.payload.security;
    DSTATE.current_analyzer_state.exception_level = e.payload.exception_level;
    DSTATE.current_analyzer_state.sixty_four_bit = e.payload.sixty_four_bit;
    case DSTATE.sync_state of
       when NOT_SYNC_STATE
           DSTATE.sync_state = CONTEXT_STATE;
        when ADDRESS_STATE
           DSTATE.sync_state = FULL_SYNC_STATE;
        otherwise
    LogElem (ANALYZE, e, "CONTEXT");
    return;
```

#### D9.5.6 Exception element

R<sub>PJFBL</sub> For an *Exception element*, a trace analyzer must analyze each instruction from the current address, up to but not including the exception return address that the element provides. The PE has executed each instruction in that address range. The number of instructions that are executed can be zero.

Note

Trace analysis tools must be aware, that if PE execution is at the top of memory space, the address that the *Exception element* provides might be lower than the target address of the most recent *P0 element*.

#### D9.5.6.1 AnalyzeException()

```
if DSTATE.sync_state == CONTEXT_STATE then
       DSTATE.sync_state = NOT_SYNC_STATE;
    if DSTATE.sync_state != FULL_SYNC_STATE then
        LogDecompressor (ANALYZE,
                        "Entered exception while expecting address or context");
        return;
   integer PER = UInt(e.payload.address);
   if (ExceptionWithUnknownAddress(e)) then
        continue_forward = FALSE;
   elsif UInt(DSTATE.current_analyzer_state.address) < PER then</pre>
        continue_forward = TRUE;
   else
        continue_forward = FALSE;
    // Continue logging instructions until we reach the specified address.
   while continue_forward do
        if !ProgramImage.DecodeAvailable() then
            LogDecompressor (FINAL_OUTPUT,
                            "unprocessed_execution due to no decode available");
            DSTATE.sync_state = CONTEXT_STATE;
            if DSTATE.return_stack_clear_pending then
                ReturnStack.Reset();
            return;
        decoded_inst = ProgramImage.DecodeNextInst();
        if decoded_inst.branchtype == InstType_OTHER then
            ReconstructState nxt_state = DSTATE.current_analyzer_state;
            nxt_state.address = nxt_state.address + decoded_inst.size;
            DSTATE.next_analyzer_state = nxt_state;
            if !DSTATE.next_analyzer_state.sixty_four_bit then
                // mask off the left-most bits
                DSTATE.next_analyzer_state.address<63:32> = Replicate('0', 32);
        else
            ProcessBranchInstruction(decoded_inst, FALSE);
            UpdateReturnStack(decoded_inst);
        OutputInstruction(decoded_inst);
        bits(64) next_addr = DSTATE.current_analyzer_state.address +
decoded_inst.size;
        DSTATE.current_analyzer_state.address = next_addr;
        if !DSTATE.current_analyzer_state.sixty_four_bit then
            // mask off the left-most bits
            DSTATE.current_analyzer_state.address<63:32> = Replicate('0', 32);
        if UInt(DSTATE.current_analyzer_state.address) >= PER then
           continue_forward = FALSE;
    if DSTATE.return_stack_clear_pending then
```

```
ReturnStack.Reset();
LogElem(ANALYZE, e,
    "EXC, type: " ++ ExcepTypeToStr(e.payload.exception_type) ++
    " traced upto address " ++ DSTATE.current_analyzer_state.address);
return;
```

#### D9.5.7 Source Address element

R<sub>VDRPP</sub> A *Source Address element* indicates that one or more instructions have been traced, up to and including the instruction at the address associated with the element.

R<sub>YJHMV</sub> A *Source Address element* indicates that the instruction at the address associated with the element was taken.

 $I_{GWZMF}$  A trace analyzer must analyze each instruction in the program image from the current address until it analyzes the instruction at the address associated with the *Source Address element*. This indicates that the PE has executed each instruction between the current address and that instruction, and each *PO instruction* except the final instruction was not taken.

#### D9.5.7.1 AnalyzeSourceAddress()

```
// AnalyzeSourceAddress()
// Analyzes a source address element.
AnalyzeSourceAddress(Element e)
    LogElem(ANALYZE, e, "SOURCE ADDR " ++ e.payload.address);
    CheckForReturnStackMatch();
    if DSTATE.sync_state == ADDRESS_STATE then
        DSTATE.sync_state = NOT_SYNC_STATE;
    if DSTATE.sync_state != FULL_SYNC_STATE then
        // If we are unsure of context or address then we cannot meaningfully
        // analyze the source address.
        return;
    DSTATE.most recent branch was taken = FALSE;
    integer address = UInt(e.payload.address);
    // Continue logging instructions until we hit the specified address.
    while (UInt(DSTATE.current_analyzer_state.address) <= address) do</pre>
        if !ProgramImage.DecodeAvailable() then
           DSTATE.sync_state = CONTEXT_STATE;
            LogDecompressor (FINAL_OUTPUT,
                            "unprocessed_execution due to no decode available");
            if DSTATE.return_stack_clear_pending then
                ReturnStack.Reset();
            return;
```

```
decoded_inst = ProgramImage.DecodeNextInst();
```

```
if decoded_inst.branchtype == InstType_OTHER then
        ReconstructState nxt_state = DSTATE.current_analyzer_state;
        nxt_state.address = nxt_state.address + decoded_inst.size;
        DSTATE.next_analyzer_state = nxt_state;
        if !DSTATE.next_analyzer_state.sixty_four_bit then
            DSTATE.next_analyzer_state.address<63:32> = Replicate('0', 32);
    else
        if DSTATE.current_analyzer_state.address == e.payload.address then
             DSTATE.most recent branch was taken = TRUE;
        ProcessBranchInstruction (decoded_inst,
                                 DSTATE.most_recent_branch_was_taken);
        cur_inst_is_branch = TRUE;
        UpdateReturnStack(decoded_inst);
    OutputInstruction(decoded_inst);
    DSTATE.current_analyzer_state = DSTATE.next_analyzer_state;
if DSTATE.return_stack_clear_pending then
   ReturnStack.Reset();
return:
```

#### D9.5.8 Target Address element

#### D9.5.8.1 AnalyzeTargetAddress()

#### D9.5.9 Trace Info element

#### D9.5.9.1 AnalyzeTraceInfo()

#### D9.5.10 Trace On element

#### D9.5.10.1 AnalyzeTraceOn()

#### D9.5.11 Mispredict element

R<sub>ZRVMZ</sub> When a *Mispredict element* corresponds to an *Atom element* for a direct *P0 instruction*, before the trace analyzer can calculate the target of the direct *P0 instruction*, it must apply any applicable *Mispredict elements* so that it can determine whether it is an E *Atom element* or an N *Atom element*.

# D9.5.11.1 AnalyzeMispredict()

```
DSTATE.current_analyzer_state = nxt_state;
LogDecompressor(ANALYZE, "MISPREDICT");
return;
```

#### D9.5.12 ETEEvent element

#### D9.5.12.1 AnalyzeEvent()

#### D9.5.13 Discard element

I\_JYPQCWhen a trace analyzer encounters a Discard element it must be aware that if the last committed P0 element is a<br/>conditional P0 instruction, the E or N status of that Atom element might not be correct. This is because the trace<br/>unit might be unable to generate any Mispredict elements that the conditional P0 instruction might require.

 $I_{HPQFK}$  If the last *P0 instruction* is an indirect *P0 instruction* then the target address indicated in the trace stream might be incorrect. This is because the trace unit might be unable to generate any *Target Address elements* that the indirect *P0 instruction* might require.

# D9.5.13.1 AnalyzeDiscard()

#### D9.5.14 Overflow element

An Overflow element indicates that some of the trace might be lost.

# D9.5.14.1 AnalyzeOverflow()

```
// AnalyzeOverflow()
// =========
```

```
// Analyzes an overflow element.
AnalyzeOverflow(Element e)
   DSTATE.sync_state = NOT_SYNC_STATE;
   LogElem(ANALYZE, e, "OVERFLOW has occurred");
   return;
```

#### D9.5.15 Q element

When a trace analyzer encounters a *Q* element which has a count of M executed instructions, it must proceed through the program image, analyzing each instruction until it has analyzed M instructions. If it encounters a conditional *P0 instruction*, the status of the condition code check for that instruction is UNKNOWN. The status of these *P0 instructions* is not explicitly given in the trace element stream but it might be possible to infer the status of a given *P0 instruction* that is based on other trace that is generated. After the trace analyzer has analyzed M instructions, the following *Target Address element* indicates where PE execution continues.

#### D9.5.15.1 AnalyzeQ()

```
// AnalyzeQ()
// =======
// Analyzes a Q element.
AnalyzeQ(Element e)
    CheckForReturnStackMatch();
    q_with_count = e.payload.count > 0;
    if q_with_count then
        further_analysis_possible = TRUE;
    else
        LogDecompressor (FINAL_OUTPUT, "Unprocessed execution due to Q element");
        further_analysis_possible = FALSE;
        DSTATE.sync_state = CONTEXT_STATE;
        // If we have no count then just wait to resync, it is not safe to guess
    i = 0;
    while further_analysis_possible do
        if ProgramImage.DecodeAvailable() then
            decoded_inst = ProgramImage.DecodeNextInst();
            addr = DSTATE.current_analyzer_state.address + decoded_inst.size;
            DSTATE.current_analyzer_state.address = addr;
        else
            DSTATE.sync_state = CONTEXT_STATE;
            LogDecompressor (FINAL_OUTPUT,
                            "Unprocessed execution due to no decode available");
            return;
        i = i + 1;
        further_analysis_possible = (i < e.payload.count);</pre>
        OutputInstruction(decoded_inst);
```

```
LogElem(ANALYZE, e, "Q");
return;
```

#### D9.5.16 Timestamp element

#### D9.5.16.1 AnalyzeTimestamp()

#### D9.5.17 Cycle Count element

I<sub>HTODP</sub> To produce a total cycle count, a trace analyzer can cumulatively add the values from all *Cycle Count elements*.

R<sub>TVWLZ</sub> A trace analyzer must not use the cycle count values in *Timestamp elements* to produce a total cycle count. Such cycle count values are not a *Cycle Count element*.

#### D9.5.17.1 AnalyzeCycleCount()

#### D9.5.18 Functions

#### D9.5.18.1 OutputInstruction()

```
OutputInstruction(DecodedInst inst);
```
### D9.5.18.2 CheckForReturnStackMatch()

return;

### D9.5.18.3 UpdateBranchState()

```
// UpdateBranchState()
// Returns an updated state based on what was executed.
ReconstructState UpdateBranchState(DecodedInst inst,
                                  ReconstructState in_state,
                                  boolean branch_was_taken)
    out_state = DSTATE.current_analyzer_state;
    out_state.address = in_state.address;
    out_state.sixty_four_bit = in_state.sixty_four_bit;
    out_state.sub_isa = in_state.sub_isa;
    if branch_was_taken then
        if inst.branchtype == InstType_BRANCH_INDIR then
           DSTATE.sync_state = CONTEXT_STATE;
            LogDecompressor (ANALYZE,
                            "Indirect branch - " ++
                            "waiting for address element or " ++
                            "return stack match...");
        else
            if inst.branchtype == InstType_BRANCH_DIR then
               out_state.address = out_state.address + inst.addressoffset;
            else
               out_state.address = out_state.address + inst.size;
            if !in_state.sixty_four_bit then
               out_state.address<63:32> = Zeros();
           out_state.sub_isa = inst.next_sub_isa;
```

```
else
```

Chapter D9. Trace Analyzer D9.5. Stage 3 - Analysis

```
out_state.address = out_state.address + inst.size;
if !out_state.sixty_four_bit then
        out_state.address<63:32> = Zeros();
```

return out\_state;

### D9.5.18.4 ProcessBranchInstruction()

return;

### D9.5.18.5 DecodedInst

```
// DecodedInst
// =======
// Data extracted from an instruction.
type DecodedInst is (
   bits(32) instruction, // The instruction itself
                          // Type of P0 instruction
   InstType branchtype,
   boolean is_link,
                            // Is it a linking branch?
                            // Size (32 or 16)
   integer size,
   SubISA next_sub_isa,
                            // sub_isa of the following instruction to be
                            // executed
   bits(64) addressoffset
)
```

# Chapter D10 Programming

# D10.1 Example code sequences

- The enabling sequence should be from the trace sink, such as the trace buffer, to the trace unit. This is to ensure  $S_{PWXHJ}$ the trace sink is ready to capture trace before the trace unit generates any trace.
- The disabling sequence should be from the trace unit to the trace sink. This is to ensure that any buffered trace  $S_{WPVBX}$ reaches the trace sink while the trace sink is still enabled.

### D10.1.1 Enabling the trace unit

1 2

4

5

7

8

1 2

3

Listing D10.1: Example code sequence to enable the trace unit

```
;; Program the trace unit registers, except TRCPRGCTLR
ISB ;; Synchronize the System Register updates.
3
        MOV x0, #0x1
        MSR TRCPRGCTLR, x0 ;; Enable the ETE.
         ;; Wait for TRCSTATR.IDLE==0
6
   poll_idle
                                   ;; Synchronize the write to TRCPRGCTLR
         TSB
        MRS x1, TRCSTATR
TBNZ x1, #1, poll_idle
```

### D10.1.2 Disabling the trace unit

Listing D10.2: Example code sequence to disable the trace unit

```
STP x0, x1, [sp, #-16]!
```

MRS x0, TRFCR\_EL1 ;; Save the current programming of TRFCR\_EL1.

4	MOV x1, #0x3	
5	BIC x1, x0, x1	
6	MSR TRFCR_EL1, x1	;; Clear the values of TRFCR_EL1.ExTRE.
7		;; to put the PE in to a Trace Prohibited region
8	ISB	;; Synchronize the entry to the Trace Prohibited region
9	TSB CSYNC	;; Ensure that all trace has reached the
10		;; trace buffer and address translations have
11		;; taken place.
12	MOV x1, #0x0	
13	MSR TRCPRGCTLR, x1	;; Disable the trace unit
14	;; Wait for TRCSTATR	.IDLE==1 and TRCSTATR.PMSTABLE==1
15	poll_idle	
16	ISB	
17	MRS x1, TRCSTATR	
18	AND x1, x1, #3	
19	CMP x1, #3	
20	B.NE poll_idle	
21		
22	MSR TRFCR_EL1, x0	;; Restore the programming of TRFCR_EL1.
23		
24	LDP x0, x1, [sp], #10	6

### D10.1.3 Example save restore routine

The following example sequences are for saving the trace unit state over a power down, and restoring the trace unit state when power is restored.

#### Listing D10.3: Example code sequence to save the trace unit state

```
STP x0, x1, [sp, #-16]!
;; Enter a Trace Prohibited region
1
2
        MRS x0, TRFCR_EL1
                            ;; Save the current programming of TRFCR_EL1.
3
4
        MOV x1, #0x3
        BIC x1, x0, x1
5
6
        MSR TRFCR_EL1, x1 ;; Clear the values of TRFCR_EL1.ExTRE.
7
        TSB
                              ;; Synchronizes the entry to the Trace Prohibited region
        TSB CSYNC
8
                              ;; Ensure the trace unit is synchronized
9
        MOV x1, #1
10
        MSR OSLAR_EL1, x1
                              ;; Lock the OS lock
        ;; Wait for TRCSTATR.PMSTABLE==1
11
12
    poll_pmstable
13
        TSB
14
        MRS x1, TRCSTATR
15
        TST x1, #2
        B.EQ poll_pmstable
16
17
18
        MSR TRFCR_EL1, x0
                            ;; Restore the programming of TRFCR_EL1.
19
20
    <save the trace unit registers, including TRCPRGCTLR>
21
22
        ;; Wait for TRCSTATR.IDLE==1
23
    poll_idle
24
25
        ISB
        MRS x1, TRCSTATR
23
26
27
        TST x1, #1
        B.EQ poll_idle
28
29
        LDP x0, x1, [sp], #16
```

#### Listing D10.4: Example code sequence to restore the trace unit state

```
1
2 <restore the trace unit registers, including TRCPRGCTLR>
3
4 STP x0, x1, [sp, #-16]!
5 MOV x0, #0
6 MSR OSLAR_EL1, x0 ;; Clear the OS lock
7 LDP x0, x1, [sp], #16
8 ISB
```

IDHQGM

When programming the trace unit, it is important to be aware that the loops that poll TRCSTATR in Figure D8.2 might never complete. Arm recommends that such scenarios are avoided except in rare conditions. However, some system conditions might prevent a trace unit from either leaving the idle state or becoming idle. In particular, a trace unit might never become idle if the trace unit is unable to output all trace due to a system condition.

# Chapter D10. Programming D10.1. Example code sequences

S<sub>TTPKR</sub> If multiple reads of TRCSTATR are required, a Context synchronization event is required between each read of TRCSTATR to ensure any change to the trace unit state is observed.

# D10.2 Minimal programming

The table Table D10.1 gives the values for programming the trace unit to enable trace for tracing of a single process at EL0.

Table D10.1:	Minimal	programming	values

Register	Value	Description
TRCCONFIGR	0x000018C1	<ul> <li>Enable:</li> <li>The return stack.</li> <li>Global timestamping.</li> <li>Context identifier tracing.</li> <li>Virtual context identifier tracing.</li> </ul>
TRCEVENTCTLOR	0x0000000	Disable all event tracing
TRCEVENTCTL1R	0x00000000	
TRCSTALLCTLR	0x00000000	Disable stalling, if implemented
TRCSYNCPR	0x000000C	Enable trace protocol synchronization every 4096 bytes of trace
TRCTRACEIDR	Nonzero	Set a value for the trace ID
TRCTSCTLR	0x0000000	Disable the timestamp event The trace unit still generates timestamps due to other reasons such as trace protocol synchronization.
TRCVICTLR	0x006F0201	<ul> <li>Enable ViewInst to trace everything, with the start/stop logic started</li> <li>Disable: <ul> <li>EL1 in Non-secure state.</li> <li>EL2 in Non-secure state.</li> <li>EL3-EL0 in Secure state.</li> </ul> </li> </ul>
TRCVIIECTLR	0x0000000	No address range filtering for logic started
TRCVISSCTLR	0x0000000	No start or stop points for ViewInst

S<sub>HBZVM</sub> Disabling tracing of Secure state might not be strictly necessary as secure tracing might be disabled by MDCR\_EL3.STE, but Arm recommends not enabling trace for un-required Exception levels, to limit the amount of trace.

S<sub>QCWTJ</sub> Disabling tracing of EL1 and EL2 of Non-secure state might not be strictly necessary as non-secure tracing might be disabled by TRFCR\_EL2.E2TRE and TRFCR\_EL1.E1TRE, but Arm recommends not enabling trace for un-required Exception levels to limit the amount of trace.

# D10.3 Filtering models

Different trace applications require different usage models of a trace unit. For example, one trace application might only require basic program flow trace, whereas another might require tracing of a specific program function.

The ETE architecture provides for each of these usage models. A trace unit can be implemented with a particular set of implementation options, so that a trade-off between functionality and cost can be achieved in meeting the requirements of a trace application. Discovery of the particular set of implementation is achieved by reading TRCIDR0 to TRCIDR13.

In a trace unit that includes all implementation options, the simplest way to use the trace unit is to turn on tracing of all aspects of *Processing Element* (PE) operation and let the trace analyzer pick out the required information. However, full trace comes at a high cost in terms of port bandwidth and trace storage. These costs have an impact on the design of a system, so that a higher pin count and larger buffers might be required.

A trace unit provides on-chip filtering, that facilitates a reduction of the trace bandwidth and therefore provides for a lower system cost. By suspending and enabling trace during a trace that is run to suit the particular requirements of the trace run, the best use of both port bandwidth and trace storage can be made.

The ETE architecture provides the following basic filtering models:

Continuous tracing This is where no filtering is applied. The following modes can be used:

• Continuous instruction tracing only, where only the instruction trace stream is output.

**Instruction-based filtering** This is where instruction tracing, and data tracing if it is implemented and enabled, is active only for certain code sequences, such as for a particular process or function.

For all the possible filtering modes, the trace unit can be programmed before a trace run to enable various options, including:

- Context identifier tracing, if implemented, to indicate to a trace analyzer the Context identifier value.
- Virtual context identifier tracing, if implemented, to distinguish between different virtual machines.
- Cycle counting, to enable a trace analyzer to analyze program performance.
- Global timestamping, if implemented, to enable correlation of the two trace streams with other trace sources in the system.
- Branch broadcasting, if implemented, to force all taken *P0 instruction* targets to be traced with an explicit target address.

A trace unit is programmed for continuous instruction tracing when no filtering is applied to the instruction trace stream.

When a trace unit is programmed for continuous instruction tracing, ViewInst is always active during a trace run. See D6.8 *Filtering trace generation*.

# D10.4 Filtering used the exclude function

Register	Value	Description
TRCCONFIGR	0x000018C1	Enable: • the return stack, • global timestamping, • Context identifier, • Virtual context identifier tracing.
TRCEVENTCTL0R	0x0000000	Disable all event tracing.
TRCEVENTCTL1R	0x0000000	
TRCSTALLCTLR	0x0000000	Disable stalling, if implemented.
TRCSYNCPR	0x000000C	Enable trace protocol synchronization every 4096 bytes of trace.
TRCTRACEIDR	Nonzero	Set a value for the trace ID.
TRCTSCTLR	0×0000000	Disable the timestamp event. The trace unit still generates timestamps due to other reasons such as trace protocol synchronization.
TRCVICTLR	0x006F0201	<ul> <li>Enable ViewInst to trace everything, with the start/stop logic started.</li> <li>Disable: <ul> <li>EL1 in Non-secure state.</li> <li>EL2 in Non-secure state.</li> <li>EL3-EL0 in Secure state.</li> <li>tracing.</li> </ul> </li> </ul>
TRCVIIECTLR	0x00010000	Use ARC0 for the exclude logic.
TRCVISSCTLR	0x0000000	No start or stop points for ViewInst.
TRCACATR0	0x0000000	The comparator status to match on all instructions at this Virtual address
TRCACVR0	Start Address	
TRCACATR1	0x0000000	The comparator status to match on all instructions at this Virtual address
TRCACVR1	End Address	

# D10.5 Filtering used the include function

Register	Value	Description
TRCCONFIGR	0x000018C1	Enable: • the return stack, • global timestamping, • Context identifier, • Virtual context identifier tracing.
<b>TRCEVENTCTL0R</b>	0x0000000	Disable all event tracing.
TRCEVENTCTL1R	0x0000000	
TRCSTALLCTLR	0x0000000	Disable stalling, if implemented.
TRCSYNCPR	0x000000C	Enable trace protocol synchronization every 4096 bytes of trace.
TRCTRACEIDR	Nonzero	Set a value for the trace ID.
TRCTSCTLR	0x0000000	Disable the timestamp event. The trace unit still generates timestamps due to other reasons such as trace protocol synchronization.
TRCVICTLR	0x006F0201	<ul> <li>Enable ViewInst to trace everything, with the start/stop logic started.</li> <li>Disable: <ul> <li>EL1 in Non-secure state.</li> <li>EL2 in Non-secure state.</li> <li>EL3-EL0 in Secure state.</li> <li>tracing.</li> </ul> </li> </ul>
TRCVIIECTLR	0x0000001	Use ARC0 for the include logic.
TRCVISSCTLR	0x0000000	No start or stop points for ViewInst.
TRCACATR0	0x0000000	The comparator status to match on all instructions at this Virtual address
TRCACVR0	Start Address	
TRCACATR1	0x0000000	The comparator status to match on all instructions at this Virtual address
TRCACVR1	End Address	

# D10.6 OS Save and Restore routines

When the PE is context switching of trace unit the following registers need to save and restored. Not all these registers are necessarily implemented for all implementations. Please refer to the register description page for information on if the register is implemented.

- TRCPRGCTLR
- TRCCONFIGR
- TRCAUXCTLR
- TRCEVENTCTLOR
- TRCEVENTCTL1R
- TRCRSR
- TRCSTALLCTLR
- TRCTSCTLR

- TRCSYNCPR
- TRCCCCTLR
- TRCBBCTLR
- TRCTRACEIDR
- TRCQCTLR
- TRCVICTLR
- TRCVIIECTLR
- TRCVISSCTLR
- TRCVIPCSSCTLR
- TRCSEQEVR<n>
- TRCSEQRSTEVR
- TRCSEQSTR
- TRCEXTINSELR<n>
- TRCCNTRLDVR<n>
- TRCCNTCTLR<n>
- TRCCNTVR<n>
- TRCIMSPEC<n>
- TRCRSCTLR<n>
- TRCSSCCR<n>
- TRCSSCSR<n>
- TRCSSPCICR<n>
- TRCACVR<n>[31:0]
- TRCACVR<n>[63:32]
- TRCACATR<n>[31:0]
- TRCACATR<n>[63:32]
- TRCCIDCVR<n>[31:0]
- TRCCIDCVR<n>[63:32]
- TRCVMIDCVR<n>[31:0]
- TRCVMIDCVR<n>[63:32]
- TRCCIDCCTLR0
- TRCCIDCCTLR1
- TRCVMIDCCTLR0
- TRCVMIDCCTLR1

S<sub>HYDYT</sub> If the trace unit has not been programmed since the last context switch then there is no requirement to save and restore the registers.

If the programming of the trace unit is known and has not changed only the following registers are required to saved.

- TRCRSR
- TRCVICTLR
- TRCSEQSTR
- TRCCNTVR<n>
- TRCIMSPEC<n>, if implemented and has dynamic state.
- TRCSSCSR<n>

If the trace unit is to powered down then the following registers must also be saved and restored.

- TRCCLAIMCLR on saving.
- TRCCLAIMSET on restoring.

Chapter D11 Trace Examples

D11.1 Basic Examples

# D11.1.1 Simple example of basic program trace

### Table D11.1: Example of program trace

	Execution	Trace elements	Notes
0×1000	B -> 0x2000	trace_info() trace_on() context() address(0x1000) atom(E)	<ul> <li>Tracing begins here, therefore the trace unit must generate both:</li> <li>A <i>Context element</i>.</li> <li>A <i>Target Address element</i>.</li> <li>The instruction executed is a taken branch, so in addition, the trace unit must generate an E <i>Atom element</i>.</li> </ul>
0x2000	MOV		
0x2004	LDR		
0x2008	CMP		
0x200C	BEQ -> 0x3000	atom(N)	This branch is not taken, so the trace unit generates an N <i>Atom element</i> . The N <i>Atom element</i> implies the execution of the three previous instructions and the BEQ instruction.
0x2010	STR		
	IRQ	exception (IRQ,0x2014)	An IRQ occurs. The <i>Exception element</i> indicates the STR instruction was executed.

### D11.1.2 Simple example of basic program trace filtering applied

The example below shows basic program trace when filtering is applied. In this example, the trace unit is programmed to exclude all instructions in the address range  $0 \times 2000$  to  $0 \times 200F$  inclusive, and the trace unit is programmed to start tracing when the instruction at  $0 \times 1000$  is accessed.

	Execution		Trace elements	Notes
0x1000	B -> 0x2000	Y	trace_info() trace_on() context() address(0x1000) atom(E)	<ul> <li>Tracing begins here, therefore the trace unit must generate both:</li> <li>A <i>Context element</i>.</li> <li>An <i>Target Address element</i>.</li> <li>The instruction executed is a taken branch, so in addition, the trace unit must generate an E <i>Atom element</i>.</li> </ul>
0x2000	MOV	Ν		
0x2004	LDR	Ν		
0x2008	CMP	Ν		
0x200C	BEQ -> 0x3000	Ν		
0x2010	STR	Y	trace_on() address(0x2010)	
	IRQ		exception (IRQ,0x2014)	An IRQ occurs. The <i>Exception element</i> indicates the STR instruction was executed.

#### Table D11.2: Example of program trace with filtering

# Chapter D12 Examples of basic program trace when exceptions occur

This section contains three examples:

- Basic program trace when an exception occurs, example one.
- Basic program trace when an exception occurs, example two.
- Example of basic program trace when two consecutive exceptions occur.

# D12.1 Basic program trace when an exception occurs, example one

The example in Table D12.1 shows basic program trace and demonstrates the canceling of some speculative execution because of an exception. In this example the trace unit is programmed to start tracing when the instruction at 0x1000 is accessed.

_	Execution	Trace elements	Notes
0x1000	B -> 0x2000	trace_info() trace_on() context() address(0x1000) atom(E)	<ul> <li>Tracing begins here, therefore the trace unit must generate both:</li> <li><i>Context element.</i></li> <li><i>Target Address element.</i></li> <li>The instruction executed is a taken branch, so in addition, the trace unit must generate an E Atom element.</li> </ul>
0x2000	MOV		None of these instructions are traced as <i>P0 elements</i> , therefore no trace elements are generated.
0x2004	LDR		
0x2008	CMP		
0x200C	BEQ -> 0x3000 (not taken)	atom(N)	This branch is not taken, so the trace unit generates an N Atom element. The N Atom element implies the execution of the three previous instructions and the BEQ instruction.
0x2010	STR		This instruction is not traced as a <i>P0 element</i> , therefore no trace element is generated.
	Cancel back to and including 0x2000	cancel(1)	<ul> <li>This cancels the N <i>Atom element</i> that was generated for the branch at 0x200C. The trace analyzer must discard the N <i>Atom element</i>, plus the three instructions that it implied.</li> <li>Note</li> <li>Although <i>Processing Element</i> (PE) execution has also canceled execution of the STR instruction, the trace analyzer is unaware of this, because the STR instruction was never traced. This is because no <i>PO elements</i> were generated that would indicate execution of the STR instruction.</li> </ul>
	IRQ	exception(IRQ,0x2000)	The trace unit generates an <i>Exception element</i> with the address 0x2000, which indicates no instructions have executed since the target of the branch at 0x1000.
	commit all execution	commit(2)	This commits the E <i>Atom element</i> that was generated for the Branch instruction at 0x1000, plus the <i>Exception element</i> that was generated for the IRQ exception.

#### Table D12.1: Example of basic program trace when an exception occurs, example one

# D12.2 Basic program trace when an exception occurs, example two

The example in Table D12.2 shows basic program trace, and shows the trace generated when a synchronous Data Abort occurs. In this example the trace unit is programmed to start tracing when the instruction at 0×1000 is accessed.

	Execution	Trace elements	Notes
0×1000	B -> 0x2000	trace_info() trace_on() context() address(0x1000) atom(E)	<ul> <li>Tracing begins here, therefore the trace unit must generate both:</li> <li><i>Context element.</i></li> <li><i>Target Address element.</i></li> <li>The instruction executed is a taken branch, so in addition, the trace unit must generate an E Atom element.</li> </ul>
0x2000	MOV		None of these instructions are traced as P0 elements, therefore no trace elements are generated.
0x2004	LDR		
0x2008	CMP		
0x200C	BEQ -> 0x3000 (not taken)	atom(N)	This branch is not taken, so the trace unit generates an N <i>Atom element</i> . The N <i>Atom element</i> implies the execution of the three previous instructions and the BEQ instruction.
0x2010	STR		This instruction is not traced as a <i>P0 element</i> , therefore no trace element is generated.
	LDR aborts Cancel back to and including 0x2004	cancel(1) exception_(data fault, 0x2004)	<ul> <li>This cancels the N <i>Atom element</i> that was generated for the branch at 0x200C. The trace analyzer must discard the N <i>Atom element</i>, plus the four instructions that it implied. Note</li> <li>Although PE execution has also canceled execution of the STR instruction, the trace analyzer is unaware of this, because the STR instruction was never traced. This is because no <i>PO elements</i> were generated that would indicate execution of the STR instruction.</li> <li>The data fault exception occurred at 0x2004. The <i>Exception element</i> indicates the MOV instruction at 0x2000 was executed. In summary:</li> <li>1. The MOV instruction was first implied by the N <i>Atom element</i> at 0x200C. However, the trace analyzer canceled this because of the <i>Cancel element</i>.</li> <li>2. The MOV instruction is now implied by the <i>Exception element</i>.</li> </ul>
	commit all execution	commit(2)	This commits the E <i>Atom element</i> that was generated for the Branch instruction at 0x1000, plus the <i>Exception element</i> that was generated for the IRQ exception.

#### Table D12.2: Example of basic program trace when an exception occurs, example two

# D12.3 Example of basic program trace when two consecutive exceptions occur

The example in Table D12.3 extends the example shown in Table D12.2, and shows how exceptions are traced when two exceptions occur without any execution between them. In this example the trace unit is programmed to start tracing when the instruction at  $0 \times 1000$  is accessed.

	Execution	Trace elements	Notes
0x1000	B -> 0x2000	trace_info() trace_on() context() address(0x1000) atom(E)	<ul> <li>Tracing begins here, therefore the trace unit must generate both:</li> <li><i>Context element.</i></li> <li><i>Target Address element.</i></li> <li>The instruction executed is a taken branch, so in addition, the trace unit must generate an E Atom element.</li> </ul>
0x2000	MOV		None of these instructions are traced as P0 elements, therefore no trace elements are generated.
0x2004	LDR		
0x2008	CMP		
0x200C	BEQ -> 0x3000 (not taken)	atom(N)	This branch is not taken, so the trace unit generates an N <i>Atom element</i> . The N <i>Atom element</i> implies the execution of the three previous instructions and the BEQ instruction.
0x2010	STR		This instruction is not traced as a <i>P0 element</i> , therefore no trace element is generated.
	LDR aborts Cancel back to and including 0x2004	cancel(1) exception_(data fault, 0x2004)	<ul> <li>This cancels the N <i>Atom element</i> that was generated for the branch at 0x200C. The trace analyzer must discard the N <i>Atom element</i>, plus the four instructions that it implied. Note</li> <li>Although PE execution has also canceled execution of the STR instruction, the trace analyzer is unaware of this, because the STR instruction was never traced. This is because no <i>PO elements</i> were generated that would indicate execution of the STR instruction.</li> <li>The data fault exception occurred at 0x2004. The <i>Exception element</i> indicates the MOV instruction at 0x2000 was executed. In summary:</li> <li>1. The MOV instruction was first implied by the N <i>Atom element</i> at 0x200C. However, the trace analyzer canceled this because of the <i>Cancel element</i>.</li> <li>2. The MOV instruction is now implied by the <i>Exception element</i>.</li> </ul>
	IRQ	address(0x4000) exception(IRQ,0x4000)	This <i>Exception element</i> contains the address of the exception vector of the DataFault exception. This implies that no instructions have executed since the DataFault exception.

#### Table D12.3: Example of basic program trace when two consecutive exceptions occur

Chapter D12.	Examples of basic program trace when exceptions occur
D12.3. Examp	ole of basic program trace when two consecutive exceptions occur

Execution	Trace elements	Notes
commit all execution	commit(3)	This commits the E <i>Atom element</i> that was generated for the Branch instruction at 0x1000, plus the <i>Exception element</i> generated for the Data fault exception and the <i>Exception element</i> that was generated for the IRQ exception.

# Chapter D13 Examples of changes in Context

When the *Processing Element* (PE) executes an instruction that changes the execution context, the exact time at which the new element is traced depends on the PE operation after the write. An example of an instruction that changes the execution context is an instruction that writes a value to the CONTEXTIDR\_EL1. See D2.3.3 *Context Element* for more information about the rules controlling the generation of Context elements. This section provides examples of PE trace that contain changes of execution context to illustrate these rules. This section is split into the following:

- Exception in software executed after context synchronization.
- Exception immediately after ISB.
- Exception immediately before ISB.

# D13.1 Exception in software executed after context synchronization

Table D13.1 shows a write to the CONTEXTIDR\_EL1 register, followed by an ISB to synchronize that write, followed by an exception that changes the context again.

	Execution	Context	Trace elements	Notes
0x1000	B-> 0x2000	0xAA	trace_info() trace_on() context(0xAA) address(0x1000) atom(E)	<ul> <li>Tracing begins here, therefore the trace unit must generate both:</li> <li>A <i>Context element</i>.</li> <li>A <i>Target Address element</i>.</li> <li>The instruction executed is a taken branch, so in addition, the trace unit must generate an E <i>Atom element</i>.</li> </ul>
0x2000	MSR CONTEXTIDR	0xAA		None of these instructions are traced as <i>P0</i> <i>elements</i> , therefore no trace elements are generated. The instructions might be executed from context 0xAA or 0xBB but they are always traced as occurring from context 0xAA.
0x2004	ADD	0xAA  or  0xBB		
0x2008	ISB	0xAA <b>OT</b> 0xBB	atom(E)	The trace unit generates an E <i>Atom element</i> , because the ISB is a Context synchronization event. All execution is traced as executing in context OXAA.
0x200C	SUB	0xBB	context(0xBB)	A <i>Context element</i> is traced to indicate the new context.
	IRQ	0xBB	exception(IRQ,0x2010)	An IRQ exception occurs. The trace unit generates an <i>Exception element</i> .
0x3000	B -> 0x4000	0xCC	context(0xcc) address(0x3000) atom(E)	A <i>Context element</i> is traced to indicate the new context. A <i>Target Address element</i> is also traced, because an <i>Exception element</i> is always followed by an <i>Target Address element</i> to indicate the address that the exception has been taken to. Finally, the instruction executed is a taken branch, so the trace unit must generate an E <i>Atom element</i> .

### Table D13.1: Program trace containing a context changing operation

# D13.2 Exception immediately after ISB

Table D13.2 shows the same execution as Table D13.1 but the exception occurs one instruction earlier. This means that no execution takes place between the ISB and the exception.

# Table D13.2: Program trace containing a context changing operation (exception immediately after ISB)

	Execution	Context	Trace elements	Notes
0x1000	B-> 0x2000	0xaa	trace_info() trace_on() context(0xAA) address(0x1000) atom(E)	<ul> <li>Tracing begins here, therefore the trace unit must generate both:</li> <li>A <i>Context element</i>.</li> <li>A <i>Target Address element</i>.</li> <li>The instruction executed is a taken branch, so in addition, the trace unit must generate an E <i>Atom element</i>.</li> </ul>
0x2000	MSR CONTEXTIDR	0xAA		None of these instructions are traced as <i>P0</i> <i>elements</i> , therefore no trace elements are generated. The instructions might be executed from context 0xAA or 0xBB but they are always traced as occurring from context 0xAA.
0x2004	ADD	0xAA Or 0xBB		
0x2008	ISB	0xaa <b>Of</b> 0xbb	atom(E)	The trace unit generates an E <i>Atom element</i> , because the ISB is a Context synchronization event. All execution is traced as executing in context OXAA.
	IRQ	0xBB	context(0xBB) exception(IRQ,0x200c)	A <i>Context element</i> is traced to indicate the new context. An IRQ exception occurs. The trace unit generates an <i>Exception element</i> .
0x3000	B -> 0x4000	0xCC	context(0xcc) address(0x3000) atom(E)	A <i>Context element</i> is traced to indicate the new context. A <i>Target Address element</i> is also traced, because an <i>Exception element</i> is always followed by an <i>Target Address element</i> to indicate the address that the exception has been taken to. Finally, the instruction executed is a taken branch, so the trace unit must generate an E <i>Atom element</i> .

# D13.3 Exception immediately before ISB

Table D13.3 the same as Table D13.2 but the exception occurs one instruction earlier. This means that the exception occurs before the ISB instruction that was present in previous examples.

# Table D13.3: Program trace containing a context changing operation (exception immediately before ISB)

	Execution	Context	Trace elements	Notes
0x1000	B-> 0x2000	0xaa	trace_info() trace_on() context(0xAA) address(0x1000) atom(E)	<ul> <li>Tracing begins here, therefore the trace unit must generate both:</li> <li>A <i>Context element</i>.</li> <li>A <i>Target Address element</i>.</li> <li>The instruction executed is a taken branch, so in addition, the trace unit must generate an E <i>Atom element</i>.</li> </ul>
0x2000	MSR CONTEXTIDR	0xAA		None of these instructions are traced as <i>P0</i> <i>elements</i> , therefore no trace elements are generated. The instructions might be executed from context 0xAA or 0xBB but they are always traced as occurring from context 0xAA.
0x2004	ADD	0xAA Or 0xBB		
	IRQ	0xaa or 0xbb	exception(IRQ,0x2008)	An IRQ exception occurs. The trace unit generates an <i>Exception element</i> .
0x3000	B -> 0x4000	0xCC	context(0xcc) address(0x3000) atom(E)	A <i>Context element</i> is traced to indicate the new context. A <i>Target Address element</i> is also traced, because an <i>Exception element</i> is always followed by an <i>Target Address element</i> to indicate the address that the exception has been taken to. Finally, the instruction executed is a taken branch, so the trace unit must generate an E <i>Atom element</i> .

# Chapter D14 An example of the use of the trace unit return stack

This section contains two examples of tracing the same piece of program code. However:

- In the first example the trace unit return stack is disabled.
- In the second example trace unit the return stack is enabled.

The examples demonstrate that use of the trace unit return stack can help to reduce the amount of trace generated. Table D14.1 the first example, and Table D14.2 shows the second example. In these examples, the trace unit is programmed for basic program flow, where only branch instructions are traced as *PO instructions*, and is programmed to start tracing when the instruction at  $0 \times 1000$  is accessed.

### Table D14.1: Table A-14 Basic program trace when Branch with Link instructions are executed and the return stack is disabled

	Execution	Trace elements	Notes
0x1000	BL -> 0x2000	trace_info() trace_on() context() address(0x1000) atom(E)	<ul> <li>Tracing begins here, therefore the trace unit must generate both:</li> <li>A <i>Context element</i>.</li> <li>An <i>Target Address element</i>.</li> <li>The instruction executed is a taken branch, so in addition, the trace unit must generate an E <i>Atom element</i>.</li> </ul>
0x2000	MOV		None of these instructions are traced as <i>P0 elements</i> , therefore no trace elements are generated.
0x2004	LDR		
0x2008	CMP		

	Execution	Trace elements	Notes
0x200C	BLEQ -> 0x3000 (not taken)	atom(N)	This branch is not taken, so the trace unit generates an N <i>Atom element</i> . The N <i>Atom element</i> implies the execution of the three previous instructions and the BLEQ instruction.
0x2010	STR		
0x2014	BX LR	atom(E)	This branch is taken, so the trace unit generates an E <i>Atom element</i> . The E <i>Atom element</i> implies the execution of the STR and the BX instructions.
0x1004	MOV	address(0x1004)	This instruction is not traced as a <i>P0 element</i> , therefore no trace element is generated. However, the last instruction executed was a taken indirect branch instruction, so the trace unit generates an <i>Target Address element</i> to indicate the target of that branch.
0x1008	B -> 0x4000	atom(E)	This branch is taken, so the trace unit generates an E <i>Atom element</i> . The E <i>Atom element</i> implies the execution of the MOV instruction at 0x1004 and the B instruction.
	commit all execution	commit(4)	<ul> <li>This commits all four of the following:</li> <li>The E <i>Atom element</i> generated for the branch at 0x1000.</li> <li>The N <i>Atom element</i> generated for the branch at 0x200c.</li> <li>The E <i>Atom element</i> generated for the branch at 0x2014.</li> <li>The E <i>Atom element</i> generated for the branch at 0x1008.</li> </ul>

#### Table D14.2: Table A-15 Basic program trace when Branch with Link instructions are executed and the return stack is enabled

	Execution	Trace elements	Notes
0x1000	BL -> 0x2000	trace_info() trace_on() context() address(0x1000) atom(E)	<ul> <li>Tracing begins here, therefore the trace unit must generate both:</li> <li>A <i>Context element</i>.</li> <li>An <i>Target Address element</i>.</li> <li>The instruction executed is a taken branch, so in addition, the trace unit must generate an E <i>Atom element</i>. In addition, because the return stack is enabled, the Branch with Link instruction causes the address 0x1004 to be pushed onto the trace unit return stack.</li> </ul>
0x2000	MOV		None of these instructions are traced as <i>P0 elements</i> , therefore no trace elements are generated.
0x2004	LDR		
0x2008	CMP		

	Execution	Trace elements	Notes
0x200C	BLEQ -> 0x3000 (not taken)	atom(N)	This branch is not taken, so the trace unit generates an N <i>Atom element</i> . The N <i>Atom element</i> implies the execution of the three previous instructions and the BLEQ instruction. Nothing is pushed onto the trace unit return stack because the branch is not taken.
0x2010	STR		
0x2014	BX LR	atom(E)	This branch is taken, so the trace unit generates an E <i>Atom element</i> . The E <i>Atom element</i> implies the execution of the STR and the BX instructions.
0x1004	MOV		This instruction is not traced as a <i>P0 element</i> , therefore no trace element is generated. The address of this instruction matches the top entry on the trace unit return stack. Therefore, the trace analyzer knows to restart program execution here and an <i>Target Address element</i> is not required. The top entry on the return stack, address <sub>0×1004</sub> , is popped from the return stack.
0x1008	B -> 0x4000	atom(E)	This branch is taken, so the trace unit generates an E <i>Atom element</i> . The E <i>Atom element</i> implies the execution of the MOV instruction at 0x1004 and the B instruction.
	commit all execution	commit(4)	<ul> <li>This commits all four of the following:</li> <li>The E <i>Atom element</i> generated for the branch at 0x1000.</li> <li>The N <i>Atom element</i> generated for the branch at 0x200c.</li> <li>The E <i>Atom element</i> generated for the branch at 0x2014.</li> <li>The E <i>Atom element</i> generated for the branch at 0x1008.</li> </ul>

# **D14.1 Transactions**

### D14.1.1 Simple successful transaction

This is an example of a successful transaction traced by a trace unit with no speculation in the trace element stream.

### Table D14.3: Example of trace with a successful transaction

	Execution	Trace elements	Notes
0x1000	B -> 0x2000	Trace_info()	
		Trace_on()	
		Target_address(0x2000)	Trace on
0x2000	TSTART	Atom(E)	
		Transaction_start()	The transaction starts.
0x2004	B -> 0x2400	Atom(E)	
{}			
0x2804	B -> 0x2808	Atom(E)	
0x2808	TCOMMIT	Transaction_commit()	Transaction finishes.
{}			

### D14.1.2 Simple Failed Transaction example

This is an example of a failed transaction traced by a trace unit with no speculation in the trace element stream.

### Table D14.4: Example of trace with a transaction failure

	Execution	Trace elements	Notes
0x2000	TSTART	Trace_on() Target_address(0x2000) Atom(E) Transaction_start()	Trace on The transaction starts
0x2004	TST		
0x2008	BEQ	Atom(N)	
{}			
)x2804	B -> 0x3000	Atom(E) Target_address(0x3000)	
	Transaction fails	Transaction_failure()	Transaction Fails
)x2004	TST	Target_address(0x2004)	This address is where execution resumes after the transaction failure.
0x2008	BEQ	Atom(E)	
[}			

### D14.1.3 Canceled Transaction failure example

### Table D14.5: Example of trace with a failed transaction

	Execution	Trace elements	Notes
0x2000	TSTART	Trace_on() Target_address(0x2000) Atom(E) Transaction_start()	Trace on The transaction starts
0x2004	TST		
0x2008	BEQ	Atom(N)	
{}			
0x2804	B -> 0x3000	Atom(E)	
	Transaction fails	Target_address(0x3000) Cancel(2) Transaction_failure()	Transaction fails
0x2004	TST	Target_address(0x2004)	
0x2008	BEQ	Atom(E)	
{}			

### D14.1.4 Speculated Transaction example

	Execution	Trace elements	Notes
{}			
0x1000	B -> 0x2000	Atom(E)	This branch is speculatively taken, but was incorrectly speculated and will be corrected later.
0x2000	TSTART	Atom(E) Transaction_start()	The transaction starts.
0x2004	TST		
0x2008	BEQ	Atom(N)	
{}			
0x2804	B -> 0x3000	Atom(E)	
		Cancel(4) Mispredict	The transaction was only speculatively started. It is optional if a <i>Transaction Failure element</i> is traced, because the <i>Cancel element</i> cancels the <i>Transaction Start element</i> . The <i>Mispredict element</i> corrects the incorrectly speculated first branch.
0x1004	{}		
{}			

### Table D14.6: Example of trace with a transaction failure

# Chapter D15 **Pseudocode**

# D15.1 ETE element ASL

### D15.1.1 Atom enumeration

```
// Atom
// ====
// Atom enum. Atoms are either E (taken) or N (not taken).
enumeration Atom {
    Atom_E,
    Atom_N
};
```

### D15.1.2 AtomElement()

```
a.payload.atom_type = t;
LogElem(ELEMENT, a, if t == Atom_E then "E" else "N");
return a;
```

### D15.1.3 QElement()

```
// QElement()
// ========
// Generates a Q element based on the number of elements
// to resolve.
Element QElement(integer count)
    Element a;
    a.kind = ELEM_Q;
    a.debug_id = GetNextDebugId();
    a.payload.count = count;
    LogElem(ELEMENT, a, "count " ++ a.payload.count);
    return a;
```

### D15.1.4 CancelElement()

# D15.1.5 CommitElement()

```
a.kind = ELEM_COMMIT;
a.debug_id = GetNextDebugId();
a.payload.count = count;
LogElem(ELEMENT, a, "commit " ++ count);
return a;
```

# D15.1.6 ContextElement()

```
// ContextElement()
// Generates a context element based on context ID, VMID,
// Exception level, Security state and AArch32/64 state.
Element ContextElement(bits(32) context_id,
                      bits(32) vmid,
                      bits(2) exception_level,
                      SecurityLevel secure,
                      boolean sixty_four_bit)
    Element a;
    a.kind = ELEM_CONTEXT;
    a.debug_id = GetNextDebugId();
    a.payload.context_id = context_id;
    a.payload.vmid = vmid;
    a.payload.exception_level = exception_level;
    a.payload.security = secure;
    a.payload.sixty_four_bit = sixty_four_bit;
    LogElem(ELEMENT, a,
        "c_id " ++ context_id ++
        ", vmid " ++ vmid ++
        ", ex_lvl " ++ a.payload.exception_level ++
        ", secure " ++ (a.payload.security == SecurityLevel_SECURE) ++
        ", 64_bit " ++ a.payload.sixty_four_bit);
    return a;
```

# D15.1.7 CycleCountElement()

Chapter D15. Pseudocode D15.1. ETE element ASL

return a;

### D15.1.8 DiscardElement()

### D15.1.9 ExceptionElement()

### D15.1.10 EventElement()

Chapter D15. Pseudocode D15.1. ETE element ASL

```
LogElem(ELEMENT, a, " id " ++ a.payload.event_id);
return a;
```

### D15.1.11 MispredictElement()

### D15.1.12 OverflowElement()

### D15.1.13 TimestampElement()

Chapter D15. Pseudocode D15.1. ETE element ASL

```
"timestamp " ++ timestamp ++
" cycles " ++ cycles);
return a;
```

### D15.1.14 TraceInfoElement()

```
// TraceInfoElement()
// Generates a Trace Info element based on cycle counting parameters,
// speculation depth, and transaction status.
Element TraceInfoElement (boolean cc_enabled,
                        integer cc_threshold,
                        integer current_spec_depth,
                        boolean in_transaction)
    Element a;
    a.kind = ELEM_TRACE_INFO;
    a.debug_id = GetNextDebugId();
    a.payload.cc_enabled = cc_enabled;
    a.payload.cc_threshold = cc_threshold;
    a.payload.current_spec_depth = current_spec_depth;
    a.payload.in_transaction = in_transaction;
    LogElem(ELEMENT, a,
            "cc_enabled " ++ a.payload.cc_enabled ++
            " cc_threshold " ++ a.payload.cc_threshold ++
            " current_spec_depth " ++ a.payload.current_spec_depth);
    return a;
```

### D15.1.15 TraceOnElement()

### D15.1.16 TargetAddressElement()
# Chapter D15. Pseudocode D15.1. ETE element ASL

```
// Generates a Target Address element based on a given
// address and sub_isa.
Element TargetAddressElement(AddressHistoryBufferEntry reg)
Element a;
    a.kind = ELEM_TARGET_ADDRESS;
    a.payload.address = reg.address;
    a.payload.sub_isa = reg.sub_isa;
    a.debug_id = GetNextDebugId();
LogElem(ELEMENT, a, "" ++ a.payload.address ++ " IS " ++
    (if reg.sub_isa == IS0 then "IS0" else "IS1"));
return a;
```

#### D15.1.17 SourceAddressElement()

### D15.1.18 TransactionStartElement()

```
return a;
```

## D15.1.19 TransactionCommitElement()

Chapter D15. Pseudocode D15.1. ETE element ASL

```
a.kind = ELEM_TRANS_COMMIT;
return a;
```

### D15.1.20 TransactionFailureElement()

```
a.kind = ELEM_TRANS_FAILURE;
return a;
```

## D15.2 ETE decompressor enumerations

#### D15.2.1 SubISA enumeration

```
// SubISA
// ======
// Represents sub instruction set.
// IS0 = AArch32 or AArch64, IS1 = AArch32 Thumb
enumeration SubISA {
    IS0,
    IS1
};
```

#### D15.2.2 SynchronisationState enumeration

```
// States to represent synchronisation of the reconstructor, state
// transitions as follows:
// | Init State |
                      Input | Final State |
// 1_
              // | NOT_SYNC | context element | CONTEXT
// | NOT_SYNC | address element | ADDRESS
// | ADDRESS | context element | FULL_SYNC
// | ADDRESS | overflow element | NOT_SYNC
// | ADDRESS | discard element | NOT_SYNC
// | ADDRESS | trace on element | NOT_SYNC
// | ADDRESS | atom element | NOT_SYNC
                                                // | ADDRESS | exception element | NOT_SYNC
// | CONTEXT | address element | FULL_SYNC
// | CONTEXT | overflow element | NOT_SYNC
// | CONTEXT | discard element | NOT_SYNC
// | CONTEXT | trace on element | NOT_SYNC
// | FULL_SYNC | indirect branch | CONTEXT
// | FULL_SYNC | discard element
                                  | NOT_SYNC
// | FULL_SYNC | overflow element | NOT_SYNC
// | FULL_SYNC | trace on element | NOT_SYNC
// |
```

```
enumeration SynchronisationState {
```

NOT_SYNC_STATE,	11	Not s	syncing, 1	need s	sync
CONTEXT_STATE,	11	Have	context,	need	address
ADDRESS_STATE,	11	Have	address,	need	context
FULL_SYNC_STATE	//	Fully	y synced		

```
};
```

#### D15.2.3 InstType enumeration

```
// InstType
```

```
// ======
```

```
\ensuremath{\prime\prime}\xspace Instruction type. Cannot use BranchType as this does not cover other PO
```

#### Chapter D15. Pseudocode D15.2. ETE decompressor enumerations

```
// non-branching instructions (WFE/WFI, ISB).
// WFX counts as 'Other' if it is not a P0 element (see TRCIDR2.WFXMODE).
enumeration InstType {
    InstType_BRANCH_DIR, // Direct branch
    InstType_BRANCH_INDIR, // Indirect branch
    InstType_WFX, // WFI/WFE instruction
    InstType_ISB, // Instruction barrier
    InstType_OTHER // Non-P0 instructions
};
```

## D15.3 ETE decompressor functions

#### D15.3.1 EndOfStream()

### D15.3.2 ReservedEncoding()

#### D15.3.3 ReadAndConsume()

### D15.3.4 LogDecompressor()

### D15.3.5 SBZ()

```
// SBZ()
// =====
// Raise an error if the field B is not zero.
SBZ(bits(N) B);
```

#### D15.3.6 ResolutionQueue

```
// ResolutionQueue.Initialize()
// If decompression starts at a Trace Info element that has a non-zero
// speculation depth, the trace analyzer must wait until the speculation
// of these unseen PO elements has been resolved.
\ensuremath{//} Set the number of unseen PO elements that are outstanding that need to be
// resolved.
ResolutionQueue.Initialize(integer i);
// ResolutionQueue.Uninitialized()
// Returns TRUE if the resolution queue is uninitialized.
boolean ResolutionQueue.Uninitialized();
// ResolutionQueue.Aligned()
// Returns TRUE if all the unseen PO elements have been resolved.
boolean ResolutionQueue.Aligned();
// ResolutionQueue.Align()
// Mark the oldest oldest unseen PO element as resolved.
ResolutionQueue.Align();
// ResolutionQueue.Length()
// Returns the number of elements in the queue.
integer ResolutionQueue.Length();
// ResolutionQueue.PopBack()
// Discards the element at the back (youngest) of the queue.
ResolutionQueue.PopBack();
// ResolutionQueue.Back()
// ========
// Returns the element at the back (youngest) of the queue.
Element ResolutionQueue.Back();
// ResolutionQueue.PopFront()
// Removes the element at the front (oldest) from the queue.
ResolutionQueue.PopFront();
// ResolutionQueue.Front()
// Returns the element at the front (oldest) of the queue.
```

#### D15.3.7 TransactionQueue

```
// TransactionQueue.Length()
// Return the number of entries in the transaction queue.
integer TransactionQueue.Length();
// TransactionQueue.FrontPop()
// Remove the first entry in the transaction queue.
TransactionQueue.FrontPop();
// TransactionQueue.Front()
// Return the element at the front of the transaction queue.
Element TransactionQueue.Front();
// TransactionQueue.Push()
// Add an element to the back of the transaction queue.
TransactionQueue.Push(Element e);
// TransactionQueue.InTransaction()
// Are we currently in a transaction?
boolean TransactionQueue.InTransaction();
// TransactionQueue.StartTransaction()
// _____
// Enter a transaction.
TransactionQueue.StartTransaction();
// TransactionQueue.EndTransaction()
// Leave a transaction.
TransactionQueue.EndTransaction();
```

Chapter D15. Pseudocode D15.3. ETE decompressor functions

#### D15.3.8 ReturnStack

#### D15.3.9 AddressHistoryBufferEntry

boolean ReturnStack.IsEmpty();

AddressHistoryBufferEntry UNKNOWN\_ADDRESS;

### D15.3.10 AddressHistoryBuffer

### D15.3.11 ProgramImage

```
// Returns TRUE iff we are currently inside the program image.
boolean ProgramImage.DecodeAvailable();
```

### D15.3.12 ExceptionWithUnknownAddress()

Chapter D15. Pseudocode D15.4. ETE data encodings

## D15.4 ETE data encodings

#### D15.4.1 POD()

```
// POD()
// =====
// Return data from stream in Plain Old Data Little Endian format.
bits(N) POD(integer N, bits(S) stream)
    return ReadAndConsume(N, stream);
```

### D15.4.2 ULEB128()

```
// ULEB128()
// ========
// Gets N bits of continuable data from the stream.
bits(N) ULEB128(bits(S) stream)
    return BitReplacement(stream, Zeros(N));
```

### D15.4.3 BitReplacement()

```
// BitReplacement()
// Gets N bits of continuable, bit replacement data from the stream.
bits(N) BitReplacement(bits(S) stream, bits(N) original)
   R = original;
    I = 0;
    bits(8) BYTE;
    repeat
       BYTE = ReadAndConsume(8, stream);
       R<I+6:I> = BYTE<6:0>;
        I = I + 7;
    until BYTE<7> == '0' || I >= N - 8;
    if BYTE<7> == '1' then
       BYTE = ReadAndConsume(8, stream);
       R < I + 7: I > = BYTE;
       end = N MOD 7;
       if end == 0 then end = 7;
        if I + 8 > N then SBZ(BYTE<7:end>);
    return R;
```

Chapter D15. Pseudocode D15.5. Common functions

## D15.5 Common functions

#### D15.5.1 Replicate()

### D15.5.2 Zeros()

```
// Zeros()
// ======
// Returns a zero bitstring of length n.
bits(n) Zeros(integer n);
```

## Chapter D16 Functional Differences from ETMv4

ETE has a considerable overlap with the ETMv4 architecture *Arm*® *Embedded Trace Macrocell Architecture Specification ETMv4* [3], with the intent that broadly unified software stack can program a trace unit and interpret the trace stream from either an ETMv4 trace unit or an ETE trace unit.

This section describes the primary functional differences between ETMv4 and ETE.

- Removal of data trace documentation, since this is not permitted in A-profile.
- Removal of conditional non-branch documentation, since this is not permitted in A-profile.
- TRCDEVARCH.PRESENT == 1 is mandatory.
- TRCDEVARCH.ARCHVER and TRCDEVARCH.REVISION take new values.
- TRCIDR1.TRCARCHMAJ and TRCIDR1.TRCARCHMIN take new values.
- TRCIDR9 is fixed at zero.
- Context identifier tracing is mandatory, defined in TRCIDR2.CIDSIZE.
- Virtual context identifier tracing is mandatory when the *Processing Element* (PE) implements EL2, defined in TRCIDR2.VMIDSIZE.
- The Virtual context identifier is always based on CONTEXTIDR\_EL2, with support for tracing VTTBR\_EL2.VMID removed.
- 64-bit timestamp is the only supported timestamp size.
- Timestamping is mandatory in ETE.
- TRCIDR2.IASIZE is only permitted to indicate a 64-bit instruction address size.
- External Inputs are unified with the PMU event space, with new TRCEXTINSELR<n> registers introduced.
- TRCIDR5.NUMEXTIN indicates the unified External Input model.
- Added TRCRSR.EXTIN for reading and setting the External Input Selectors state.
- Added TRCRSR.EVENT for reading and setting the ETEEvent state.
- Added TRCRSR.TA for reading and setting whether tracing was active.
- Changed requirements for the tracing of Exceptions to be dependent on the new TRCRSR.TA field.
- Removal of memory-mapped accesses. This was deprecated in ETMv4.4 for Armv8-A.

- Removal of trace unit sharing.
- Added a requirement that trace must be output within finite time.
- Added a requirement that the trace unit resources are paused when entering a Trace Prohibited region.
- Added a bit to TRCSSCSR<n> to indicate that the Single-shot Comparator Control fired while the resources are paused.
- Added requirements for dependencies on the TSB CSYNC instruction.
- Execution of  ${\tt TSB}$  csync instruction requests a timestamp element.
- The Unified Power Domain Model from ETMv4.5 for Armv8-A is mandatory in ETE.
- Changes to the enable and disable code sequences.
- Addition of the tracing of Transactional state.
- Tightened the requirements for obeying the order of start point and stop points for the ViewInst start/stop function, and tightened the rules for programming the start/stop function.
- Addition of Source Address elements.
- Added rules to require no trace to be generated in Trace Prohibited regions, under some circumstances.
- Added constraints for the effect of system instructions causing the trace unit to become enabled or disabled.
- Additional constraints for the forced tracing of exceptions around Trace Prohibited regions, to ensure trace is not generated in Trace Prohibited regions.
- Removed the flexibility around tracing of an *Exceptional occurrence* immediately after a Trace Prohibited region or when trace generation becomes operative. Such *Exceptional occurrences* are not traced.
- Added a requirement that the resource operations must complete before a TSB instruction completes.
- Defined the behavior of the visibility of reads and writes to trace unit registers from system instructions, external debugger and by the trace unit.
- Changed branch broadcasting to be required in all implementations, see TRCIDR0.TRCBB.
- TRCSYNCPR is read/write in all implementations, see TRCIDR3.SYNCPR.
- Forced tracing of System Error exceptions is required in all implementations, see TRCIDR3.TRCERR.
- Changed cycle counting to be required in all implementations, see TRCIDR0.TRCCCI.
- Removed the trace unit OS Lock mechanism, and changed to require the PE OS Lock to affect the trace unit.
- Removed the Exception Return element and Exception Return packet.
- Constrained TRCCLAIMCLR and TRCCLAIMSET to not require explicit synchronization.
- Added more constraints to the operation of the Single-shot Comparator Controls when the trace unit becomes disabled, or when entering a Trace Prohibited region.
- Added more constraints to the operation of the ViewInst start/stop function when the trace unit becomes disabled, or when entering a Trace Prohibited region.
- Constrained the behavior of cycle counting after a trace unit buffer overflow, to require the cycle count to be traced as UNKNOWN on the first *Cycle Count element* after an overflow.
- Export of PMU events to the trace unit is not affected by PMCR.X or PMCR\_EL0.X.
- Event elements are permitted to be generated before the first Trace Info element.

# Part E The Trace Buffer Extension

## Chapter E1 Trace Buffer Extension

## E1.1 Description

#### E1.1.1 About the Trace Buffer Extension

- In an Armv8 processor with CoreSight, trace generated by a trace unit is routed over a CoreSight trace fabric (AMBA ATB) through a series of trace funnels, replicators, and so on, to one or more trace sinks. The CoreSight *Trace Memory Controller* (TMC) is an example of a trace sink that can take various forms, one of which is an *Embedded Trace Router* (ETR). The ETR writes formatted trace to a buffer in memory.
- $I_{MRFPK}$  The Trace Buffer Extension feature is identified as FEAT\_TRBE.

When FEAT\_TRBE is implemented, the *Processing Element* (PE) includes a *Trace Buffer Unit*. There is one logical Trace Buffer Unit for each PE in the processor.

When the Trace Buffer Unit is enabled, program-flow trace generated by the trace unit is written directly to memory by the Trace Buffer Unit, rather than routing it to a trace fabric. Figure E1.1 shows this.

Chapter E1. Trace Buffer Extension E1.1. Description



#### Figure E1.1: Logical organization of an Armv9-A PE including a trace unit and a Trace Buffer Unit

In this figure:

- *EIS* is an internal representation of the executed instruction stream.
- The trace unit converts the EIS into formatted trace data.
- Sink is described by the section E1.2.1.7 Trace Buffer Unit disabled.

 ${\rm X}_{\rm RHRGC}$ 

For use by self-hosted software in a platform Operating System environment, a trace buffer manager such as a Trace Buffer Unit or ETR must support a trace buffer that is mapped to a set of non-contigous physical blocks in memory. The Trace Buffer Unit achieves this using the PE VMSA-based MMU, meaning it cooperates well with other software.

This means:

- The trace buffer is normally virtually addressed.
- The trace buffer has an owning Exception level and owning Security state that define the translation regime the trace buffer uses.
- FEAT\_TRBE provides a synchronization instruction, TSB CSYNC, that is used with a DSB operation to flush trace to the trace buffer.
- Trace is implicitly prohibited when the owning translation regime is not in context. That is, trace is prohibited if executing at a higher Exception level than the owning Exception level, or not executing in the owning Security state. This is an addition to the Trace Extension.

However, the Trace Buffer Extension also allows the trace buffer to be defined using physical addresses. This allows the Trace Buffer Unit to be used for debugging software that changes the virtual address mappings. In this configuration, the buffer must be contiguously mapped in physical memory.

The extent of the trace buffer is defined by a Base pointer and a Limit pointer. The Base pointer and Limit pointer are at-least 4KB-aligned, meaning a buffer must be at least one full virtual page.

The Trace Buffer Unit supports two types of operational modes:

• The trace buffer mode controls how the Trace Buffer Unit uses the trace buffer.

Chapter E1. Trace Buffer Extension E1.1. Description

• The trigger mode controls how the Trace Buffer Unit reacts to a trigger condition signaled by the trace unit.

#### E1.1.2 System events

 $I_{XDSQV}$  The trace unit can be configured to react to PE events and events from the *Cross-trigger Interface* (CTI). The CTI is for use by external debuggers.

As part of the Trace Buffer Extension and FEAT\_ETE, the PMU and FEAT\_ETE event sources are unified into a single event number space. Unless otherwise stated, all architecturally-defined Common events that can be counted by the PMU are usable as an event at the trace unit.

The following additional architecturally-defined events are provided:

- The CTI\_TRIGOUT<n> events are defined to map the system events from the CTI into the PMU event number space. As well as defining these events for the trace unit, this also provides a standard mechanism for counting *external events passed to the PE*, as recommended by the *Arm*® *Architecture Reference Manual, for A-profile architecture* [1].
- The TRCEXTOUT<n> events are defined to allow the PMU to count the events that a FEAT\_ETE implementation of the trace unit might generate.
- The PMU\_OVFS and PMU\_HOVFS events are defined to allow the trace unit to trigger directly from a PMU overflow without using the Performance Monitors overflow trigger for PMU counters accessible to EL1 and EL0, and EL2, respectively.
- The TRB\_WRAP event is defined to allow the trace unit to trigger when the current write pointer reaches the end of the trace buffer and is wrapped.

See also:

- Chapter D1 Embedded Trace Extension
- E1.3 Events

#### E1.1.3 Interrupts

 $I_{KQXVW}$  An interrupt request is raised on a buffer mangement event, such as an abort or the trace buffer filling. This is the trace buffer management interrupt.

The interrupt request is passed to an interrupt controller, such as a Generic Interrupt Controller (GIC).

Arm recommends this is a Private Peripheral Interrupt (PPI).

## E1.2 Specification

- R<sub>KYJWX</sub> If FEAT\_ETE is implemented, then FEAT\_TRBE is implemented.
- R<sub>KLNJV</sub> If FEAT\_TRBE is implemented, then a trace unit that implements FEAT\_ETE is implemented.
- R<sub>LPMRM</sub> If FEAT\_TRBE is implemented, then FEAT\_TRF is implemented.
- S<sub>QVGQX</sub> The FEAT\_TRBE feature is identified to software by ID\_AA64DFR0\_EL1.TraceBuffer.
- R<sub>PLYXP</sub> Other than where stated otherwise, this specification describes a simple sequential model of the Trace Buffer Unit. That is, one which performs the simple loop of:
  - 1. Collect a single byte of trace data from the trace unit.
  - 2. If required, performs an address translation for the address of the current write pointer to the physical address for the write pointer.
  - 3. If permitted, write the byte of trace data to the write address.
  - 4. If collection is not stopped, increment the current write pointer.
  - 5. If necessary, decrement the Trigger Counter.

Trace buffer management events are processed as part of this operation loop.

Implementations compliant with the architecture conform with the described behavior of the Trace Buffer Unit. This specification is not intended to describe how to build an implementation of the Trace Buffer Unit, nor to limit the scope of such implementations beyond the defined behaviors.

Except where the architecture specifies differently, the programmer-visible behavior of an implementation that is compliant with this specification is the same as a simple sequential model. Trace appears to be written sequentially by the Trace Buffer Unit.

This specification also describes rules for software to use the Trace Buffer Unit.

### E1.2.1 The trace buffer

R<sub>YCHKJ</sub> If and only if all of the following are true, then the Trace Buffer Unit is *Enabled*:

- SelfHostedTraceEnabled() == TRUE.
- TRBLIMITR\_EL1.E is 1.

The pseudocode function TraceBufferEnabled shows this.

R<sub>JYXPM</sub> If the Trace Buffer Unit is not Enabled, then the Trace Buffer Unit is *Disabled*. See E1.2.1.7 *Trace Buffer Unit disabled*.

The pseudocode function TraceBufferEnabled shows this.

- I<sub>SJMTV</sub> SelfHostedTraceEnabled() is defined by FEAT\_TRF in the Arm® Architecture Reference Manual, for A-profile architecture [1].
- R<sub>BGLHT</sub> If and only if all of the following are true, then the Trace Buffer Unit is *Running*:
  - The Trace Buffer Unit is Enabled.
  - TRBSR\_EL1.S is 0.

The pseudocode function TraceBufferRunning shows this.

R <sub>FRHXV</sub>	If and only if all of the following are true, then <i>Collection is stopped</i> :
	• The Trace Buffer Unit is Enabled.
	• TRBSR_EL1.S is 1.
	The pseudocode function TraceBufferRunning shows this.
I <sub>JYSQZ</sub>	While the Trace Buffer Unit is Enabled, it collects trace data from the trace unit and does one of the following:
	• Accepts the trace data and writes it to the trace buffer in memory.
	• Discards the trace data. The trace data is lost.
	• Rejects the trace data.
R <sub>ymyqx</sub>	When the Trace Buffer Unit is Enabled and Running, and the Trace Buffer Unit is able to accept the trace data, the Trace Buffer Unit Accepts the trace data from the trace unit and writes it into the <i>trace buffer</i> .
$R_{LNTVR}$	When the Trace Buffer Unit is Enabled and Running, and the Trace Buffer Unit is not able to accept the trace data, the Trace Buffer Unit <i>Rejects</i> the trace data from the trace unit. The trace data might be retained by the trace unit until the Trace Buffer Unit Accepts the trace data.
I <sub>sqyct</sub>	For example, the Trace Buffer Unit might not be able to accept trace data while its internal buffers are full.
I <sub>trcdr</sub>	If the Trace Buffer Unit Rejects trace data and the trace unit is not able to retain the trace data, then the trace unit discards it and enters an Overflow state. Details of Overflow state and how the trace unit recovers from Overflow state are defined by the trace unit.
$R_{\rm YMVZL}$	When the Trace Buffer Unit is Enabled and Collection is stopped, the Trace Buffer Unit <i>Discards</i> trace data from the trace unit. The trace data is lost.
R <sub>phskp</sub>	When used with a trace unit that implements FEAT_ETE, the Trace Buffer Unit ignores the value of the ETE TRCTRACEIDR register.
	E1.2.1.1 The trace buffer pointers
R <sub>wkbrt</sub>	The trace buffer is defined by three trace buffer pointer addresses:
	• The Page pointer
	• The Base pointer.
	• The <i>Limit pointer</i> .
	-
R <sub>fvpbs</sub>	• The <i>Limit pointer</i> .
R <sub>fvpbs</sub> R <sub>xblpk</sub>	<ul> <li>The <i>Limit pointer</i>.</li> <li>The <i>current write pointer</i>.</li> <li>The trace buffer starts at the Base pointer and extends to the Limit pointer. The location at the Base pointer is</li> </ul>
	<ul> <li>The <i>Limit pointer</i>.</li> <li>The <i>current write pointer</i>.</li> <li>The trace buffer starts at the Base pointer and extends to the Limit pointer. The location at the Base pointer is included in the trace buffer. The location at the Limit pointer is not included in the trace buffer.</li> <li>The Base pointer and Limit pointer must be aligned by software to the smallest implemented translation granule</li> </ul>
R <sub>XBLPK</sub>	<ul> <li>The <i>Limit pointer</i>.</li> <li>The <i>current write pointer</i>.</li> <li>The trace buffer starts at the Base pointer and extends to the Limit pointer. The location at the Base pointer is included in the trace buffer. The location at the Limit pointer is not included in the trace buffer.</li> <li>The Base pointer and Limit pointer must be aligned by software to the smallest implemented translation granule size.</li> <li>For each byte of trace the Trace Buffer Unit Accepts and writes to the trace buffer at the address in the current</li> </ul>
R <sub>XBLPK</sub>	<ul> <li>The <i>Limit pointer</i>.</li> <li>The <i>current write pointer</i>.</li> <li>The trace buffer starts at the Base pointer and extends to the Limit pointer. The location at the Base pointer is included in the trace buffer. The location at the Limit pointer is not included in the trace buffer.</li> <li>The Base pointer and Limit pointer must be aligned by software to the smallest implemented translation granule size.</li> <li>For each byte of trace the Trace Buffer Unit Accepts and writes to the trace buffer at the address in the current write pointer, one of the following applies:</li> <li>If the current write pointer is not equal to the Limit pointer minus one, then the current write pointer is</li> </ul>
R <sub>XBLPK</sub>	<ul> <li>The <i>Limit pointer</i>.</li> <li>The <i>current write pointer</i>.</li> <li>The trace buffer starts at the Base pointer and extends to the Limit pointer. The location at the Base pointer is included in the trace buffer. The location at the Limit pointer is not included in the trace buffer.</li> <li>The Base pointer and Limit pointer must be aligned by software to the smallest implemented translation granule size.</li> <li>For each byte of trace the Trace Buffer Unit Accepts and writes to the trace buffer at the address in the current write pointer, one of the following applies:</li> <li>If the current write pointer is not equal to the Limit pointer minus one, then the current write pointer is incremented by one.</li> </ul>
R <sub>XBLPK</sub>	<ul> <li>The <i>Limit pointer</i>.</li> <li>The <i>current write pointer</i>.</li> <li>The trace buffer starts at the Base pointer and extends to the Limit pointer. The location at the Base pointer is included in the trace buffer. The location at the Limit pointer is not included in the trace buffer.</li> <li>The Base pointer and Limit pointer must be aligned by software to the smallest implemented translation granule size.</li> <li>For each byte of trace the Trace Buffer Unit Accepts and writes to the trace buffer at the address in the current write pointer, one of the following applies:</li> <li>If the current write pointer is not equal to the Limit pointer minus one, then the current write pointer is incremented by one.</li> <li>If the current write pointer is equal to the Limit pointer minus one, then all of the following occur: <ul> <li>The current write pointer is <i>wrapped</i> by setting it to the Base pointer.</li> <li>TRBSR_EL1.WRAP is set to 1.</li> </ul> </li> </ul>

- IBTSCFThe Trace Buffer Unit can write trace data to memory in quantized units. The behavior is as if the bytes are written sequentially.
- R<sub>JMPCB</sub> The Base pointer is (TRBBASER\_EL1.BASE << 12). Bits [11:0] of the Base pointer are zero.
- R<sub>LLBBS</sub> The Limit pointer is (TRBLIMITR\_EL1.LIMIT << 12). Bits [11:0] of the Limit pointer are zero.
- R<sub>KXRTY</sub> The current write pointer is TRBPTR\_EL1.PTR[63:0].
- R<sub>PBGNS</sub> The Trigger Counter is TRBTRG\_EL1.TRG.

#### E1.2.1.2 Address translation enabled

- R<sub>XRNCQ</sub> If TRBLIMITR\_EL1.nVM is 0 then the Base pointer, Limit pointer, and current write pointer are virtual addresses in the stage 1 translation regime of the owning translation regime.
- R<sub>CMDTG</sub> If TRBLIMITR\_EL1.nVM is 0, then the stage 1 translation process for translating a virtual addresses, and checking for MMU faults is identical to that for any other virtual address in the owning translation regime.
- I<sub>GKBYK</sub> If TRBLIMITR\_EL1.nVM is 0, R<sub>CMDTG</sub> means all of the following apply:
  - The virtual addresses are translated to stage 1 output addresses by stage 1 translation, and checked for stage 1 MMU faults. The stage 1 output addresses are:
    - Physical address in the owning Security state if the owning translation regime has no stage 2 translation.
    - Intermediate physical addresses (IPAs) in the owning Security state if the owning translation regime has stage 2 translations.
  - If stage 1 translation is enabled for the owning translation regime, the memory type, and, as applicable, Cacheability, Shareability, and Device type attributes, for stage 1 output addresses are defined by the translation table entries for the virtual address being written to.
  - If stage 1 translation is disabled for the owning translation regime, the memory type of the stage 1 output addresses is Device-nGnRnE, unless overridden by stage 2 controls.
  - If SCTLR\_ELx.C is 0 for the owning translation regime and stage 1 translation is enabled then all accesses to Normal memory are Non-cacheable.
  - TRBPTR\_EL1[63:56] are ignored by address translation if the respective TBI bit is 1.
- R<sub>SJFRQ</sub> When the Trace Buffer Unit is Enabled, the Trace Buffer Unit might prefetch and cache address translations for the translation regime of the owning Exception level, including when the owning Exception level is out-of-context.
- IQXJZXRsJFRQ means that, when the Trace Buffer Unit is enabled and the owning Exception level is a lower Exception<br/>level, then the Trace Buffer Unit might make memory accesses to translation table entries from the translation<br/>regime of the owning Exception level, using the settings of the System registers associated with that translation<br/>regime.

If the PE is not executing in the owning Security state, or the PE is executing at EL3 and SCR\_EL3.NS does not indicate the owning Security state then the translation regime of the owning Exception level might not be the owning translation regime.

These memory accesses might be observed by other observers, to the extent that those accesses are required to be observed as determined by the shareability and cacheability of those translation table entries.

This is an exception to the rules in the section *Use of out-of-context translation regimes* of the *Arm*® *Architecture Reference Manual, for A-profile architecture* [1].

See also G3.1 Context switching.

#### E1.2.1.3 Address translation disabled

R <sub>PBZRZ</sub>	If TRBLIMITR_EL1.nVM is 1, the Base pointer, Limit pointer, and current write pointer are:
	• Physical address in the owning Security state if the owning translation regime has no stage 2 translation.
	• Intermediate physical addresses (IPAs) in the owning Security state if the owning translation regime has stage 2 translations.
	These addresses are output directly by stage 1 without any address translation.
R <sub>fjklw</sub>	If TRBLIMITR_EL1.nVM is 1, TRBMAR_EL1 defines the memory type, and, as applicable, Cacheability, Shareability, and Device type attributes, for the stage 1 output addresses.
I <sub>GLNHS</sub>	If TRBLIMITR_EL1.nVM is 1, the values of SCTLR_ELx.{C,M} for the owning translation regime are ignored for the purposes of determining the trace buffer Cacheability attributes.
S <sub>ZMPXW</sub>	Locations are accessed with <i>mismatched attributes</i> if all accesses to the location do not use a common definition of attributes of that location. It is possible to generate mismatched attributes for a location by accessing that location using different translations, from different Observers, and so on.
	If TRBLIMITR_EL1.nVM is 1 it is possible to generate mismatched attributes for a location from within the same stage 1 translation regime, using TRBMAR_EL1.
	Software must be aware of the consequences of and permitted behaviors when accessing a memory location with mismatched attributes. For more information, including a full definition of <i>mismatched attributes</i> and the permitted behaviors, see the <i>Arm</i> ® <i>Architecture Reference Manual, for A-profile architecture</i> [1].
R <sub>mxrfd</sub>	If TRBLIMITR_EL1.nVM is 1 and TRBPTR_EL1[top:PAMax()] is nonzero, a stage 1 Address Size fault is generated when the Trace Buffer Unit attempts to write to memory, where PAMax() is defined by the Arm® Architecture Reference Manual, for A-profile architecture [1], and:
	• If FEAT_LPA is implemented, top is 51.
	• If FEAT_LPA is not implemented, top is 47.
R <sub>brrrk</sub>	If TRBLIMITR_EL1.nVM is 1 and TRBPTR_EL1[63:(top+1)] is nonzero when the Trace Buffer Unit attempts to write to the trace buffer, then one of the following occurs, and it is CONSTRAINED UNPREDICTABLE which:
	• A Stage 1 Address Size fault is generated.
	• TRBPTR_EL1[63:(top+1)] are ignored and treated as zero.
	The value of top is as defined by $R_{MXRFD}$ .
	E1.2.1.4 Stage 2 translation
R <sub>jcmks</sub>	If the owning translation regime has stage 2 translations, the stage 2 process of translating the stage 1 output intermediate physical addresses and attributes to a physical address and attributes, and checking for MMU faults is identical to that for any other intermediate physical address generated by the owning translation regime.
I <sub>zsdmr</sub>	For example:
	• The intermediate physical addresses are translated to physical addresses by stage 2 translation, and checked for stage 2 MMU faults.

- The attributes from stage 1 are combined with the attributes from the stage 2 translation to generate the physical memory attributes.
- If the Effective value of HCR\_EL2.DC in the owning translation regime is 1, then stage 1 translation is disabled and the memory type produced by stage 1 is Normal Non-shareable, Inner Write-Back Cacheable Read-Allocate Write-Allocate, Outer Write-Back Cacheable Read-Allocate Write-Allocate, regardless of the value of SCTLR\_EL1.C.

• If the Effective value of HCR\_EL2.MIOCNCE in the owning translation regime is 0, then for permitted accesses to a memory location that use a common definition of the Shareability and Cacheability of the location, there is no loss of coherency if the Inner Cacheability attribute for those accesses differs from the Outer Cacheability attribute.

#### E1.2.1.5 Accesses to the trace buffer

R<sub>JTVDD</sub> Writes to the trace buffer by the Trace Buffer Unit are privileged writes within the owning translation regime.

I<sub>TTKZO</sub> The r

The memory type, and, as applicable, Cacheability, Shareability, and Device type attributes, for accesses made by the Trace Buffer Unit are determined by the translation tables or TRBMAR\_EL1.

See:

- $R_{CMDTG}$  and  $I_{GKBYK}$ , if translation is enabled.
- R<sub>FJKLW</sub>, if translation is disabled.
- $R_{JCMKS}$  and  $I_{ZSDMR}$ , if the owning translation regime has stage 2 translations.
- R<sub>FBKCC</sub> It is IMPLEMENTATION DEFINED whether address translations performed by the Trace Buffer Unit manage dirty state and the Access flag. This is discoverable by software from TRBIDR\_EL1.F.
- R<sub>SHWSL</sub> If hardware management of dirty state by the Trace Buffer Unit is implemented, and hardware management of dirty state is enabled for the owning translation regime, then the Trace Buffer Unit can speculatively update the translation table descriptor for any Page or Block in the trace buffer before writing data to it, if the write is otherwise permitted. This includes the case where a trace buffer management event means the Trace Buffer Unit stops writing data before the Page or Block is written to.
- R<sub>BWNRF</sub> The access granule for writes to the trace buffer by the Trace Buffer Unit is IMPLEMENTATION DEFINED, up to a maximum of 2KB, and might vary from time to time.
- R<sub>CMSNC</sub> Writes to any Device memory type by the Trace Buffer Unit occur once.
- R<sub>RZTDD</sub> A memory access from the Trace Buffer Unit that crosses a Page or Block boundary to a memory location that has a different memory type or Shareability attribute results in CONSTRAINED UNPREDICTABLE behavior. In this case, the implementation performs one of the following behaviors:
  - Each memory access generated by the Trace Buffer Unit uses the memory type and Shareability attribute associated with its own address.
  - The access generates an Alignment fault caused by the memory type:
    - If only the stage 1 translation generated the mismatch, or there is only one stage of translation in the owning translation regime, the resulting trace buffer management event is a stage 1 Data Abort.
    - If only the stage 2 translation generated the mismatch, the resulting trace buffer management event is a stage 2 Data Abort.
    - If both stages of translation generate the mismatch, the resulting trace buffer management event is either a stage 1 Data Abort or a stage 2 Data Abort.
  - The trace data is discarded and the current write pointer might not be updated.

R<sub>XRQTN</sub> A memory access from the Trace Buffer Unit to Device memory that crosses a boundary corresponding to the smallest translation granule size of the implementation causes CONSTRAINED UNPREDICTABLE behavior. In this case, the implementation performs one of the following behaviors:

- Each memory accesses generated by the Trace Buffer Unit is performed as if the boundary has no effect on the memory accesses.
- Each memory accesses generated by the Trace Buffer Unit is performed as if the boundary has no effect on the memory accesses except that there is no guarantee of ordering between it and other memory accesses.
- The access generates an Alignment fault caused by the memory type:

- If only the stage 1 translation causes the boundary to be crossed, or there is only one stage of translation in the owning translation regime, the resulting trace buffer management event is a stage 1 Data Abort.
- If only the stage 2 translation causes the boundary to be crossed, the resulting trace buffer management event is a stage 2 Data Abort.
- If both stages of translation cause the boundary to be crossed, the resulting trace buffer management event is either a stage 1 Data Abort or a stage 2 Data Abort.
- The trace data is discarded and the current write pointer might not be updated.

#### Note

The boundary referred by  $R_{XRQTN}$  is between two Device memory regions that are both:

- Of the size of the smallest implemented translation granule.
- Aligned to the size of the smallest implemented translation granule.

I<sub>VKOBR</sub> Although the Trace Buffer Unit behaves as if trace data is written a byte at a time, it is not required to do so.

For example,  $R_{BWNRF}$  and  $R_{CMSNC}$  mean that if the memory type for the trace buffer is Device-nGnRnE, then all of the following apply:

- Writes are not repeated and not re-ordered.
- A write Completes only after it reaches its endpoint in the memory system.
- The access granule size at the endpoint in the memory system is not defined by the architecture. However, a specific implementation might define the granule to permit interoperability with specific devices.

The access granule is not required to be fixed. For example, the Trace Buffer Unit might output a smaller granule when flushing trace data to the trace buffer.

See also IQQKZF.

#### E1.2.1.6 The owning translation regime

R <sub>dpgjg</sub>	The owning translation regime is defined by the owning Security state and the owning Exception level.
R <sub>hbznt</sub>	When the Trace Buffer Unit is Enabled, the owning Security state is:
	<ul> <li>Non-secure state if and only if at least one of the following is true: <ul> <li>EL3 is not implemented and the PE executes in Non-secure state.</li> <li>MDCR_EL3.NSTB is either 0b10 or 0b11.</li> </ul> </li> <li>Secure state if and only if at least one of the following is true: <ul> <li>EL3 is not implemented and the PE executes in Secure state.</li> <li>MDCR_EL3.NSTB is either 0b00 or 0b01.</li> </ul> </li> </ul>
R <sub>skvwg</sub>	When the Trace Buffer Unit is Enabled, the owning Exception level is:
	<ul> <li>EL1 if and only if at least one of the following is true: <ul> <li>EL2 is not implemented in the owning Security state.</li> <li>EL2 is disabled in the owning Security state.</li> <li>MDCR_EL2.E2TB is either 0b10 or 0b11.</li> </ul> </li> <li>EL2 if and only if all of the following is true: <ul> <li>EL2 is implemented and enabled in the owning Security state.</li> <li>MDCR_EL2.E2TB is 0b00.</li> </ul> </li> </ul>
R <sub>XWDZV</sub>	When the Trace Buffer Unit is Enabled and the owning Exception level is EL1, all of the following apply:

• The owning translation regime is EL1&0.

- If TRBLIMITR\_EL1.nVM is 0, the trace buffer pointer addresses are virtual addresses in the EL1&0 translation regime using the current ASID from TTBRx\_EL1.
- If TRBLIMITR\_EL1.nVM is 1, the trace buffer pointer addresses are intermediate physical addresses.
- Intermediate physical addresses (whether from the output of stage 1, or the pointers, as applicable) are subject to stage 2 translation using the current VMID if EL2 is implemented and enabled and HCR\_EL2.VM is 1.
- The following are prohibited trace regions:
  - EL3.
  - EL2.
  - EL0, if EL2 is implemented and enabled and HCR\_EL2.TGE is 1.

R<sub>SHXTV</sub> When the Trace Buffer Unit is Enabled and the owning Exception level is EL2, all of the following apply:

- If HCR\_EL2.E2H is 0, the owning translation regime is EL2.
- If HCR\_EL2.E2H is 1, the owning translation regime is EL2&0.
- If HCR\_EL2.E2H is 0 and TRBLIMITR\_EL1.nVM is 0, the trace buffer pointer addresses are virtual addresses in the EL2 translation regime.
- If HCR\_EL2.E2H is 1 and TRBLIMITR\_EL1.nVM is 0, the trace buffer pointer addresses are virtual addresses in the EL2&0 translation regime using the current ASID from TTBRx\_EL2.
- If TRBLIMITR\_EL1.nVM is 1, the trace buffer pointer addresses are physical addresses.
- EL3 is a prohibited trace region.

 $I_{QCKVZ}$  The following table summarizes the owning translation regime.

In this table:

**Enabled** is the value of the function TraceBufferEnabled().

**NSTB** is the Effective value of MDCR\_EL3.NSTB.

**E2TB** is the Effective value of MDCR\_EL2.E2TB.

**EEL2** is the Effective value of SCR\_EL3.EEL2.

**E2H** is the Effective value of HCR\_EL2.E2H.

The pseudocode function TraceBufferOwner shows this.

Enabled	NSTB	E2TB	EEL2	E2H	Owning translation regime
FALSE	Х	Х	Х	Х	Disabled
TRUE	0b0X	Х	0b0	Х	Secure EL1&0
TRUE	0b0X	0b00	0b1	0b0	Secure EL2
TRUE	0b0X	0b00	0b1	0b1	Secure EL2&0
TRUE	0b0X	0b1X	0b1	Х	Secure EL1&0
TRUE	0b1X	0b00	Х	0b0	Non-secure EL2
TRUE	0b1X	0b00	Х	0b1	Non-secure EL2&0
TRUE	0b1X	0b1X	Х	Х	Non-secure EL1&0

R<sub>RRCNN</sub>

When any of the following is true, then the translation of addresses generated by the Trace Buffer Unit is CONSTRAINED UNPREDICTABLE:

IMJMWG

- The owning Security state is Secure and SCR\_EL3.NS is 1.
- The owning Security state is Non-secure and SCR\_EL3.NS is 0.

The PE behaves as if one of the following is true for these translations:

- The owning Security state is Secure and SCR EL3.NS is 0.
- The owning Security state is Non-secure and SCR\_EL3.NS is 1.

Note: The behavior might differ within the same translation.

Secure and Non-secure translation regimes have different behaviors. Non-secure translation regimes only operate on Non-secure addresses, but a Secure stage 1 translation regime can generate both Secure and Non-secure output addresses and a Secure stage 2 translation regime can have both Secure and Non-secure input addresses.

In addition, stage 2 translation is disabled when EL2 is disabled in the current Security state.

R<sub>RRCNN</sub> means that if software executing at EL3 changes the value of SCR\_EL3.NS before ensuring all Trace operations are Complete, this might cause CONSTRAINED UNPREDICTABLE behaviors, including any of the following:

- The owning Security state is Non-secure but the PE can generate Secure output addresses at both stage 1 and, if applicable, stage 2.
- The owning Security state is Non-secure EL1&0 but the PE behaves as if stage 2 is disabled because, in this example, Secure EL2 is disabled.
- The owning Security state is Secure but the PE treats Secure output addresses as Non-secure addresses at both stage 1 and, if applicable, stage 2.
- The owning Security state is Secure EL1&0 but the PE behaves as if stage 2 is enabled even if Secure EL2 is disabled.

See also R<sub>NSFRQ</sub> and R<sub>MRVPT</sub>.

- R<sub>MFFGX</sub> When the Trace Buffer Unit is Enabled and the owning Security state is Non-secure state, Secure state is a prohibited trace region.
- R<sub>VGWJN</sub> When the Trace Buffer Unit is Enabled and the owning Security state is Secure state, Non-secure state is a prohibited trace region.
- I<sub>DCRYN</sub> The Self-hosted trace extension, FEAT\_TRF, provides additional controls to define Trace Prohibited regions.

FEAT\_TRF is defined in the Arm® Architecture Reference Manual, for A-profile architecture [1].

The following table summarizes the Trace Prohibited regions, by Exception level and state, when all of the following apply:

- TraceBufferEnabled() == TRUE.
- EL3, Non-secure EL2 and Secure EL2 are all implemented.
- EL3 is using AArch64.

In this table:

**NS** is the Effective value of SCR\_EL3.NS.

**STE** is the Effective value of MDCR\_EL3.STE.

**NSTB** is the Effective value of MDCR\_EL3.NSTB.

**E2TB** is the Effective value of MDCR\_EL2.E2TB.

**EEL2** is the Effective value of SCR\_EL3.EEL2.

**TGE** is the Effective value of HCR\_EL2.TGE.

The EL3, EL2, EL1, EL0 columns show which control, if any, enables tracing at the Exception level. In these columns:

**P** means tracing is prohibited.

**E2TRE** means tracing is allowed if TRFCR\_EL2.E2TRE is 1 and prohibited otherwise.

E1TRE means tracing is allowed if TRFCR\_EL1.E1TRE is 1 and prohibited otherwise.

E0HTRE means tracing is allowed if TRFCR\_EL2.E0HTRE is 1 and prohibited otherwise.

**E0TRE** means tracing is allowed if TRFCR\_EL1.E0TRE is 1 and prohibited otherwise.

The pseudocode function TraceAllowed shows this.

NS	STE	NSTB	E2TB	EEL2	TGE	EL3	EL2	EL1	EL0
0b1	Х	0b0X	Х	Х	Х	Р	Р	Р	Р
0b1	Х	0b1X	0b1X	Х	0b0	Р	Р	E1TRE	E0TRE
0b1	Х	0b1X	0b1X	Х	0b1	Р	Р	n/a	Р
0b1	Х	0b1X	0b00	Х	0b0	Р	E2TRE	E1TRE	E0TRE
0b1	Х	0b1X	0b00	Х	0b1	Р	E2TRE	n/a	E0HTRE
0b0	0b0	Х	Х	Х	Х	Р	Р	Р	Р
0b0	0b1	0b1X	Х	Х	Х	Р	Р	Р	Р
0b0	0b1	0b0X	Х	0b0	Х	Р	n/a	E1TRE	E0TRE
0b0	0b1	0b0X	0b1X	0b1	0b0	Р	Р	E1TRE	E0TRE
0b0	0b1	0b0X	0b1X	0b1	0b1	Р	Р	n/a	Р
0b0	0b1	0b0X	0b00	0b1	0b0	Р	E2TRE	E1TRE	E0TRE
0b0	0b1	0b0X	0b00	0b1	0b1	Р	E2TRE	n/a	E0HTRE

R<sub>MCYDC</sub> When the Trace Buffer Unit is Disabled, the owning translation regime, owning Security state, and owning Exception level are not defined.

#### E1.2.1.7 Trace Buffer Unit disabled

- R<sub>HNTLG</sub> When the Trace Buffer Unit is Disabled, the Trace Buffer Unit Discards trace data from the trace unit.
- R<sub>BSMLW</sub> The Trace Buffer Unit does not prefetch and cache address translations when the Trace Buffer Unit is Disabled.
- IYHJDQ
   When the Trace Buffer Unit is Disabled the trace unit might send trace data to an IMPLEMENTATION DEFINED trace bus.
- R<sub>JYTYH</sub> The trace unit does not send trace data to the IMPLEMENTATION DEFINED trace bus when the Trace Buffer Unit is Enabled.
- I<sub>FPXHD</sub> Figure E1.1 shows this IMPLEMENTATION DEFINED trace bus as a dotted line to an external trace *Sink*.

Details of this bus are outside the scope of this architecture, and might require further configuration. For example, if the trace unit implements FEAT\_ETE and the trace bus is AMBA ATB, the ATID value is configured through the trace unit external trace registers.

### E1.2.1.8 Restrictions on programming the Trace Buffer Unit

R<sub>MSPSD</sub> A current write pointer value is *out-of-range* if any of the following are true:

- The current write pointer is less-than the Base pointer, treating both pointers as unsigned integers.
- The current write pointer is greater-than-or-equal-to the Limit pointer, treating both pointers as unsigned integers.
- Bits [63:56] of the current write pointer are not equal to bits [63:56] of the Base pointer.
- Bits [63:56] of the current write pointer are not equal to bits [63:56] of the Limit pointer.

*Note*: R<sub>MSPSD</sub> means the current write pointer is out-of-range if the Base pointer is not less-than the Limit pointer or bits [63:56] of the Base pointer are not equal to bits [63:56] of the Limit pointer.

- R<sub>XXZHM</sub> A current write pointer or Trigger Counter value is *misaligned* if it is not a multiple of an IMPLEMENTATION DEFINED alignment specified by TRBIDR\_EL1.Align.
- R<sub>HXZZM</sub> A current write pointer or Trigger Counter value is a valid *restart value* if it was previously initialized with a value that was not out-of-range and not misaligned and later read from the applicable register when all of the following are true:
  - The Trace Buffer Unit is Disabled.
  - All Trace operations are Complete. See R<sub>NSFRO</sub> for the definition of Complete.
  - No External Abort has been reported to the Trace Buffer Unit. TRBSR\_EL1.EA is 0.
  - No write by the Trace Buffer Unit has generated an Alignment fault.
  - No write by the Trace Buffer Unit has generated an asynchronous SError interrupt exception.

R<sub>XZWXQ</sub> A current write pointer or Trigger Counter value is a *fault value* if it was previously initialized with a value that was not out-of-range and not misaligned or a value that was a valid restart value, and later read from the applicable register when all of the following are true:

- The Trace Buffer Unit is Disabled.
- All Trace operations are Complete. See R<sub>NSFRO</sub> for the definition of Complete.
- One of the following is true:
  - An External Abort has been reported to the Trace Buffer Unit. TRBSR\_EL1.EA is 1.
  - A write by the Trace Buffer Unit has generated an Alignment fault.
  - A write by the Trace Buffer Unit has generated an asynchronous SError interrupt exception.

#### See also R<sub>XRLSC</sub>.

I<sub>CRSGP</sub> An MMU fault does not generate a fault value. If software is able to fix the fault, then the Trace Buffer Unit can restart using the current write pointer and Trigger Counter values.

However, following an MMU fault:

- R<sub>YMVZL</sub> means the Trace Buffer Unit Discards trace because Collection is stopped. That is, trace will be lost.
- R<sub>BQTGW</sub> means that the Trigger Counter might be incorrect if a Detected Trigger has occurred.

#### See also S<sub>GTLCY</sub>.

- $I_{SFTPM}$  Following a trace buffer management event, or on a context switch, the current write pointer and Trigger Counter might be misaligned. If TRBIDR\_EL1.Align is nonzero, software should treat bits [M:0] as SBZP when writing to the applicable register, where M is (TRBIDR\_EL1.Align-1) in each of the following situations:
  - When first creating a trace buffer, software sets bits [M:0] to zero, meaning the registers are set to an aligned value.
  - On a context switch, the definitions of a restart value and fault value mean software does not have to validate or modify the value read from hardware.

A current write pointer restart value or fault value will not be out-of-range.

IVREQCA fault value is for error handling purposes only. Software must not cause the Trace Buffer Unit to become Enabled<br/>and Running with the current write pointer having a fault value.

Software context switching the Trace Buffer Unit will avoid this issue because the trace buffer management event sets TRBSR\_EL1.S to 1, meaning the Trace Buffer Unit will not become Running following the context switch.

R<sub>JWWWM</sub> If the current write pointer is written by a direct write with a misaligned value that is not a restart value and not a fault value, the value returned by a subsequent direct read of the current write pointer is UNKNOWN.

R<sub>MGZWR</sub> If the current write pointer has an out-of-range value, or a misaligned value that is not a restart value when the Trace Buffer Unit attempts to write to the trace buffer, then any of the following might occur:

- If the value is out-of-range the current write pointer might be wrapped before or after the write, and the TRB\_WRAP event might be generated.
- If the value is misaligned the write might generate an Alignment fault.
- The Trace Buffer Unit might write the trace data to any address in memory that is writable by a privileged access in the owning translation regime. These addresses are:
  - Virtual addresses in the owning translation regime if TRBLIMITR\_EL1.nVM is 0.
  - Intermediate physical addresses in the owning Security state if TRBLIMITR\_EL1.nVM is 1 and the owning translation regime has stage 2 translations.
  - Physical addresses in the owning Security state if TRBLIMITR\_EL1.nVM is 1 and the owning translation regime has no stage 2 translation.
- The write might generate a trace buffer management event with an UNKNOWN reason:
  - TRBSR\_EL1.S is either set to 1 or unchanged.
  - TRBSR\_EL1.WRAP is either set to 1 or unchanged.
  - TRBSR\_EL1.EC is set to an UNKNOWN value.
  - TRBSR\_EL1.MSS is set to an UNKNOWN value.
  - The TRB\_WRAP event might be generated.
- R<sub>CPDDM</sub> If the Trigger Counter is written by a direct write with a misaligned value that is not a restart value, then all of the following apply:
  - If the value is not a fault value, the value returned by a subsequent direct read of the Trigger Counter register is UNKNOWN.
  - The generation of a Trigger Event while the Trace Buffer Unit remains Enabled and Running is UNPRE-DICTABLE.
- I<sub>YSXXN</sub> R<sub>XXZHM</sub> and R<sub>CPDDM</sub> mean an implementation that always keeps the current write pointer and/or Trigger Counter aligned to the IMPLEMENTATION DEFINED alignment specified by TRBIDR\_EL1.Align, where TRBIDR\_EL1.Align is greater-than-zero (byte alignment), can implement bits [*M*:0] of the applicable register(s) as RAZ/WI bits, where *M* is (TRBIDR\_EL1.Align-1).

 $R_{HXZZM}$  allows an implementation where an External Abort is reported to the Trace Buffer Unit and handled synchronously to implement TRBPTR\_EL1[M:N] (where N is implementation-specific and typically determined by the minimum memory access granule) as read/write bits for the purpose of reporting an External Abort fault address, but otherwise ignore the value in these bits. (If N > 0, bits [(N - 1):0] can be implemented as RAZ/WI.)

- R<sub>DJMDD</sub> When TRBLIMITR\_EL1.E is 1, the PE might ignore a direct write to any of the following registers, other than a direct write to TRBLIMITR\_EL1 that modifies TRBLIMITR\_EL1.E:
  - The current write pointer, TRBPTR\_EL1.
  - The Base pointer, TRBBASER\_EL1.

- The Limit pointer, TRBLIMITR\_EL1.
- The Trigger Counter, TRBTRG\_EL1.
- TRBSR\_EL1.
- TRBMAR\_EL1.

#### Note

This means software must use appropriate Context synchronization operations to order a direct write that modifies TRBLIMITR\_EL1.E with respect to other direct writes to Trace Buffer Unit registers. This includes a write to enable the Trace Buffer Unit by setting TRBLIMITR\_EL1.E to 1.

See also:

- E1.2.3 Synchronization and the Trace Buffer Unit.
- E1.2.3.8 UNPREDICTABLE behavior.
- G3.1 Context switching.

#### E1.2.1.9 Memory System Performance Resource and Monitoring Extension (MPAM)

R<sub>WXSYG</sub> If the MPAM Extension, FEAT\_MPAM, is implemented then the MPAM information for accesses made by the Trace Buffer Unit to the trace buffer use the MPAM values of the owning Exception level and owning Security state.

*FEAT\_MPAM* is defined by the *Arm*® *Architecture Reference Manual Supplement; Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture* [6].

I\_XLNWDFor example, if the owning Exception level is EL2 the trace buffer writes use MPAM2\_EL2.PARTID\_D and<br/>MPAM2\_EL2.PMG\_D. MPAM\_NS is set for the owning Security state.

#### E1.2.1.10 Memory Tagging Extension

R<sub>YGMLW</sub> If FEAT\_MTE is implemented then the Trace Buffer Unit generates an Unchecked access for each access to the trace buffer.

*Note:* This is the case even when a Tagged Normal memory type is accessed.

See also:

• "Memory Tagging Extension" chapter of the *Arm*® *Architecture Reference Manual, for A-profile architecture* [1]

#### E1.2.1.11 Cache and TLB operations

I<sub>WYVXK</sub> Translations used by the Trace Buffer Unit might be cached in a TLB.

- $R_{GQJMC}$  TLB maintenance operations that affect the TLB of the PE also affect any TLB caching translations for the Trace Buffer Unit of that PE.
- R<sub>RNPNM</sub> The PE is permitted, but not required, to cache all translations used by the Trace Buffer Unit in TLB caching structures that combine stage 1 and stage 2 of the translation. This includes when TRBLIMITR\_EL1.nVM is 1 and the owning translation regime has stage 2 translations.

S<sub>LSZDR</sub> When TRBLIMITR\_EL1.nVM is 1 and the owning translation regime has stage 2 translations, the Trace Buffer Unit uses intermediate physical addresses (IPAs). R<sub>RNPNM</sub> permits, but does not require, such translations to be cached in a TLB in such a way that an IPAS2 TLB maintenance operation is *not* sufficient to invalidate the cached copies. In this case, there is no virtual address (VA) for the translation.

If TRBLIMITR\_EL1.nVM is 1 and the owning translation regime has stage 2 translations, then the following code executed at EL2 or above is sufficient to invalidate all cached copies of the stage 2 translations used by the Trace Buffer Unit of the IPA held in xt for the current VMID:

- 1 TLBI IPAS2E1, Xt
- 2 DSB 3 TLBI VMALLE1

Equivalent architectural requirements apply to the IPAS2L instruction, except that the only TLB entries that must be invalidated by an IPAS2L instruction are those that come from the final level of the translation table lookup.

Equivalent sequences guaranteed to invalidate all entries invalidated by the above code sequence can be used, such as TLBI ALL OF TLBI VMALLS1S2.

- R<sub>DNFWB</sub> Cache maintenance operations that affect the caches of the PE also affect data caching by the Trace Buffer Unit of that PE.
- $I_{MZQPT}$  R<sub>GQIMC</sub> and R<sub>DNFWB</sub> mean that the completion of any cache or TLB maintenance instruction includes its completion on all Trace Buffer Units for PEs that are affected by both the instruction and the DSB operation that is required to guarantee visibility of the maintenance instruction. See E1.2.3.7 *Detailed synchronization litmus tests* for more information.

#### E1.2.1.12 Effect on the exclusive monitors and transactions

- R<sub>DCVBN</sub> If an operation between Load-Exclusive and Store-Exclusive instructions is traced, and the the trace data is written to an unrelated address, then the write has no effect on the exclusive monitors.
- R<sub>MDJNK</sub> If an operation inside a transaction is traced, and the the trace data is written to an unrelated address, then the write has no effect on the transaction.
- R<sub>NWSKV</sub> If the Trace Buffer Unit writes to the marked address of an exclusives monitor in the Exclusive Access state, then one of the following occurs, and it is CONSTRAINED UNPREDICTABLE which:
  - The write has the same effect on the exclusives monitor as a store by the PE or any other Observer to that address.
  - The write has no effect on the exclusives monitor.
- R<sub>FVRXJ</sub> If the Trace Buffer Unit writes to the working set of a transaction, then one of the following occurs, and it is CONSTRAINED UNPREDICTABLE which:
  - The write has the same effect on the transaction as a store by any other Observer to that address.
  - The write has no effect on this transaction.

### E1.2.2 Trace buffer management

I <sub>gyhbh</sub>	The Trace Buffer Extension supports the following trace buffer modes:
	<i>Circular Buffer mode</i> In Circular Buffer mode, when the current write pointer reaches the Limit pointer, it is wrapped by setting it to the Base pointer.
	<i>Wrap mode</i> As Circular Buffer mode, except that an interrupt request is generated when the current write pointer is wrapped.
	Fill mode As Wrap mode, except that trace collection stops when the current write pointer is wrapped.
I <sub>fzxsv</sub>	The trace buffer mode is controlled by TRBLIMITR_EL1.FM.
I <sub>nfzks</sub>	A trace buffer management event occurs:
	• On an Alignment fault, or MMU fault.
	• On an External Abort.
	• On a Trigger Event, if enabled.
	• When the current write pointer is wrapped to the Base pointer and the trace buffer mode is not Circular Buffer mode. This event is known as:
	- A buffer wrap event, if the trace buffer mode is Wrap mode.
	- A buffer full event, if the trace buffer mode is Fill mode.
	• On a programming error, when permitted as an UNPREDICTABLE behavior of the PE. For more information, see E1.2.1.8 <i>Restrictions on programming the Trace Buffer Unit</i> and E1.2.3.8 <i>UNPREDICTABLE behavior</i> .
	• On an IMPLEMENTATION DEFINED event.
R <sub>hlksg</sub>	On a trace buffer management event all of the following occurs:
	• The interrupt request bit, TRBSR_EL1.IRQ, is set to 1.
	• The trace buffer management interrupt signal, <b>TRBIRQ</b> , is asserted.
	• Additional syndrome for the event might be written to TRBSR_EL1.MSS.
R <sub>lrtbp</sub>	<b>TRBIRQ</b> is a level triggered interrupt request driven by TRBSR_EL1.IRQ. This means that all of the following apply:
	• A direct write that sets TRBSR_EL1.IRQ to 1 causes the interrupt request to be asserted.
	• The interrupt request remains asserted until software clears TRBSR_EL1.IRQ to 0.
R <sub>tppcf</sub>	When a GIC is implemented, <b>TRBIRQ</b> is configured as a PPI. <b>TRBIRQ</b> is signaled by the PE that implements the Trace Buffer Unit.
I <sub>HHRLX</sub>	The PPI number is not defined by the architecture. Arm recommends that the the PPI number is discoverable to an Operating System, for example using ACPI or Device Tree interfaces.
S <sub>XLNJY</sub>	Software must configure the trace buffer management interrupt to be taken to the correct Exception level.
I <sub>HJFLC</sub>	Buffer full, Alignment fault, and MMU fault trace buffer management events are synchronous. This means that the effect of these trace buffer management events setting TRBSR_EL1.S to 1, Collection is stopped, happens before any further trace is collected by the Trace Buffer Unit from the trace unit.
I <sub>JLZDN</sub>	The Trigger Event trace buffer management event initiates a trace unit flush meaning other trace might be written to the trace buffer. This might cause a second trace buffer management event to be generated before Collection is stopped by the Trigger Event trace buffer management event.
I <sub>ZLVHR</sub>	The <b>TRBIRQ</b> interrupt is always taken asynchronously by the PE, even if the event is reported synchronously to the Trace Buffer Unit.

IGVGPBFollowing an Alignment fault, MMU fault, or External Abort trace buffer management event, TRBPTR\_EL1<br/>serves as a Fault Address Register.

For a fault or synchronous External Abort trace buffer management event, the frozen TRBPTR\_EL1 is the address that generated the fault or External Abort.

For an asynchronous External Abort trace buffer management event, the frozen TRBPTR\_EL1 is not guaranteed to be the address that generated the External Abort.

#### E1.2.2.1 Prioritization of a trace buffer management event

R<sub>MKCHT</sub> Where multiple synchronous trace buffer management events occur on writing trace data, the PE prioritizes them as follows (from highest to lowest priority), reporting the highest priority event:

- 1. Synchronous fault.
- 2. Synchronous External Abort.
- 3. Buffer full event.
- 4. Buffer wrap event.
- I<sub>BRLXK</sub> Do not confuse the prioritization of trace buffer management events with the prioritization of trace buffer management interrupts by an interrupt controller.
- R<sub>GTMJD</sub> Asynchronous and IMPLEMENTATION DEFINED trace buffer management events are not prioritized relative to synchronous trace buffer management events.

#### E1.2.2.2 Buffer full and Buffer wrap events

- R<sub>MBSHC</sub> If the current write pointer is wrapped to the Base pointer and the trace buffer mode is Fill mode, then all of the following occur:
  - A trace buffer management event is generated. This sets TRBSR\_EL1.IRQ to 1.
  - TRBSR\_EL1.WRAP is set to 1.
  - The TRB\_WRAP event is generated.
  - If TRBSR\_EL1.S is 0 then all of the following occur:
    - TRBSR\_EL1.S is set to 1, Collection is stopped.
    - TRBSR\_EL1.EC is set to 0x00, other buffer management event.
    - TRBSR\_EL1.BSC is set Ob00001, buffer filled.
  - The other fields in TRBSR\_EL1 are unchanged.

After the trace buffer management event, the current write pointer will point to the Base pointer.

R<sub>VBDJZ</sub> If the current write pointer is wrapped to the Base pointer and the trace buffer mode is Wrap mode, then all of the following occur:

- A trace buffer management event is generated. This sets TRBSR\_EL1.IRQ to 1.
- TRBSR\_EL1.WRAP is set to 1.
- The other fields in TRBSR\_EL1 are unchanged.
- The TRB\_WRAP event is generated.

Because TRBSR\_EL1.S is unchanged, trace continues to be collected and written to the trace buffer.

- I<sub>GDSTS</sub> If the current write pointer is wrapped to the Base pointer and the trace buffer mode is Circular Buffer mode, then all of the following occur:
  - TRBSR\_EL1.WRAP is set to 1.
  - The other fields in TRBSR\_EL1 are unchanged.
  - The TRB\_WRAP event is generated.
- IVCDNP If TRBSR\_EL1.S is 1, the current write pointer is not updated, meaning the current write pointer is never wrapped when TRBSR\_EL1.S is already 1.
- S<sub>HKNBM</sub> Software can configure the PMU to count the TRB\_WRAP event and monitor how many times the current write pointer has wrapped, particularly in Circular Buffer mode or Wrap mode.
- IJSQPHSee also G3.2 Controlling generation of trace buffer management events.

#### E1.2.2.3 Trigger Event

 $I_{\text{HHLBM}}$  The Trace Buffer Extension supports detection of a trigger condition from the trace unit. A trigger condition is typically used to stop trace capture to ensure trace is captured around a point of interest.

The trace unit defines how software programs the trace unit to generate trigger conditions.

A *Detected Trigger* is signaled to the Trace Buffer Unit by the trace unit when the trace unit detects a trigger condition. The trace unit defines whether the Detected Trigger is signaled synchronously or asynchronously to the trace data stream.

A *Trigger Event* occurs when the Trigger Counter has counted the specified number of trace bytes after a Detected Trigger. Software can set the Trigger Counter to zero to skip this step.

The *Trigger Counter* is a counter used to delay a Trigger Event for a specified number of trace bytes after a Detected Trigger.

Figure E1.2 shows this.



#### Figure E1.2: Trigger condition to Trigger Event

- I<sub>YRQCN</sub> For a trace unit that implements FEAT\_ETE, event 0 is the trigger condition.
- S<sub>DHJTB</sub> When the trigger mode is set to Stop on trigger, software uses the Trigger Counter to control how trace is collected around the Detected Trigger as follows:
  - Set the Trigger Counter to zero to trace *before* the Detected Trigger.
  - Set the Trigger Counter to half the size of the trace buffer to trace around the Detected Trigger.
  - Set the Trigger Counter to the size of the trace buffer to trace after the Detected Trigger.

 IKLEBB
 E1.2.1.8 Restrictions on programming the Trace Buffer Unit defines additional constraints on writing to the Trigger Counter.

R <sub>ksqjw</sub>	If a Detected Trigger occurs while the Trace Buffer Unit is Enabled, then all of the following occur:
	• TRBSR_EL1.TRG is set to 1.
	• The other fields in TRBSR_EL1 are unchanged.
$R_{BQTGW}$	If all of the following are true, then the Trace Buffer Unit decrements the Trigger Counter by 1 for each byte of trace data written to the trace buffer by the Trace Buffer Unit:
	• The Trigger Counter is nonzero.
	• TRBSR_EL1.TRG is set to 1.
	If the write generates an Alignment fault, MMU fault, or External Abort, it is UNPREDICTABLE whether the Trigger Counter is decremented.
$R_{QFGNQ}$	If a Detected Trigger occurs when the Trigger Counter is nonzero and TRBSR_EL1.TRG is 0, the Trace Buffer Unit might decrement the Trigger Counter by an amount up to the value specified by TRBIDR_EL1.Align without writing any additional trace data to the trace buffer.
I <sub>QQKZF</sub>	An implementation might include an internal buffer that collects bytes of trace data into more convenient units before writing them to memory. For example, the width of the system bus or the length of a cache line.
	In such an implementation, TRBIDR_EL1.Align specifies the size of this unit, and the Trigger Counter is decremented by the size of this unit when the write occurs, meaning the Trigger Counter is always aligned to the size specified by TRBIDR_EL1.Align.
	However this means that if the Detected Trigger occurs when such an internal buffer is not empty, the Trace Buffer Unit will over-decrement the counter when the internal buffer is written to memory. $R_{QFGNQ}$ permits this.
	See also R <sub>BWNRF</sub> .
$R_{\rm DHLQG}$	A Trigger Event is generated when the Trace Buffer Unit is Enabled and one of the following occurs:
	• A Detected Trigger occurs when the Trigger Counter is zero and TRBSR_EL1.TRG is 0.
	• The Trace Buffer Unit decrements the Trigger Counter to zero.
I <sub>ZGFSK</sub>	A Trigger Event is not generated when a Detected Trigger occurs, the Trigger Counter is set to zero and TRBSR_EL1.TRG is already 1.
	A Trigger Event is not generated when the Trace Buffer Unit is Disabled.
$R_{RWJNN}$	The Detected Trigger might be generated by a Trace operation $t_T$ . This might be the Trace operation generated by an instruction that also matched the trigger condition, or might be a Trace operation generated asynchronously by the trace unit to mark the trigger condition in the trace data. The trace unit defines this relationship for triggers.
R <sub>MLZZW</sub>	A Trigger Event might be generated by a Trace operation as follows:
	• If the Trigger Event is generated when a Detected Trigger occurs when the Trigger Counter is zero and TRBSR_EL1.TRG is 0, and the Detected Trigger is generated by a Trace operation $t_T$ then the Trigger Event is generated by the same Trace operation $t_T$ .
	• If the Trigger Event is generated when the Trace Buffer Unit decrements the Trigger Counter to zero, then Trigger Event is generated by the Trace operation that generated the trace data that caused the Trigger Counter to decrement to zero.
	A Trigger Event is not generated by a specific Trace operation if the Trigger Event is generated when a Detected Trigger occurs when the Trigger Counter is zero and TRBSR_EL1.TRG is 0, and the Detected Trigger is not generated by a specific Trace operation.
I <sub>GPHHS</sub>	The link between a Trigger Event and a Trace operation that generated it affects when the Trace operation is Microarchitecturally-finished and the behavior of the TSB CSYNC instruction. See $R_{JQDJD}$ .

 $I_{NGLLQ}$  The Trace Buffer Extension supports the following *trigger modes*:

Stop on trigger Trace collection is stopped and an interrupt request is generated after a Trigger Event.

IRQ on trigger An interrupt request is generated after a Trigger Event.

*Ignore trigger* The Trace Buffer Unit ignores the trigger condition.

In the Stop on trigger and IRQ on trigger modes, software specifies the amount of trace that is collected after the trigger condition before the Trigger Event.

R<sub>XRRWP</sub> If a Trigger Event is generated when collection is not stopped and the trigger mode is Stop on trigger, then all of the following occur:

- The Trace Buffer Unit initiates a trace unit flush of the trace unit.
- The TRB\_TRIG event is generated.

On completion of the trace unit flush all of the following occur:

- A trace buffer management event is generated. This sets TRBSR\_EL1.IRQ to 1.
- If TRBSR\_EL1.S is 0, then all of the following occur:
  - TRBSR\_EL1.S is set to 1, Collection is stopped.
  - TRBSR\_EL1.EC is set to 0x00, other buffer management event.
  - TRBSR\_EL1.BSC is set to Ob000010, Trigger Event.
- The other fields in TRBSR\_EL1 are unchanged.

After the trace buffer management event, the current write pointer will point to either the first byte after the last trace byte written to the trace buffer, or, if the last trace byte written to the trace buffer was the last byte in the trace buffer, the Base pointer.

 $I_{MCGFL}$  The trace unit defines the behavior and completion of a trace unit flush, including which Trace operations, if any, are accepted by the Trace Buffer Unit before the trace unit flush completes.

If the Detected Trigger is generated by a Trace operation  $t_T$  then the trace unit flush does not complete before the Trace Buffer Unit Accepts the trace data for  $t_T$ .

- IVPLRF Because the Trace Buffer Unit initiates a trace unit flush before stopping this means that, before TRBSR\_EL1.S is set to 1:
  - More trace might be written to the trace buffer after the Trigger Event is detected.
  - This might generate other management events that set TRBSR\_EL1.S to 1.

- The Trace Buffer Unit initiates a trace unit flush of the trace unit.
- The TRB\_TRIG event is generated.

On completion of the trace unit flush all of the following occur:

- A trace buffer management event is generated. This sets TRBSR\_EL1.IRQ to 1.
- The other fields in TRBSR\_EL1 are unchanged.

Because TRBSR\_EL1.S is unchanged, trace continues to be collected and written to the trace buffer.

- I<sub>LMQHK</sub> If a Trigger Event is generated and the trigger mode is Ignore trigger, then all of the following occur:
  - TRBSR\_EL1 is unchanged.
  - The TRB\_TRIG event is generated.

R<sub>XYPYF</sub> If a Trigger Event is generated when collection is not stopped and the trigger mode is IRQ on trigger, then all of the following occur:

R <sub>MWWHM</sub>	If a Trigger Event is generated when Collection is stopped, then all of the following occur:					
	• TRBSR_EL1 is unchanged.					
	• The TRB_TRIG event is generated.					
I <sub>NZYNN</sub>	These rules mean that trace might be collected after the Trigger Event, but are included to ensure that trace for the instructions that caused the trigger condition is not discarded in common cases.					
I <sub>JDWMT</sub>	The trigger mode is controlled by TRBLIMITR_EL1.TM.					
I <sub>SJWBD</sub>	See also G3.2 Controlling generation of trace buffer management events.					
	E1.2.2.4 Faults					
R <sub>QKLXR</sub>	A write by the Trace Buffer Unit might generate one or more of the following faults:					
	<i>Alignment fault</i> If TRBPTR_EL1 is misaligned, the behavior is UNPREDICTABLE and a write to the trace buffer by the Trace Buffer Unit might generate an Alignment fault. See also R <sub>MGZWR</sub> .					
	<b>Translation fault</b> Any access outside the virtual address or intermediate physical address space generates a Translation fault.					
	The translation of a virtual address or intermediate physical address to a physical address might generate Translation fault.					
	Writes to the trace buffer are made as privileged writes in the owning translation regime, meaning they are not affected by the TCR_ELx.E0PDy bits for the owning translation regime.					
	Address Size fault The translation of a virtual address or intermediate physical address to a physical address, or use of an out-of-range physical address, might generate an Address Size fault.					
	<b>Permission fault</b> Writes to the trace buffer are made as privileged writes in the owning translation regime. If the write does not have write permission, a Permission fault is generated. The value of PSTATE.PAN is ignored.					
	If the Trace Buffer Unit does not manage the dirty state in translation tables, then accesses ignore the Dirty Bit Modifier bit in Page and Block descriptors and as a result, might generate a Permission fault.					
	Access Flag fault If the Trace Buffer Unit does not manage the Access flag in translation tables or hardware management of the Access flag state is disabled for the owning translation regime, then any access to a Page or Block with the Access flag bit set to 0 in a descriptor will generate an Access Flag fault.					
	TLB Conflict fault IMPLEMENTATION DEFINED.					
	<b>Unsupported atomic hardware update fault</b> If hardware update of the translation tables is not guaranteed atomic in regard to other agents that access the memory, the translation of a virtual address to a physical address might generate an Unsupported atomic hardware update fault.					
	This document uses MMU fault to mean any of these faults other than Alignment fault.					
R <sub>fybcg</sub>	Writes to the trace buffer by the Trace Buffer Unit never generate watchpoints.					
I <sub>dtkgb</sub>	Faults do not generate an actual Data Abort exception. The ESR and FAR registers are unchanged.					
S <sub>GTLCY</sub>	To avoid MMU faults, Arm recommends:					
	• Software pins the Pages or Blocks used for the trace buffer. This includes a hypervisor pinning these Pages or Blocks in the stage 2 translation.					

• If the Trace Buffer Unit does not manage the Access Flag and dirty state, software marks the Pages or Blocks as accessed and dirty. Software can discover whether address translations performed by the Trace Buffer Unit manage dirty state and the Access flag from TRBIDR\_EL1.F.
- R<sub>FSPBK</sub> If a write by the Trace Buffer Unit generates an Alignment fault or MMU fault, and TRBSR\_EL1.S is 0, then all of the following occur:
  - A trace buffer management event is generated. This sets TRBSR\_EL1.IRQ to 1.
  - TRBSR\_EL1.S is set to 1, Collection is stopped.
  - TRBSR\_EL1.EC is set to the appropriate one of the following values:
    - 0x24, stage 1 Data Abort on write to trace buffer.
    - 0x25, stage 2 Data Abort on write to trace buffer.
  - TRBSR\_EL1.FSC is set to indicate the type of the fault.
  - TRBPTR\_EL1 is set to the address that generated the fault.
  - The other fields in TRBSR\_EL1 are unchanged.
- $I_{ZNPQG}$  In the case of a stage 2 Data Abort on a write to trace buffer, the PE does not record whether the fault was due to a stage 2 fault on the access, or a stage 2 fault on a stage 1 translation table access.

## E1.2.2.5 External aborts

R <sub>djlwb</sub>	A write to the trace buffer might generate an <i>External Abort</i> , including an External Abort on a translation table walk or translation table update:
	External Abort The write might generate a synchronous or asynchronous External Abort.
	<b>External Abort on translation table walk or translation table update</b> The translation of a virtual address or intermediate physical address to a physical address might generate an External Abort.
R <sub>gqwbf</sub>	When a write to the trace buffer generates an External Abort, then one of the following occurs, and it is IMPLE-MENTATION DEFINED which:
	• The External Abort is reported to the Trace Buffer Unit and treated as a trace buffer management event.
	• The External Abort is not reported to the Trace Buffer Unit and generates an asynchronous SError interrupt exception at the PE.
R <sub>NZTKV</sub>	When an External Abort is reported to the Trace Buffer Unit, then one of the following occurs, and it is IMPLE- MENTATION DEFINED which:
	• The External Abort is handled synchronously by the Trace Buffer Unit.
	• The External Abort is handled asynchronously by the Trace Buffer Unit.
R <sub>tvkjr</sub>	If the Trace Buffer Unit handles External Aborts asynchronously, then all of the following apply:
	• The External Abort trace buffer management event might not be generated until after a first trace buffer management event has set TRBSR_EL1.S is 1.
	• Writes to the trace buffer might generate a second trace buffer management event after the External Abort trace buffer management event has set TRBSR_EL1.S is 1.
	• The Trace Buffer Unit might collect further trace data from the trace unit and write it to memory before the External Abort trace buffer management event sets TRBSR_EL1.S to 1.
R <sub>XRLSC</sub>	When a write by the Trace Buffer Unit generates an External Abort reported to the Trace Buffer Unit, all of the following occur:
	• The External Abort bit, TRBSR_EL1.EA, is set to 1.
	• The Trace Buffer Unit stops writing trace data to the trace buffer.
	• If the Trace Buffer Unit handles External Aborts synchronously, TRBPTR_EL1 is set to the address that generated the External Abort.

I<sub>TZNMV</sub>

- If the Trace Buffer Unit handles External Aborts asynchronously, TRBPTR\_EL1 is not guaranteed to be set to the address that generated the External Abort.
- If TRBSR\_EL1.S is 0 then all of the following occur:
  - A trace buffer management event is generated. This sets TRBSR\_EL1.IRQ to 1.
  - TRBSR\_EL1.S is set to 1, Collection is stopped.
  - TRBSR\_EL1.EC is set to the appropriate one of the following values:
    - \* 0x24, stage 1 Data Abort on write to trace buffer.
    - \* 0x25, stage 2 Data Abort on write to trace buffer.
  - TRBSR\_EL1.FSC is set to indicate the type of External Abort.
- The other TRBSR\_EL1 fields are unchanged.

Reporting the External Abort to the Trace Buffer Unit and generating a trace buffer management event:

- Sets TRBSR\_EL1.S to 1 and so Discards further trace data.
- Allows error recovery software to isolate the event to the actions of the Trace Buffer Unit.

Not reporting the External Abort to the Trace Buffer Unit and generating an asynchronous SError interrupt exception at the PE:

- Means that, while tracing is not prohibited, the trace unit might continue generating trace data that the Trace Buffer Unit Accepts. However, the SError interrupt might be taken to an Exception level where tracing is prohibited.
- Might not allow error recovery software to isolate the event and error containment.

## E1.2.2.6 IMPLEMENTATION DEFINED management events

R<sub>CHNSL</sub> When IMPLEMENTATION DEFINED conditions are met all of the following occur:

- A trace buffer management event is generated. This sets TRBSR\_EL1.IRQ to 1.
- TRBSR\_EL1.S is set to 1, Collection is stopped.
- TRBSR\_EL1.EC is set to 0x1F, IMPLEMENTATION DEFINED buffer management event.
- TRBSR\_EL1.MSS is set to an IMPLEMENTATION DEFINED value.
- The other fields in TRBSR\_EL1 are unchanged.
- Image: Image:

## E1.2.3 Synchronization and the Trace Buffer Unit

I<sub>NMWZY</sub> Program-flow trace data is generated by traced instructions. When an instruction is executed:

- 1. The PE decides whether to create a *Trace operation* for the instruction.
- 2. If created, the Trace operation generates the program-flow trace data.

For some trace unit implementations, Speculative instructions might generate Trace operations, as well as architecturally Resolved instructions.

See Chapter G2 Stages of execution for more information on these terms.

The trace unit might also generate asynchronous Trace operations, that are not causally related to an executed instruction. If the trace unit implements the FEAT\_ETE then the ETE Resources can generate Trace operations that are not causally related to an instruction or Speculative instruction.

The architecture defines a Trace Synchronization event that synchronizes the operation of Trace operations with the execution of instructions. Without correct use of the Trace Synchronization event, a Trace operation might for instance read a stale value from a System register, causing trace data to be written to the wrong memory location, or the Trace Buffer Unit to otherwise generate unpredictable software behavior. See also E1.2.3.8 UNPREDICTABLE behavior.

- R<sub>ZVDST</sub> Trace operations operate independently of the instructions that are executed on the PE and make indirect reads and indirect writes of System registers as an *external agent*.
- I<sub>TPVQR</sub> The *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] defines the synchronization requirements for direct reads, direct writes, indirect reads and indirect writes of System registers made by instructions and external agents.
- R<sub>NRLDV</sub> The indirect reads of the TRFCR\_EL1.{E1TRE, E0TRE} and TRFCR\_EL2.{E2TRE, E0HTRE} *trace filter controls* when determining whether the current Execution stream is part of a prohibited trace region and an instruction **A** should generate a Trace operation, are treated as indirect reads made by **A**.

*Note:* This rule is defined by FEAT\_TRF.

- R<sub>SXXQJ</sub> Each System register access made by the trace unit is one of the following, and the trace unit defines which:
  - An indirect read or indirect write  $\mathbf{rw}_A$  made by an instruction A. For example, to determine whether to generate a Trace operation for A.
  - An indirect read or indirect write  $\mathbf{rw}_{tA}$  made by a Trace operation  $\mathbf{t}_A$ . This is in addition to System register accesses defined by this manual as indirect reads or indirect writes made by the Trace Buffer Unit.
  - An other indirect read or indirect write **rw**, not directly related to either an instruction or Trace operation. The trace unit defines the synchronization requirements for these registers.

In addition to the registers listed by  $R_{NRLDV}$ , for the ETE, the following ETE System registers are indirectly read by an instruction **A** to determine whether **A** should generate a Trace operation:

- TRCPRGCTLR.EN, the Trace unit enable bit in the Programming Control Register.
- TRCOSLSR.OSLK, the Trace OS Lock Status Register.

This manual defines which System registers are indirectly read or indirectly written by the Trace Buffer Unit as part of the Trace operation  $t_A$  for a traced instruction A. For example:

- Trace Buffer Unit System registers.
- VMSA System registers and SCR\_EL3.NS, when translating addresses generated by the Trace Buffer Unit.

Other System registers are indirectly read or indirectly written by the trace unit as part of the Trace operation  $t_A$  for a traced instruction A. For example:

• Other ETE System registers.

- If context tracing is enabled, the applicable Context ID register or registers, CONTEXTIDR\_EL1 or CONTEXTIDR\_EL2.
- If trace timestamping is enabled, any applicable counter offset, CNTVOFF\_EL2 or CNTPOFF\_EL2.

Some ETE System registers are indirectly read or indirectly written by, for example, the ETE Resources when generating Trace operations or updating the ETE Resources, and are made by neither a Trace operation of an instruction nor an instruction.

The behavior of the ETE is defined by FEAT\_ETE. See also E1.2.3.2 Trace synchronization and the Trace Unit.

- $I_{GVCVL}$  The indirect reads and indirect writes to Trace Buffer Unit, VMSA and other System registers made by the Trace Buffer Unit are made by the Trace operation  $t_{OP}$ .
- IBYSGH
   To synchronize Trace operations, software must use the TSB CSYNC instruction to generate a Trace Synchronization event.
- R<sub>GTCKK</sub> In the absence of any explicit synchronization, the trace unit generates the trace data for an instruction and the Trace Buffer Unit Accepts, Discards, or Rejects the trace data in finite time. However:
  - If the Trace Buffer Unit Accepts the trace data, then the write of the trace data to memory requires explicit synchronization to Complete.
  - The indirect writes to System registers made by a Trace operation require explicit synchronization to guarantee they are observable.

### E1.2.3.1 Trace Synchronization event

R<sub>VWJNN</sub> Executing a TSB CSYNC instruction generates a *Trace Synchronization event*.

 $R_{JQDJD}$ 

- A Trace operation t<sub>OP</sub> is not *Microarchitecturally-finished* before all of the following are true:
  - All indirect reads and indirect writes of System registers made by  $t_{OP}$  have been performed.
  - If t<sub>OP</sub> generates a Trigger Event that in turn initiates a *trace unit flush*, then all of the following are true:
    - The trace unit flush is complete.
    - All Trace operations the Trace Buffer Unit Accepts before the trace unit flush completes are Microarchitecturally-finished.
    - All indirect writes to System registers made by the Trace Buffer Unit on completion of the trace unit flush have been performed.

Indirect reads and writes include but are not limited to the following:

- All indirect reads and indirect writes of the Trace Buffer Unit, VMSA System registers, and SCR\_EL3.NS made by memory accesses performed by top.
- All indirect writes to System registers made by a trace buffer management event generated by top.

However, this does explicitly exclude any indirect writes of System registers made in response to an External Abort by the access.

- $R_{\text{NSFRQ}} \qquad \text{A Trace operation } \mathbf{t_{OP}} \text{ is } Complete \text{ when it is Microarchitecturally-finished and all memory accesses performed by } \mathbf{t_{OP}} \text{ are Complete and any indirect writes of System registers made in response to an External Abort response to the access have been performed.}$
- $R_{MRVPT}$  If, following a Context synchronization event **CSE** the PE is executing in a Trace Prohibited region, a TSB  $\hookrightarrow$  CSYNC executed in the Trace Prohibited region and Non-debug state in program order after **CSE** is not Microarchitecturally-finished before all of the following are true:
  - All Trace operations  $\mathbf{t}_{\mathbf{A}}$  generated by instructions  $\mathbf{A}$  in program order before CSE are Microarchitecturally-finished.

- All Trace operations  $t_S$  generated by Speculative instructions S that are not in speculative execution order after CSE are Microarchitecturally-finished.
- All Trace operations  $t_R$  generated by the trace unit are Microarchitecturally-finished.
- The trace unit enters a state where the trace unit does not generate further Trace operations and does not signal a Detected Trigger. The trace unit remains in this state while the PE is executing in the Trace Prohibited region.
- If a *trace unit flush* is initiated by a Trigger Event before the TSB CSYNC is Microarchitecturally-finished, the trace unit flush is complete, all Trace operations the Trace Buffer Unit Accepts before the trace unit flush completes are Microarchitecturally-finished, and any indirect writes made by the Trace Buffer Unit on completion of the trace unit flush have been performed.

These Trace operations are synchronized by the TSB CSYNC.

A direct write  $W_2$  to a System register made by an instruction **B** is Coherence-after an indirect read or indirect write  $\mathbf{rw}_1$  of the same System register made by a Trace operation  $\mathbf{t}_A$  for a traced instruction **A** if all of the following are true:

- Either A is executed in program order before a Context synchronization event CSE, or A is CSE.
- CSE is in program order before a Trace synchronization barrier TSB.
- **B** is executed in program order after **TSB**.
- After executing **CSE** the PE is in a Trace Prohibited region and **TSB** is executed in Non-debug state in the same Trace Prohibited region.

#### Note

R<sub>ZCDDS</sub>

- $R_{ZCDDS}$  emerges from the requirement in  $R_{MRVPT}$  for the Trace operations to be Microarchitecturally-finished by the TSB CSYNC operation.
- E1.2.3.3 *Self-hosted trace extension synchronization rules* and E1.2.3.6 *Trace synchronization in Debug state* define further rules for the operation of TSB CSYNC.
- IZKRZH
   The PE does not stall indefinitely (or until interrupted) waiting for a TSB CSYNC. For example, the TSB CSYNC must not wait until there is no trace data left to write if the trace unit is capable of producing a constant stream of trace data.
- IZLDPS
   A PE might abandon a TSB CSYNC executed in Non-debug state before it is Microarchitecturally-finished to take an interrupt, so long as the preferred return address is set such that the TSB CSYNC is re-executed when the interrupt handler completes. That is, the TSB CSYNC is only Speculatively executed.
- R<sub>CKVWP</sub> Absent any Context synchronization event or DSB Data synchronization barrier, a TSB CSYNC instruction is not required to execute in program order with respect to other instructions or memory accesses. This means that software must execute additional barriers to guarantee that the Trace operations are Microarchitecturally-finished and/or Complete.
- X<sub>FVTHX</sub> A simple description of TSB CSYNC is that it does not complete and allow other instructions to execute until the trace unit and Trace Buffer Unit has output all trace for instructions that were executed in program order before the most recent Context synchronization event.

An implementation might generate a *trace unit flush* to ensure this happens.

Furthermore, if executed in a Trace Prohibited region, the trace unit is inactive once the TSB CSYNC is Microarchitecturally-finished.

However, the writes to memory and the effects of the operations on System registers (such as the trace buffer pointer address registers) might require further synchronization to be observable to following instructions.

## E1.2.3.2 Trace synchronization and the Trace Unit

 I\_ZYZGZ
 The ETE has *Resources* that can generate Trace operations that are not directly generated by an instruction or Speculative instruction.

 The ETE specification defines the following rules:

- The Resources do not generate Trace operations in the Paused state.
- If, following a Context synchronization event, the PE is executing in a Trace Prohibited region and the ETE is enabled, the ETE pauses the ETE Resources.
- How software synchronizes indirect writes to System registers made by Trace operations generated by Resources.

The behavior of the ETE is defined by FEAT\_ETE.

- I GFJWK For a trace unit that implements FEAT\_ETE, FEAT\_ETE defines further rules defining the behavior of the trace unit when a TSB CSYNC instruction is executed.
- $R_{QVGHP}$  A Trace operation  $t_R$  generated by ETE Resources inherits the synchronization requirements for a Trace operation generated by an instruction A, even if no Trace operation is generated by A, provided that one of of the following applies:
  - The requirement is that A is executed in program-order after CSE and tracing was prohibited before CSE and is allowed after CSE.
  - The requirement is that either A is executed in program-order before CSE or A is CSE, and tracing was allowed before CSE and is prohibited after CSE.
- R<sub>YWSDB</sub> If the trace unit becomes enabled when the PE is executing a Trace Prohibited region, it does not generate any Trace operations, including Trace operations for Speculative instructions and other Trace operations not generated by instructions, until the PE enters a region where tracing is allowed.
- I<sub>XGORM</sub> The trace unit defines the sequence by which software enables the trace unit.

#### E1.2.3.3 Self-hosted trace extension synchronization rules

**FEAT\_TRF** defines further rules for the TSB CSYNC instruction. In particular, how a TSB CSYNC instruction synchronizes direct reads and indirect writes to a System register with respect to indirect reads and indirect writes of the same System register made by Trace operations.

These rules are repeated in this document as R<sub>NRLDV</sub>, R<sub>BFJKD</sub>, R<sub>MJQXM</sub>, R<sub>TSPXF</sub>, and R<sub>VTNCS</sub>.

 $R_{TSPXF}$  is similar to  $R_{ZCDDS}$  and  $R_{XQVZW}$ . However:

- $R_{TSPXF}$  applies whether the TSB CSYNC operation is executed in a trace prohibited or trace allowed region, in both Non-debug state and Debug state.  $R_{ZCDDS}$  applies only when the TSB CSYNC is executed in a Trace Prohibited region and the PE is in Non-debug state, and  $R_{XQVZW}$  applies only when the TSB CSYNC is executed when the trace unit is disabled and the PE is in Debug state.
- R<sub>TSPXF</sub> applies only to System registers accessed by the trace unit as part of a Trace operation. R<sub>ZCDDS</sub> and R<sub>XQVZW</sub> apply to all System register accesses made by the Trace operation and includes indirect reads and indirect writes made by the Trace Buffer Unit.

See  $R_{SXXQJ}$  and  $I_{DDLVC}$ .

 $R_{NNRHD}$  is a further rule from FEAT\_TRF concerning synchronization of the trace filter controls System registers by a Context synchronization event. This rule was not present in the original FEAT\_TRF specification, and was added as an later erratum.

- $R_{\text{BFJKD}} \qquad \text{An indirect read } \mathbf{r_1} \text{ of a System register made by a Trace operation } \mathbf{t_A} \text{ for a traced instruction } \mathbf{A} \text{ Reads-from a direct write } \mathbf{W_2} \text{ to the same System register made by an instruction } \mathbf{B} \text{ if all of the following are true:}$ 
  - A is executed in program order after a Context synchronization event CSE.
  - **B** is executed in program order before **CSE**.

#### See also I<sub>FVBPF</sub>.

- S<sub>YPWVJ</sub> R<sub>BFJKD</sub> means that, if the PE enters a region where tracing is allowed by executing a Context synchronization event, such as an ERET instruction when SCTLR\_ELx.EOS is 1, then all indirect reads and writes of System registers made by Trace operations generated after entering the tracing allowed region will observe the values in those System registers written by direct writes before the Context synchronization event.
- $\mathbb{R}_{MJQXM}$  An indirect write  $\mathbf{w}_1$  of a System register made by a Trace operation  $\mathbf{t}_A$  for a traced instruction  $\mathbf{A}$  is Coherence-after a direct write  $\mathbf{W}_2$  of the same System register made by an instruction  $\mathbf{B}$  if all of the following are true:
  - A is executed in program order after a Context synchronization event CSE.
  - **B** is executed in program order before **CSE**.

#### See also I<sub>FVBPF</sub>.

- $R_{\text{TSPXF}} \qquad \text{A direct write } W_2 \text{ to a System register made by an instruction } B \text{ is Coherence-after an indirect read or indirect write } rw_1 \text{ of the same System register made by the trace unit as part of a Trace operation } t_A \text{ for a traced instruction } A \text{ if all of the following are true:}$ 
  - Either A is executed in program order before a Context synchronization event CSE, or A is CSE.
  - CSE is in program order before a Trace synchronization barrier TSB.
  - **B** is executed in program order after **TSB**.

#### See also I<sub>MQTRQ</sub>.

# $\mathbb{R}_{VTNCS}$ A direct read $\mathbb{R}_2$ of a System register made by an instruction **B** Reads-from an indirect write $\mathbf{w}_1$ to the same System register made by a Trace operation $\mathbf{t}_A$ for a traced instruction **A** if all of the following are true:

- Either A is executed in program order before a first Context synchronization event CSE<sub>1</sub>, or A is CSE<sub>1</sub>.
- CSE<sub>1</sub> is in program order before a Trace synchronization barrier TSB.
- TSB is executed in program order before a second Context synchronization event CSE<sub>2</sub>.
- **B** is executed in program order after **CSE**<sub>2</sub>.

#### See also I<sub>SLWRW</sub>.

- R<sub>NNRHD</sub> An instruction **A** in program-order after a direct write **W** that modifies one of the trace filter controls, TRFCR\_EL1.{E1TRE, E0TRE} and TRFCR\_EL2.{E2TRE, E0HTRE}, Reads-from **W** when determining whether **A** should generate a Trace operation, if there is no intervening direct write to the same register and any of the following is true:
  - A is in program-order after a Context synchronization event CSE and CSE is in program-order after W. (This is the architectural rule described by Chapter G1 Synchronization requirements for System registers and illustrated in Figure G1.3.)
  - An instruction **B** Reads-from **W** when determining whether **B** should generate a Trace operation, and **A** is in program-order after **B**.
- $I_{VKRGM}$  R<sub>NNRHD</sub> means that for the instructions between a direct write to one of the trace filter controls to either enable or disable trace at the current Exception level and a following Context synchronization event, although it is UNPREDICTABLE whether each instruction observes the old or new values of the trace filter controls, once one instruction has observed the new value, all subsequent instructions also observe the new value.

However this might not happen, and all instructions might observe the old values until the Context synchronization event occurs.

This guarantees that trace switches either on and off cleanly, and is required by program-flow trace protocols.

## E1.2.3.4 Trace synchronization and memory barriers

R<sub>VLWDM</sub> If, following a Context synchronization event **CSE** the PE is executing in a Trace Prohibited region, a DSB with required access types of reads and write is executed in program order after a TSB CSYNC operation that is executed in the Trace Prohibited region in program order after **CSE**, then in addition to the requirements in the *Arm*® *Architecture Reference Manual, for A-profile architecture* [1], the DSB does not complete until all explicit memory accesses of the required access type made by the Trace operations synchronized by the TSB CSYNC are Complete for the set of observers in the required shareability domain.

#### See also R<sub>MPXXN</sub>.

- $R_{DFHWV}$  An explicit read, explicit write, translation table walk, cache maintenance operation, or TLB invalidate operation  $M_1$  will be Observed-by a read or a write  $RW_2$  of a Location made by a Trace operation  $t_A$  relating to a traced instruction A if all of the following are true:
  - A is executed in program-order after a Context synchronization event CSE.
  - CSE is in program order after a Data Synchronization Barrier DSB.
  - **DSB** does not complete before  $M_1$  is complete.
- $I_{\text{NLHGN}} \qquad \text{In } R_{\text{DFHWV}}, \text{CSE} \text{ is required to allow } A \text{ to be traced as a Speculative instruction before it is Canceled or Resolved.} \\ \text{The equivalent rule for } Statistical Profiling Extension (SPE) does not require CSE as SPE cannot write profiling records to memory until the profiled operation is Canceled or Resolved. See E1.2.3.5 Trace of Speculative execution.} \\ \text{Extension} = \frac{1}{2} \left( \frac{1}{2} + \frac{1}{2} \right) \left( \frac{1}{2} + \frac{1}{2} \right$
- R<sub>JPPZZ</sub> For the indirect writes to TRBPTR\_EL1 and TRBSR\_EL1 that are made as a result of an External Abort on a write of trace data to memory, the synchronization rules apply only after the write to memory has completed.

## E1.2.3.5 Trace of Speculative execution

I<sub>ZGCVG</sub> In the standard model of execution for an instruction, instructions are executed as Speculative operations and then later become one of the following:

- Resolved. These instructions will then proceed to Complete.
- Canceled.
- Transaction-failed, if FEAT\_TME is implemented.
- Transaction-canceled, if FEAT\_TME is implemented.

A trace unit might generate trace for Speculative instructions before they are Resolved, Canceled, Transaction-failed or Transaction-canceled, and this trace can be written to memory. This means that, as well as indirectly reading System registers or memory, a Trace operation  $t_8$  for a Speculative instruction **S** might perform any of the following:

- Indirectly write to System registers.
- Write to memory.

This sets Trace operations apart from the normal operation of instructions, as the Arm architecture prohibits, for example, a Canceled instruction from updating a System register or memory. (Performance Monitors and Statistical Profiling can also cause speculative updates of System registers and memory.)

I <sub>HBYGS</sub>	The preceding rules deal with the ordering of Trace operations for Resolved (and ultimately Complete) instructions, and the requirements for synchronization based on the position of those instructions in the program order of the Execution stream.
	This section extends the rules to cover Speculative instructions that are later Canceled, Transaction-canceled or Transaction-failed, and for Trace operations generated by ETE Resources. Because these Trace operations are not generated by instructions that Complete, they cannot be determined to be in <i>program order</i> with respect to architecturally Complete instructions.
R <sub>FBFRS</sub>	A Speculative instruction $S$ is in <i>Speculative execution-order</i> after an instruction $A$ if $S$ will be in program order after $A$ if $S$ is Resolved, even if $S$ is subsequently Canceled, Transaction-failed, or Transaction-canceled.
I <sub>VFLVX</sub>	For example, a Speculative instruction $\mathbf{S}$ is in Speculative execution-order after a Resolved instruction $\mathbf{A}$ if either of the following are true:
	• The branch predictor mispredicted <b>A</b> and, had the prediction been correct, <b>S</b> would be in program order after <b>A</b> . <i>Branch predictor</i> means any structure that causes the PE to execute Speculative instructions. This includes, for example, branch history buffers, branch target caches, and instruction trace caches. It is not limited to structures that predict only the direction and/or target of branch instructions.
	• <b>S</b> forms part of a Transaction <b>T</b> that was Transaction-canceled or Transaction-failed and <b>A</b> is the Resolved TSTART operation for the outermost Transaction containing <b>T</b> .
I <sub>KTCMP</sub>	Speculative execution-order does not provide a complete ordering. A pair of Speculative instructions <b>A</b> and <b>B</b> might not be ordered with respect to each other. For example, if <b>A</b> and <b>B</b> are respectively the result of different incorrect predictions by the branch predictor. However, each Speculative instruction is in Speculative execution-order after at least one Resolved instruction.
I <sub>VBBVY</sub>	The Arm® Architecture Reference Manual, for A-profile architecture [1] requires that instructions that generate Context synchronization events do not appear to be executed speculatively.
R <sub>HCVVS</sub>	A Trace operation $t_S$ generated by a Speculative instruction S that is in Speculative execution-order after a Resolved instruction A inherits the synchronization requirements for a Trace operation generated by A, even if no Trace operation is generated by A, provided that one of of the following applies:
	• The requirement is that A is executed in program-order after CSE, and S is in Speculative execution-order after CSE.
	• The requirement is that either A is executed in program-order before CSE or A is CSE, and S is not in Speculative execution-order after CSE.
	See also I <sub>WLLQH</sub> and I <sub>JGXWM</sub> .
	E1.2.3.6 Trace synchronization in Debug state
R <sub>scrql</sub>	If FEAT_TRBE is implemented, a TSB CSYNC instruction can be executed in Debug state.
	Note

FEAT\_TRF does not require that TSB CSYNC can be executed in Debug state.

R<sub>WYHRT</sub> If the trace unit is disabled, then a TSB CSYNC executed in Debug state is not Microarchitecturally-finished before all of the following are true:

- All Trace operations  $t_A$  generated by instructions A in program order before the PE entered Debug state are Microarchitecturally-finished.
- All Trace operations  $t_s$  generated by Speculative instructions S that are not in speculative execution order after the entry to Debug state are Microarchitecturally-finished.

- All Trace operations  $t_R$  generated by the trace unit are Microarchitecturally-finished.
- The trace unit enters a state where the trace unit does not generate further Trace operations and does not signal a Detected Trigger. The trace unit remains in this state while the PE is in Debug state.
- If a *trace unit flush* is initiated by a Trigger Event before the TSB CSYNC is Microarchitecturally-finished, the trace unit flush is complete, all Trace operations the Trace Buffer Unit Accepts before the trace unit flush completes are Microarchitecturally-finished, and any indirect writes made by the Trace Buffer Unit on completion of the trace unit flush have been performed.

These Trace operations are synchronized by the TSB CSYNC.

- $\mathbb{R}_{\text{XQVZW}} \quad \text{A direct write } W_2 \text{ to a System register made by an instruction } B \text{ is Coherence-after an indirect read or indirect write } rw_1 \text{ of the same System register made by a Trace operation } t_A \text{ for a traced instruction } A \text{ if all of the following are true:}$ 
  - A is executed in program order before the PE entered Debug state.
  - **B** is executed in program order after a Trace synchronization barrier **TSB**.
  - TSB was executed in Debug state when the trace unit was disabled.

#### Note

- $R_{XQVZW}$  emerges from the requirement in  $R_{WYHRT}$  for the Trace operations to be Microarchitecturally-finished by the TSB CSYNC operation.
- E1.2.3.1 *Trace Synchronization event* and E1.2.3.3 *Self-hosted trace extension synchronization rules* define further rules for the operation of TSB CSYNC.
- R<sub>MPXXN</sub> A DSB with required access types of reads and write is executed after a TSB CSYNC operation executed in Debug state, then in addition to the requirements in the *Arm*® *Architecture Reference Manual, for A-profile architecture* [1], the DSB does not complete until all explicit memory accesses of the required access type made by the Trace operations synchronized by the TSB CSYNC are Complete for the set of observers in the required shareability domain.

### E1.2.3.7 Detailed synchronization litmus tests

 IDJJBQ
 This section details example synchronization scenarios and litmus tests for TSB CSYNC. These are derived from FEAT\_TRF and E1.2.3.1 Trace Synchronization event.

This section uses the terms **program order**, **Reads-from** and **Coherence-after** to define the ordering of System register and memory accesses made by Trace operations. These terms are defined for memory accesses in the *Arm® Architecture Reference Manual, for A-profile architecture* [1]. For the purposes of this section, these terms are used for System registers as well as memory accesses.

See Chapter G1 Synchronization requirements for System registers for more information on how these terms are used in this section.

The terms **external agent**, **Observer**, and **Observed-by**, also used in this section, are also defined in the *Arm*® *Architecture Reference Manual, for A-profile architecture* [1].

This section does not describe the synchronization rules in Debug state defined in E1.2.3.6 *Trace synchronization in Debug state*. In general, litmus tests for Debug state can be derived by applying the following modifications:

- Where a rule mentions a Context synchronization event (CSE) coming before a TSB CSYNC operation, if the TSB CSYNC is executed in Debug state, then the entry to Debug state can replace that CSE for the rule.
- Where a rule mentions the PE executing instructions in a Trace Prohibited region following the CSE, then executing the instructions in Debug state with the trace unit disabled is sufficient for the rule.

Exit from Debug state is a Context synchronization event.

 $I_{FVBPF}$  Figure E1.3 shows  $R_{BFJKD}$  and  $R_{MJQXM}$ .

Figure E1.4 shows R<sub>TSPXF</sub>.



Figure E1.3: Indirect read or indirect write by Trace operation after direct write





 $I_{SLWRW}$  In  $R_{VTNCS}$ , the second Context synchronization event  $CSE_2$  is required to ensure the direct read **B** is not executed before the synchronization barrier **TSB**. Figure E1.5 shows this.



Figure E1.5: Direct read after indirect write by Trace operation

IMQTRQ

#### Note

If the trace is not prohibited after the Context synchronization event, further Trace operations might be generated that are not guaranteed to be synchronized by the TSB CSYNC.

Trace is prohibited at higher Exception levels than the owning Exception level. This means that if the PE takes an exception to a higher Exception level than the owning Exception level then trace is prohibited at by taking the exception.

I<sub>NWRPJ</sub>

IJBRHG

Figure E1.6 shows  $R_{DFHWV}$  for an explicit read or a write  $M_1$  of a Location made by an instruction **B** in program order before **DSB**.



#### Figure E1.6: Trace operation observing memory operation

If all of the following are true,  $R_{VLWDM}$  requires that a DSB with required access types of reads and writes does not complete until at least all reads or writes **RW** made by the Trace Buffer Unit for all Trace operations  $t_A$  relating to a traced instruction **A** are complete for the set of the observers in the required shareability domain:

- Either A is executed in program order before a Context synchronization event CSE, or A is CSE.
- The PE is executing in a Trace Prohibited region after CSE.
- CSE is in program order before a Trace synchronization barrier TSB.
- TSB is executed in program order before the DSB.

Figure E1.7 shows a read or a write  $\mathbf{RW}_1$  of a Location made by the Trace Buffer Unit for a Trace operation  $\mathbf{t}_A$  relating to a traced instruction  $\mathbf{A}$  is complete and therefore will be Observed-by a read or a write  $\mathbf{RW}_2$  of the same Location made by an instruction  $\mathbf{B}$  executed in program order after a DSB ISH instruction.



Figure E1.7: Observation of Trace operation memory access

I<sub>WLLOH</sub>

R<sub>HCVVS</sub> defines Trace synchronization for Speculative instructions.

For example, an indirect read  $\mathbf{r_1}$  of a System register made by a Trace operation  $\mathbf{t_S}$  for a traced Speculative instruction **S** Reads-from a direct write  $\mathbf{W_2}$  to the same System register made by an instruction **B**, if all of the following are true:

- S is executed in Speculative execution-order after a Resolved instruction A.
- A is executed in program order after a Context synchronization event CSE.
- **B** is executed in program order before **CSE**.

Figure E1.8 shows this.



Figure E1.8: Speculative indirect read or indirect write by Trace operation after direct write

 $I_{JGXWM}$  R<sub>HCVVS</sub> defines Trace synchronization for Speculative instructions.

For example, if all of the following are true, a DSB with required access types of reads and writes does not complete until at least all reads or writes **RW** made by the Trace Buffer Unit for all Trace operations  $t_s$  relating to a traced Speculative instructions **S** are complete for the required shareability domain:

- S is executed in Speculative execution-order after a Resolved instruction A.
- A is executed in program order before a Context synchronization event CSE.
- S is not in Speculative execution-order after CSE.
- CSE is in program order before a Trace synchronization barrier TSB.

- The PE is executing in a Trace Prohibited region after CSE.
- TSB is executed in program order before the DSB.

Figure E1.9 shows a read or a write  $\mathbf{RW}_1$  of a Location made by the Trace Buffer Unit for a Trace operation  $\mathbf{t}_S$  relating to a traced Speculative instruction  $\mathbf{S}$  is Complete and therefore will be Observed-by a read or a write  $\mathbf{RW}_2$  of the same Location made by an instruction  $\mathbf{B}$  executed in program order after a DSB ISH instruction.



Figure E1.9: Observation of Speculative Trace operation memory access

## E1.2.3.8 UNPREDICTABLE behavior

$R_{PFJJZ}$	In the absence of correct synchronization events, it is UNPREDICTABLE whether an indirect read made by a Trace operation of a System register updated by a direct write will return the old or the new values. A Trace operation might make multiple indirect reads of a System register, and each might return a different one of the old or the new values.
I <sub>gggph</sub>	For example, a Trace operation might read MDCR_EL2.E2TB twice, as follows:
	1. When the Trace operation is first generated, to evaluate TraceAllowed() and determine whether trace is prohibited.
	2. When the Trace operation is complete and ready to be written to memory, to evaluate TraceBufferOwner() to determine the context for TRBPTR_EL1.
	If MDCR_EL2.E2TB is updated without proper synchronization between these two events, both the old and new value might be used.
I <sub>NRQQF</sub>	In the absence of correct synchronization events, it is UNPREDICTABLE whether a direct read of a System register updated by an indirect write made by a Trace operation will return the old or the new values.
I <sub>trwfm</sub>	If an instruction is traced because the Trace Buffer Unit is Enabled and Running, but a later indirect read of a System register by the Trace operation for the instruction determines that the trace data cannot be written to memory, because the Trace Buffer Unit now appears to be Disabled, then one of the following occurs, and it is CONSTRAINED UNPREDICTABLE which:
	• The trace data is written to memory.
	• The trace data is sent to an IMPLEMENTATION DEFINED trace bus.

DDI0608 B.a

- The trace data is written to memory and sent to an IMPLEMENTATION DEFINED trace bus.
- The Trace Buffer Unit Discards the trace data.

This also includes any trace data that might be flushed by the trace unit, for example due to a TSB CSYNC operation.

If the Trace Buffer Unit Discards the trace data, a trace buffer management event might be generated:

- TRBSR\_EL1.EC is set to a CONSTRAINED UNPREDICTABLE choice of the following values:
  - 0x00, other buffer management event.
  - 0x1F, IMPLEMENTATION DEFINED buffer management event.
- If TRBSR\_EL1.EC is set to 0x00 then TRBSR\_EL1.BSC is set to 0b000000 to indicate that the trace buffer is not full.

It is also CONSTRAINED UNPREDICTABLE whether any of the following occur, whether or not the trace data is written to memory:

- The current write pointer and, if TRBSR\_EL1.TRG is 1, the Trigger Counter are updated for the trace data.
- A trace buffer management event that would have been generated is observed and/or generated.
- A PMU event that would have been generated is generated.

ILLCLKSee also G3.1 Context switching.

## E1.3 Events

Number	Mnemonic	Туре	Description
0x400C	TRB_WRAP	Architectural	Trace buffer current write pointer wrapped.
0x400D	PMU_OVFS	Architectural	PMU overflow, counters accessible to EL1 and EL0.
0x400E	TRB_TRIG	Architectural	Trace buffer Trigger Event.
0x400F	PMU_HOVFS	Architectural	PMU overflow, counters reserved for use by EL2.
0x4010	TRCEXTOUT0	Microarchitectural	Trace unit external output 0.
0x4011	TRCEXTOUT1	Microarchitectural	Trace unit external output 1.
0x4012	TRCEXTOUT2	Microarchitectural	Trace unit external output 2.
0x4013	TRCEXTOUT3	Microarchitectural	Trace unit external output 3.
0x4018	CTI_TRIGOUT	4 Microarchitectural	Cross-trigger Interface output trigger 4.
0x4019	CTI_TRIGOUT	5 Microarchitectural	Cross-trigger Interface output trigger 5.
0x401A	CTI_TRIGOUT	6 Microarchitectural	Cross-trigger Interface output trigger 6.
0x401B	CTI_TRIGOUT	7 Microarchitectural	Cross-trigger Interface output trigger 7.

### E1.3.1 Common microarchitectural events

- **0x4010, TRCEXTOUT0, Trace unit external output 0** The event is generated each time an event is signaled by the trace Unit external event 0.
  - It is IMPLEMENTATION DEFINED whether this event is available as an external input to the ETE.
  - PMCEID0\_EL0[48] reads as Ob1 if this event is implemented and Ob0 otherwise.

This event must be implemented if FEAT\_ETE is implemented.

**0x4011, TRCEXTOUT1, Trace unit external output 1** The event is generated each time an event is signaled by the trace Unit external event 1.

It is IMPLEMENTATION DEFINED whether this event is available as an external input to the ETE.

PMCEID0\_EL0[49] reads as Ob1 if this event is implemented and Ob0 otherwise.

This event must be implemented if FEAT\_ETE is implemented.

**0x4012, TRCEXTOUT2, Trace unit external output 2** The event is generated each time an event is signaled by the trace unit external event 2.

It is IMPLEMENTATION DEFINED whether this event is available as an external input to the ETE.

PMCEID0\_EL0[50] reads as Ob1 if this event is implemented and Ob0 otherwise.

This event must be implemented if FEAT\_ETE is implemented.

**0x4013, TRCEXTOUT3, Trace unit external output 3** The event is generated each time an event is signaled by the trace unit external event 3.

It is IMPLEMENTATION DEFINED whether this event is available as an external input to the ETE.

PMCEID0\_EL0[51] reads as Ob1 if this event is implemented and Ob0 otherwise.

This event must be implemented if FEAT\_ETE is implemented.

**0x4018, CTI\_TRIGOUT4, Cross-trigger Interface output trigger 4** The event is generated each time an event is signaled on Cross-trigger Interface (CTI) output trigger 4.

Note

CTI output triggers are input events to the PMU and trace unit.

PMCEID0\_EL0[56] reads as Ob1 if this event is implemented and Ob0 otherwise.

This event must be implemented if FEAT\_ETE is implemented.

**0x4019, CTI\_TRIGOUT5, Cross-trigger Interface output trigger 5** The event is generated each time an event is signaled on CTI output trigger 5.

Note

CTI output triggers are input events to the PMU and trace unit.

PMCEID0\_EL0[57] reads as Ob1 if this event is implemented and Ob0 otherwise.

This event must be implemented if FEAT\_ETE is implemented.

**0x401A, CTI\_TRIGOUT6, Cross-trigger Interface output trigger 6** The event is generated each time an event is signaled on CTI output trigger 6.

Note

CTI output triggers are input events to the PMU and trace unit.

PMCEID0\_EL0[58] reads as Ob1 if this event is implemented and Ob0 otherwise.

This event must be implemented if FEAT\_ETE is implemented.

**0x401B, CTI\_TRIGOUT7, Cross-trigger Interface output trigger 7** The event is generated each time an event is signaled on CTI output trigger 7.

Note

CTI output triggers are input events to the PMU and trace unit.

PMCEID0\_EL0[59] reads as Ob1 if this event is implemented and Ob0 otherwise.

This event must be implemented if FEAT\_ETE is implemented.

## E1.3.2 Common architectural events

**0x400C, TRB\_WRAP, Trace buffer current write pointer wrapped** The event is generated each time the current write pointer is wrapped to the base pointer.

PMCEID0\_EL0[44] reads as Ob1 if this event is implemented and Ob0 otherwise.

This event must be implemented if FEAT\_TRBE is implemented.

- **0x400D, PMU\_OVFS, PMU overflow, counters accessible to EL1 and EL0** The event is generated each time one of the following occurs:
  - An event is counted by an event counter <n> and all of the following are true:
    - PMINTENSET\_EL1[n] is Ob1.
    - One of the following is true:
      - \* Counting the event causes unsigned overflow of PMEVCNTR<n>\_EL0[31:0], and either FEAT\_PMUv3p5 is not implemented or PMCR\_EL0.LP is 0b0.
      - \* Counting the event causes unsigned overflow of PMEVCNTR<n>\_EL0[63:0], FEAT\_PMUv3p5 is implemented, and PMCR\_EL0.LP is Ob1.
    - Either EL2 is implemented and <n> is less than MDCR\_EL2.HPMN, or EL2 is not implemented and <n> is in the range [0 .. (PMCR\_EL0.N-1)].
  - A cycle is counted by PMCCNTR\_EL0, PMINTENSET\_EL1[31] is Ob1, and one of the following is true:
    - Counting the cycle causes unsigned overflow of PMCCNTR\_EL0[31:0] and PMCR\_EL0.LC is obo.
    - Counting the cycle causes unsigned overflow of PMCCNTR\_EL0[63:0] and PMCR\_EL0.LC is Ob1.

This event cannot be counted by the PMU. PMCEID0\_EL0[45] reads as Ob0. This event must be implemented if all of the following are true:

- FEAT\_PMUv3 is implemented.
- FEAT\_ETE is implemented.
- **0x400E, TRB\_TRIG, Trace buffer Trigger Event** The event is generated when a Trace Buffer Extension Trigger Event occurs.

It is IMPLEMENTATION DEFINED whether this event can be counted by the PMU.

PMCEID0\_EL0[46] reads as Ob1 if this event is implemented and can be counted by the PMU, and Ob0 otherwise.

This event must be implemented if FEAT\_TRBE is implemented.

- **0x400F, PMU\_HOVFS, PMU overflow, counters reserved for use by EL2** The event is generated each time an event is counted by an event counter <n> and all of the following are true:
  - EL2 is implemented.
  - PMINTENSET\_EL1[n] is Ob1.
  - One of the following is true:
    - Counting the event causes unsigned overflow of PMEVCNTR<n>\_EL0[31:0], and either FEAT\_PMUv3p5 is not implemented or MDCR\_EL2.HLP is 0b0.
    - Counting the event causes unsigned overflow of PMEVCNTR<n>\_EL0[63:0], FEAT\_PMUv3p5 is implemented, and MDCR\_EL2.HLP is Ob1.
  - <n> in the range [MDCR\_EL2.HPMN .. (PMCR\_EL0.N-1)].

The event is not transmitted to a trace unit if SelfHostedTraceEnabled() is TRUE and TRFCR\_EL2.E2TRE is Ob0.

#### Note

This is in addition to the rules for the export of all events to a trace unit described in "Controls to prohibit trace at Exception levels" in *Arm*® *Architecture Reference Manual, for A-profile architecture* [1].

This event cannot be counted by the PMU. PMCEID0\_EL0[47] reads as obo.

This event must be implemented if all of the following are true:

- FEAT\_PMUv3 is implemented.
- FEAT\_ETE is implemented.
- EL2 is implemented.

# Part F The Branch Record Buffer Extension

## Chapter F1 Branch Record Buffer Extension

Details of control path, either at the loop level or at the function call level, is useful when compiling and optimizing software. These directed optimizations extract information about hotspots and common control paths in the code.

FEAT\_BRBE provides a mechanism for capturing control path history in a low cost manner.

FEAT\_BRBEv1p1 extends FEAT\_BRBE to enable branch recording at EL3.

## F1.1 Branch Record Buffer Extension specification

R <sub>VNFCR</sub>	FEAT_BRBE is an OPTIONAL feature from Armv9.2.
I <sub>FKLJM</sub>	ID_AA64DFR0_EL1.BRBE indicates whether FEAT_BRBE is implemented.
R <sub>VYMSG</sub>	FEAT_BRBEv1p1 is an OPTIONAL feature from Armv9.3.
R <sub>KRBNR</sub>	If FEAT_BRBE is implemented, an Armv9.3-compliant implementation includes the FEAT_BRBEv1p1 feature.
I <sub>GFXKY</sub>	ID_AA64DFR0_EL1.BRBE indicates whether FEAT_BRBEv1p1 is implemented.

## F1.1.1 Branch records

I <sub>JBTBH</sub>	Each Branch record consists of 3 registers:
	<ul> <li>BRBINF<n>_EL1.</n></li> <li>BRBSRC<n>_EL1.</n></li> <li>BRBTGT<n>_EL1.</n></li> </ul>
$R_{GBCQW}$	Taken branch instructions, as defined by the section "Branches, Exception Generating and System instructions" in <i>Arm</i> ® <i>Architecture Reference Manual, for A-profile architecture</i> [1], generate a Branch record.
$R_{LFVJR}$	Exceptions generate a Branch record.
R <sub>rpvxk</sub>	A Half-source Branch record has BRBINF <n>_EL1.VALID == <math>Oblo</math>.</n>
$R_{LPLYK}$	A Half-target Branch record has BRBINF <n>_EL1.VALID == 0b01.</n>
R <sub>GSMRH</sub>	A <i>Full Branch record</i> has BRBINF <n>_EL1.VALID == 0b11.</n>
$R_{MLGCF}$	When a Branch record is generated for any branch or exception which does not transition between a BRBE Prohibited Region and a BRBE non-Prohibited Region, the Branch record is a Full Branch record.
	See F1.1.5 <i>Branch records for exceptions</i> and F1.1.6 <i>Branch records for exception returns</i> for more details on when a Half-source Branch record or a Half-target Branch record is generated.
I <sub>zchrf</sub>	When an exception, exception return instruction, or Instruction Synchronization Barrier instruction causes a Context synchronization event which synchronizes an update to one or more System registers which are indirectly

- read when generating a Branch record, the synchronization of those register updates occurs before the registers are indirectly read. Such order is generally consistent with indirect reads of System registers performed by events which cause a Context synchronization event.
- R<sub>CBHRY</sub> The reason for the Branch record is captured in BRBINF<n>\_EL1.TYPE.

## F1.1.2 Cycle counting

- IRBFFEach Branch record contains a cycle count value which is representative of the time taken between each Branch<br/>record being generated. The cycle count value can be used to determine the relative performance of the program<br/>between each Branch record. For large cycle count values, the value stored in each Branch record is encoded to<br/>use less storage, with a small loss of precision in the value.
- R<sub>HQXNW</sub> The size of the cycle counter used to generate cycle count values is IMPLEMENTATION DEFINED, from one of the sizes indicated in BRBIDR0\_EL1.CC.
- R<sub>KVRBB</sub> Each Branch record contains a cycle count value which indicates the number of *Processing Element* (PE) clock cycles that occurred between the previous Branch record being generated and this Branch record being generated.

$R_{\rm SBXCF}$	In a multithreaded implementation, the cycle counter only counts cycles on which the thread was active.
	Note: This is identical to how the CPU_CYCLES PMU event counts cycles when PMEVTYPER <n>_EL0.MT==0b0. For more information, see the section <i>Cycle event counting on mul-</i> <i>tithreaded implementations</i> in <i>Arm</i>® <i>Architecture Reference Manual, for A-profile architecture</i> [1].</n>
$R_{PGXMB}$	For the purposes of the cycle count, a Branch record is generated only when the corresponding branch instruction or exception is guaranteed to be architecturally executed and the target address has been calculated. Arm recommends that the Branch record is generated as soon after this point as possible.
I <sub>KBDLR</sub>	When a branch target address contains an address tag, the target address captured in the Branch record is the virtual address with the address tag removed.
$R_{\text{MJDLC}}$	The cycle count value in a Branch record is Branch Cycle Count Unknown when any of the following are true:
	<ul> <li>BRBCR_EL2.CC == 0b0, if EL2 is implemented.</li> <li>BRBCR_EL1.CC == 0b0.</li> <li>This is the first Branch record after the PE exited a BRBE Prohibited Region.</li> <li>This is the first Branch record after cycle counting has been enabled.</li> <li>This is the first Branch record after BRBFCR_EL1.PAUSED is cleared from 0b1 to 0b0.</li> <li>This is the first Branch record after execution of a BRB IALL instruction.</li> </ul>
	<i>Note</i> : This applies even when EL2 is disabled in the current Security state.
$R_{\rm PBJTJ}$	When the cycle count value in a Branch record is Branch Cycle Count Unknown:
	<ul> <li>BRBINF<n>_EL1.CCU has the value Ob1.</n></li> <li>BRBINF<n>_EL1.CC contains a value which is all zeros.</n></li> </ul>
	The number of cycles indicated by this Branch record is UNKNOWN.
$R_{\rm XGSSZ}$	If the cycle count value in a Branch record would exceed the maximum value of the cycle counter, then:
	<ul> <li>BRBINF<n>_EL1.CCU has the value Ob0.</n></li> <li>BRBINF<n>_EL1.CC contains a value which is all ones.</n></li> </ul>
$R_{JZWPG}$	If the cycle count value in a Branch record is not UNKNOWN and would not exceed the maximum value of the cycle counter, then:
	<ul> <li>BRBINF<n>_EL1.CCU has the value 0b0.</n></li> <li>BRBINF<n>_EL1.CC contains the cycle count value, encoded as defined in BRBINF<n>_EL1.CC.</n></n></li> </ul>
F1.1.3	Mispredicted branches
I <sub>QHGFW</sub>	Each Branch record generated for a branch instruction contains an indication of whether the branch was correctly or incorrectly predicted by the PE. Branch prediction behavior is IMPLEMENTATION DEFINED and this is an indication of whether such prediction succeeded, or not.
R <sub>XHWRB</sub>	For a Branch record for a branch instruction one of the following occurs:
	<ul> <li>If EL2 is implemented and BRBCR_EL2.MPRED == 0b0 then BRBINF<n>_EL1.MPRED has the value 0b0.</n></li> <li>else if BRBCR_EL1.MPRED == 0b0 then BRBINF<n>_EL1.MPRED has the value 0b0.</n></li> <li>otherwise: <ul> <li>BRBINF<n>_EL1.MPRED has the value 0b0 for a correctly predicted branch.</n></li> <li>BRBINF<n>_EL1.MPRED has the value 0b1 for an incorrectly predicted branch.</n></li> </ul> </li> </ul>
	Note: This applies even when EL2 is disabled in the current Security state.
$R_{\rm DHNPJ}$	For a Branch record for an exception BRBINF <n>_EL1.MPRED has the value Ob0.</n>

R<sub>LBRGV</sub> An incorrectly predicted branch is when any of the following is true:

- The direction of a conditional branch was incorrectly predicted at least once during the execution of the instruction.
- The target of a branch was incorrectly predicted at least once during the execution of the instruction.
- The branch was not predicted by a branch predictor.

R<sub>RDLQF</sub> A correctly predicted branch is one that is not incorrectly predicted.

## F1.1.4 BRBE Prohibited regions

- $I_{NVWPM}$  An executable program might contain regions of code that are prohibited to generate Branch records, and these regions are called *BRBE Prohibited Regions*. These regions are usually associated with a different Security state or Exception level.
- I<sub>DMPOZ</sub> BRBE Prohibited Regions are controlled by the following:
  - BRBCR\_EL1.E0BRE.
  - BRBCR\_EL1.E1BRE.
  - BRBCR EL2.E0HBRE.
  - BRBCR EL2.E2BRE.
  - MDCR EL3.SBRBE.
- I HPZWMWhile executing outside a BRBE Prohibited Region, Branch records might not be generated because the Branch<br/>Record Buffer Extension has a number of filtering functions.
- R<sub>FHGJN</sub> Execution in AArch32 state is a BRBE Prohibited Region.
- R<sub>LPYBO</sub> Execution in Debug state is a BRBE Prohibited Region.
- R<sub>JWWFY</sub> When FEAT\_BRBEv1p1 and EL3 are implemented:
  - When MDCR\_EL3.{E3BREC,E3BREW} == 0b01 or MDCR\_EL3.{E3BREC,E3BREW} == 0b10, selfhosted EL3 branch recording is enabled.
  - When MDCR\_EL3.{E3BREC,E3BREW} == 0b00 or MDCR\_EL3.{E3BREC,E3BREW} == 0b11, self-hosted EL3 branch recording is *disabled*.
- R<sub>GLKGW</sub> Execution at EL3 is a BRBE Prohibited Region when any of the following are true:
  - FEAT\_BRBEv1p1 is not implemented.
  - self-hosted EL3 branch recording is disabled.
- R<sub>SFZQD</sub> Execution at EL2 is a BRBE Prohibited Region when any of the following are true:
  - BRBCR\_EL2.E2BRE == 0b0.
  - MDCR EL3.SBRBE == 0b00.
  - MDCR\_EL3.SBRBE == 0b01 and the PE is in Secure state.
- R<sub>YPHYG</sub> Execution at EL1 is a BRBE Prohibited Region when any of the following are true:
  - BRBCR\_EL1.E1BRE == 0b0.
    - MDCR EL3.SBRBE == 0b00.
    - MDCR\_EL3.SBRBE == 0b01 and the PE is in Secure state.

#### R<sub>DBPCP</sub> Execution at EL0 is a BRBE Prohibited Region when any of the following are true:

- EL2 is disabled in the current security state or HCR\_EL2.TGE == 0b0, and BRBCR\_EL1.E0BRE == 0b0.
- EL2 is enabled in the current security state and HCR\_EL2.TGE == 0b1, and BRBCR\_EL2.E0HBRE == 0b0.
- MDCR\_EL3.SBRBE == 0b00.
- MDCR\_EL3.SBRBE == 0b01 and the PE is in Secure state.

R<sub>YGGSC</sub> While the PE is executing code from a BRBE Prohibited Region, no data is captured in Branch records that might provide information about execution in the BRBE Prohibited Region.

## F1.1.5 Branch records for exceptions

R <sub>yskok</sub>	When an exception is taken from a BRBE Prohibited Region to a BRBE Prohibited Region, no Branch record is generated.
R <sub>krjqc</sub>	When an exception is taken from a BRBE non-Prohibited Region, or an exception is taken to a BRBE non-Prohibited Region:
	<ul> <li>If the target Exception level is EL1, a Branch record is generated only if BRBCR_EL1.EXCEPTION == 0b1.</li> <li>If the target Exception level is EL2, a Branch record is generated only if BRBCR_EL2.EXCEPTION == 0b1.</li> <li>If the target Exception level is EL3, a Branch record is generated only if FEAT_BRBEv1p1 is implemented and self-hosted EL3 branch recording is enabled.</li> </ul>
R <sub>ybjdj</sub>	When a Branch record is generated for an exception:
	<ul> <li>If the exception is taken from a BRBE Prohibited Region, then a Half-target Branch record is generated.</li> <li>If the exception is taken from a BRBE non-Prohibited Region to a BRBE Prohibited Region, then a Half-source Branch record is generated.</li> <li>If the exception is taken from a BRBE non-Prohibited Region to a BRBE non-Prohibited Region, then a Full Branch record is generated.</li> </ul>
R <sub>llctg</sub>	When entering Debug state:
	<ul> <li>If the entry is from a BRBE Prohibited Region, no Branch record is generated.</li> <li>If the entry is from a BRBE non-Prohibited Region, then a Half-source Branch record is generated.</li> </ul>
I <sub>MZNRY</sub>	When a Half-source Branch record or a Full Branch record is generated for an Illegal Execution state exception, the source information in the Branch record indicates where the exception was taken from, in the same way as all other exceptions.
R <sub>bzcrw</sub>	A Branch record for an exception which contains a valid source address has the source address set to the preferred exception return address for the exception.
R <sub>FYLTC</sub>	A Branch record for an exception which contains a valid target address has the target address set to the address of the exception vector.
F1.1.6	Branch records for exception returns
$R_{\rm LMXHS}$	When an exception return instruction is executed in a BRBE Prohibited Region and branches to a BRBE Prohibited Region, no Branch record is generated.
$R_{ZSHDL}$	When an exception return instruction is executed in a BRBE non-Prohibited Region, or an exception return instruction branches to a BRBE non-Prohibited Region:
	<ul> <li>If the exception return instruction is executed at EL3, a Branch record is generated only if FEAT_BRBEv1p1 is implemented and self-hosted EL3 branch recording is enabled.</li> <li>If the exception return instruction is executed at EL2, a Branch record is generated only if BRBCR_EL2.ERTN == 0b1.</li> <li>If the exception return instruction is executed at EL1, a Branch record is generated only if BRBCR_EL1.ERTN == 0b1.</li> </ul>

R<sub>ZTGMW</sub> When a Branch record is generated for an exception return instruction:

• If the exception return instruction is executed in a BRBE Prohibited Region then a Half-target Branch record is generated.

- If the exception return instruction is executed in a BRBE non-Prohibited Region and branches to a BRBE Prohibited Region then a Half-source Branch record is generated.
- If the exception return instruction is executed in a BRBE non-Prohibited Region and branches to a BRBE non-Prohibited Region then a Full Branch record is generated.

#### R<sub>RBCFP</sub> When exiting from Debug state:

- If the exit is to a BRBE Prohibited Region, no Branch record is generated.
- If the exit is to a BRBE non-Prohibited Region, then a Half-target Branch record is generated.
- U<sub>NGWPR</sub> When a Half-target Branch record or a Full Branch record is generated for an exception return instruction which is an illegal return or a legal return which sets PSTATE.IL to Ob1, the target information in the Branch record indicates the target of the branch:
  - BRBTGT<n>\_EL1.ADDRESS contains the target of the branch.
  - BRBINF<n>\_EL1.EL contains the value that is loaded in to PSTATE.EL.
- I\_JCYHDWhen a Half-target Branch record or a Full Branch record is generated for an exception return instruction which is<br/>an illegal return or a legal return which sets PSTATE.IL to 0b1, for the purposes of determining whether the target<br/>is a BRBE Prohibited Region the value that is loaded in to PSTATE.EL is used as the target Exception level.

Note that PSTATE.EL is unchanged on an illegal return, so the current Exception level is the target of the illegal return, regardless of where the return was attempting to return to.

### F1.1.7 Transactional Memory Extension

- R<sub>GVCJH</sub> When an entire transaction is executed in a BRBE non-Prohibited Region and the transaction fails or is canceled then BRBFCR\_EL1.LASTFAILED is set to 0b1.
- R<sub>JMSZF</sub> When an entire transaction is executed in a BRBE Prohibited Region and the transaction fails or is canceled then BRBFCR\_EL1.LASTFAILED is unchanged.
- R<sub>CBTBH</sub> When a transaction is executed partially in a BRBE Prohibited Region and partially in a BRBE non-Prohibited Region and the transaction fails or is canceled then it is CONSTRAINED UNPREDICTABLE whether BRBFCR\_EL1.LASTFAILED is set to 0b1 or is unchanged.
- R<sub>KBSZM</sub> When a Branch record is generated, other than via the injection mechanism, the value of BRBFCR\_EL1.LASTFAILED is copied to the LASTFAILED field in the Branch record and BRBFCR\_EL1.LASTFAILED is set to 0b0.
- $I_{HJZWG}$  When a transaction fails or is canceled, a Branch record is not generated.
- IJBPHSWhen a transaction fails or is canceled, Branch records generated in the transaction are not removed from the<br/>Branch record buffer.
- I<sub>TFKNW</sub> Attempting to execute the BRB IALL or BRB INJ instructions in Transactional state results in the transaction failing with ERR cause.

### F1.1.8 PE Speculation

R<sub>KXTKS</sub> The Branch records only contain information for a branch, exception, or exception return that is architecturally executed.

### F1.1.9 Branch record filtering

 $X_{NZWBP}$  For Branch records generated outside a BRBE Prohibited Region it is useful to reduce the number of records that are generated to match their use. Table F1.1 lists the some different use cases.

#### Table F1.1: Example use cases for filtering

Use case	Description
Control path	<ul> <li>All branches</li> <li>Subroutine returns</li> <li>Exceptions</li> <li>Exception returns</li> </ul>
Call path	<ul><li>Branch with link instructions</li><li>Subroutine returns</li></ul>
Kernel Calls	<ul><li>Exceptions</li><li>Exception returns</li></ul>

## F1.1.9.1 Filtering on type

I<sub>FSNVG</sub> The Branch records can be filtered by independently enabling the generation of the following types:

- Exception.
- Exception return.
- Direct Branch with link.
- Indirect Branch with link.
- Return from subroutine.
- Indirect Branches.
- Conditional Direct Branches.
- Unconditional Direct Branches.

R<sub>LYGJZ</sub> Control of when Branch records for exceptions are generated is controlled by BRBCR\_EL1.EXCEPTION and BRBCR\_EL2.EXCEPTION. See F1.1.5 *Branch records for exceptions* for details.

#### Table F1.2: Exception mapping for exceptions taken to AArch64 state

Reason	Туре
Branch Target exception	Inst fault
Breakpoint	Inst debug
FIQ	FIQ
HVC	Call
Halting debug event	Debug halt
IRQ	IRQ
Illegal execution state	Trap
Instruction Abort	Inst fault
Instruction or event trapped by a control bit	Trap
MemCopy or MemSet	Trap

Reason	Туре
Misaligned PC	Alignment
PAC Fail	Data fault
SError interrupt	System Error
SMC	Call
SVC	Call
Software Breakpoint Instruction	Inst debug
Software Step	Inst debug
Stack Pointer Misalignment	Alignment
Synchronous Data Abort	Data fault
UNDEFINED instruction	Trap
Watchpoint	Data debug

R<sub>RCGVB</sub> Control of when Branch records for exception return instructions are generated is controlled by BRBCR\_EL1.ERTN and BRBCR\_EL2.ERTN. See F1.1.6 *Branch records for exception returns* for details.

#### Table F1.3: A64 return from exception instructions

Instruction	Description
ERET	Return From Exception.
ERETAA	Authenticate and Exception return.
ERETAB	Authenticate and Exception return.

- R<sub>RBDXK</sub> Branch records for Direct branch with link instructions are only generated when the instruction is executed in a BRBE non-Prohibited Region and if any of the following are true:
  - BRBFCR\_EL1.DIRCALL == 0b1 and BRBFCR\_EL1.EnI == 0b0.
  - BRBFCR\_EL1.DIRCALL == Ob0 and BRBFCR\_EL1.EnI == Ob1.

#### Table F1.4: A64 direct branch with link instructions

Instruction	Description
BL	Branch with link.

R<sub>VBGTZ</sub> Branch records for Indirect branch with link instructions are only generated when the instruction is executed in a BRBE non-Prohibited Region and if any of the following are true:

- BRBFCR\_EL1.INDCALL == Ob1 and BRBFCR\_EL1.EnI == Ob0.
- BRBFCR\_EL1.INDCALL == Ob0 and BRBFCR\_EL1.EnI == Ob1.

Instruction	Description	
BLR	Branch with link to register.	
BLRAA	Authenticate and branch with link.	
BLRAAZ	Authenticate and branch with link.	
BLRAB	Authenticate and branch with link.	
BLRABZ	Authenticate and branch with link.	

#### Table F1.5: A64 indirect branch with link instructions

R<sub>CKNBH</sub> Branch records for return from subroutine instructions are only generated when the instruction is executed in a BRBE non-Prohibited Region and if any of the following are true:

- BRBFCR\_EL1.RTN == Ob1 and BRBFCR\_EL1.EnI == Ob0.
- BRBFCR\_EL1.RTN == Ob0 and BRBFCR\_EL1.EnI == Ob1.

Instruction	Description	
RET	Return From subroutine.	
RETAA	Authenticate and function return.	
RETAB	Authenticate and function return.	

#### Table F1.6: A64 return from subroutine instructions

R<sub>KKLDV</sub> Branch records for indirect branch instructions, unless covered by other rules, are only generated when the instruction is executed in a BRBE non-Prohibited Region and if any of the following are true:

- BRBFCR\_EL1.INDIRECT == Obl and BRBFCR\_EL1.EnI == Obl.
- BRBFCR\_EL1.INDIRECT == Ob0 and BRBFCR\_EL1.EnI == Ob1.

### Table F1.7: A64 indirect branch instructions

Instruction	Description	
BR	Branch to register.	
BRAA	Authenticate and branch.	
BRAAZ	Authenticate and branch.	
BRAB	Authenticate and branch.	
BRABZ	Authenticate and branch.	

 $R_{BBNSZ}$ 

<sup>Z</sup> Branch records for conditional direct branch instructions, unless covered by other rules, are only generated when the instruction is executed in a BRBE non-Prohibited Region and if any of the following are true:

- BRBFCR\_EL1.CONDDIR == Ob1 and BRBFCR\_EL1.EnI == Ob0.
- BRBFCR\_EL1.CONDDIR == 0b0 and BRBFCR\_EL1.EnI == 0b1.

Table F1.8: A	64 conditiona	I direct brand	h instructions

Instruction	Description
B.cond	Conditional Branch.
BC.cond	Branch Consistent conditionally.
CBZ or CBNZ	Compare with zero and branch.
TBZ or TBNZ	Test and branch.

*Note*: BC. cond and B. cond instructions with the AL or NV condition code are considered conditional.

Branch records for unconditional direct branch instructions, unless covered by other rules, are only generated when the instruction is executed in a BRBE non-Prohibited Region and if any of the following are true:

- BRBFCR\_EL1.DIRECT == Ob1 and BRBFCR\_EL1.EnI == Ob0.
- BRBFCR\_EL1.DIRECT == Ob0 and BRBFCR\_EL1.EnI == Ob1.

#### Table F1.9: A64 unconditional direct branch instructions

Instruction	Description
В	Unconditional Branch.

R<sub>FJYDC</sub> It is IMPLEMENTATION DEFINED whether Branch records are generated for the following instructions when the instruction is executed in a BRBE non-Prohibited Region and if any of the following are true:

- BRBFCR\_EL1.DIRECT == Ob1 and BRBFCR\_EL1.EnI == Ob0.
- BRBFCR\_EL1.DIRECT == Ob0 and BRBFCR\_EL1.EnI == Ob1.

#### Table F1.10: Optional A64 direct branch instructions

Instruction	Description
ISB	Instruction Synchronization Barrier.

S<sub>XZRTW</sub> Writing a value of 0b0000\_0001 to the filter controls, BRBFCR\_EL1<23:16>, ensures Branch records are generated for all branch instructions.

### F1.1.10 Branch record buffer operation

- $R_{LKWNB}$ The Branch Record Buffer Extension operation is controlled by the BRBCR\_EL1, BRBCR\_EL2, and<br/>BRBFCR\_EL1 registers. $R_{PYBRZ}$ Generation of Branch records is *Paused* when BRBFCR\_EL1.PAUSED == 0b1.
- RYDZNK When generation of Branch records is Paused, Branch records are not generated.
- R<sub>NXCWF</sub> If EL2 is implemented, a BRBE freeze event occurs when all of the following are true:
  - BRBCR\_EL1.FZP is Ob1.
  - Generation of Branch records is not Paused.

R<sub>FJYVT</sub>

• PMOVSCLR_EL0[(MDCR_EL2.HPMN-1):0] is non-zero	•
---	---

• The PE is in a BRBE non-Prohibited Region.

R<sub>GXGWY</sub> If EL2 is implemented, a BRBE freeze event occurs when all of the following are true:

- BRBCR\_EL2.FZP is Ob1.
- Generation of Branch records is not Paused.
- PMOVSCLR\_EL0[(PMCR\_EL0.N-1):MDCR\_EL2.HPMN] is non-zero.
- The PE is in a BRBE non-Prohibited Region.

Note: This applies even when EL2 is disabled in the current Security state.

R<sub>PKTXQ</sub> If EL2 is not implemented, a BRBE freeze event occurs when all of the following are true:

- BRBCR\_EL1.FZP is Ob1.
- Generation of Branch records is not Paused.
- PMOVSCLR\_EL0[(PMCR\_EL0.N-1):0] is non-zero.
- The PE is in a BRBE non-Prohibited Region.

R<sub>BHYTD</sub> On a *BRBE freeze event*:

- BRBFCR\_EL1.PAUSED is set to Ob1.
- The current timestamp is captured in BRBTS\_EL1.
- $R_{QKQZL}$  The source of value of the timestamp captured in BRBTS\_EL1 is selected by the combination of programming of BRBCR\_EL2.TS and BRBCR\_EL1.TS. See Table F1.11 and BRBETimeStamp().

BRBCR_EL2.TS	BRBCR_EL1.TS	Captured timestamp
0b00 (delegate)	0b01 (virtual)	PhysicalCountInt() - CNTVOFF_EL2
	Ob10 (offset physical)	PhysicalCountInt() - physical offset
	Ob11 (physical)	PhysicalCountInt()
obol (virtual)	0bxx	PhysicalCountInt() - CNTVOFF_EL2
Ob10 (offset physical)	0bxx	PhysicalCountInt() - physical offset
Ob11 (physical)	0bxx	PhysicalCountInt()

#### Table F1.11: Captured timestamp

If any of the following are true, the physical offset is zero, otherwise the physical offset is the value of CNTVOFF\_EL2:

- EL3 is implemented and SCR\_EL3.ECVEn == 0b0.
- EL2 is implemented and CNTHCTL\_EL2.ECV == 0b0.
- R<sub>GWMZV</sub> When a valid Branch record is captured in the Branch record buffer storage, the BRB\_FILTRATE event is generated.

R<sub>GMCHN</sub> When BRB\_FILTRATE is generated for an exception or an exception return, it is an Exception-related event.

It is CONSTRAINED UNPREDICTABLE whether a BRB\_FILTRATE event is generated after a BRB INJ causes a Branch record to be injected.

X <sub>SJDRW</sub>	Branch record buffer storage injection occurs during software context switch events, which occur at a higher Exception level than the one being profiled. It is expected that the Branch record buffer storage is in a BRBE Prohibited Region during these events, and therefore Branch record generation is prohibited.
	In the use case in which the PMU is not prohibited during software context switch events, it is expected that event counters set to count the BRB_FILTRATE event are prohibited from counting during these events.
	Additionally, preventing the generation of BRB_FILTRATE on a Branch record injection would require hardware to suppress the event.
I <sub>pgdqv</sub>	The following definition is taken from Arm® Architecture Reference Manual, for A-profile architecture [1]:
	The PMU must filter [Exception-related events] according to the Exception level in which the event occurred The PMU must not count an exception after it has been taken because this could systematically report a result of zero exceptions at EL0.
R <sub>ksklg</sub>	If a BRB_FILTRATE event causes unsigned overflow of the event counter counting that event and this in turn causes a BRBE freeze event then:
	• The Branch record for the operation that generated the BRB_FILTRATE event will be generated and captured in the Branch record buffer.
	<ul> <li>It is CONSTRAINED UNPREDICTABLE whether the Branch Record Buffer Extension generates Branch records for other operations in program order after the operation that generated the BRB_FILTRATE event that would otherwise be generated when generation of Branch records is not Paused.</li> </ul>
	Note: Arm recommends that implementations minimize capture of additional branches.
I <sub>RMGDV</sub>	The architecture does not define when PMU events are counted relative to the instructions that caused the event. Events generated by an instruction might be counted before or after the instruction becomes architecturally executed, and events might be counted for operations that do not become architecturally executed, meaning events can be counted speculatively and/or out-of-order with respect to the simple sequential execution of the program. Events might also be counted simultaneously by other event counters when the overflow occurs, including events from different instructions. In addition, multiple instances of an event might occur simultaneously, meaning that an event counter unsigned overflow can yield a nonzero value in the event counter.
	Furthermore, the Branch records are generated only for architecturally executed operations $R_{KXTKS}$ .
	These properties mean that, unless otherwise stated, on a BRBE freeze event, it is CONSTRAINED UNPREDICTABLE whether the branches that define the basic block containing the instruction causing that event are captured in the Branch record buffer.
	An exception to this relaxation applies for the BRB_FILTRATE event.
S <sub>JCHLT</sub>	If a direct read of PMOVSCLR_EL0 returns a non-zero value for a subset of the overflow flags, such that one of $R_{NXCWF}$ , $R_{GXGWY}$ , or $R_{PKTXQ}$ means that a BRBE freeze event should occur, then a read of BRBFCR_EL1 ordered after the read of PMOVSCLR_EL0 will return BRBFCR_EL1.PAUSED == 0b1.
	Note: Direct reads of System registers require explicit synchronization for following direct reads of other System registers to be ordered after the first direct read.
S <sub>SRJND</sub>	If a direct read of BRBFCR_EL1.PAUSED returns the value Ob1, then no operations ordered after the direct read will generate further Branch records until BRBFCR_EL1.PAUSED is cleared by software. The subsequent operations can be ordered by a Context synchronization event.

## F1.1.11 Branch record buffer

 $I_{FBHCC}$  The Branch record buffer can contain:

- 8 Branch records.
- 16 Branch records.
- 32 Branch records.

• 64 Branch records.

This is known as the Branch record buffer storage.

- R<sub>KSLSM</sub> The Branch record buffer storage has a maximum number of Branch records as defined by BRBIDR0\_EL1.NUMREC.
- I<br/>PPBZPThe Branch record buffer provides System registers to access the Branch records stored in the Branch record<br/>buffer storage. These System registers provide access to up to 32 Branch records without the need for explicit<br/>synchronization between each System register read. When more than 32 Branch records are implemented, the<br/>Branch record buffer provides a banking mechanism to provide access to multiple banks, each bank containing<br/>up to 32 Branch records. BRBFCR\_EL1.BANK controls which bank is currently selected, and updates to<br/>BRBFCR\_EL1.BANK require explicit synchronization before accessing the bank.
- R<sub>WLSWP</sub> Accessing Branch records 0 to 31 is performed by setting BRBFCR\_EL1.BANK to 0b00.
- R<sub>WRJLW</sub> Accessing Branch records 32 to 63 is performed by setting BRBFCR\_EL1.BANK to 0b01.
- $R_{TJGLK}$  The Branch record with index  $\circ$  is the youngest captured branch.
- R<sub>HTRNR</sub> The Branch record with index n is younger than Branch record with index n+1.
- R<sub>DTPDK</sub> On the generation of a new Branch record and if the Branch record buffer storage is full then the oldest Branch record is lost.
- X<sub>QMKLH</sub> To ensure efficiency when accessing the buffer, the buffer must only contain a contiguous set of valid Branch records, with no invalid Branch records between any two valid Branch records. A valid Branch record is one with BRBINF<n>\_EL1.VALID != 0b00, and an invalid Branch record is one with BRBINF<n>\_EL1.VALID != 0b00.
- $R_{SQLCX}$  When the buffer contains M valid Branch records, where M > 0 and M is less than the maximum number of Branch records, all of the following are true:
  - Branch records with index 0 to M-1 are all valid.
  - All other Branch records are invalid.
- R<sub>PGDLX</sub> The creation of a Branch record is considered an indirect write to BRBTGT<n>\_EL1, BRBSRC<n>\_EL1 and BRBINF<n>\_EL1, and therefore requires explicit synchronization before being read.
- I<sub>SFFNF</sub> The generation of Branch records performs indirect reads and indirect writes of System registers.
- I<sub>KFYTV</sub> Arm® Architecture Reference Manual, for A-profile architecture [1] defines the synchronization requirements for direct reads, direct writes, indirect reads and indirect writes of System registers made by instructions and external agents.

### F1.1.12 Invalidating the Record Buffer

$R_{LLHYN}$	Execution of BRB IALL causes all Branch records to be invalidated.
R <sub>pfrnw</sub>	A Branch record, $\mathbf{R}$ , is invalidated by the instruction BRB IALL, $\mathbf{W}$ , if all of the following are true:
	<ul> <li>R is caused by a branch operation or exception, B.</li> <li>B is either: <ul> <li>in program order before a <i>Context Synchronization Event</i>, CSE.</li> <li>is the <i>Context Synchonization Event</i>.</li> </ul> </li> <li>CSE is in program order before W.</li> </ul>
R <sub>lwpkr</sub>	A Branch record <b>R</b> is not invalidated by the instruction BRB IALL, <b>W</b> , if all of the following are true:
	<ul> <li>R is caused by a branch operation or exception, B.</li> <li>B is in program order after a <i>Context Synchronization Event</i>, CSE</li> <li>CSE is in program order after W.</li> </ul>

 $R_{WMZKF}$  It is CONSTRAINED UNPREDICTABLE if a Branch record **R** is invalidated by the instruction BRB IALL, **W**, if all of the following are true:

- CSE<sub>1</sub> is in program order before W.
- **R** is caused by a branch operation or exception, **B**.
- B is in program order after a Context Synchronization Event, CSE1
- **B** is either:
  - in program order before a *Context Synchronization Event*, CSE<sub>2</sub>.
  - is the Context Synchonization Event, CSE<sub>2</sub>.
- CSE<sub>2</sub> is in program order after W and there are no other CSEs between CSE<sub>1</sub> and CSE<sub>2</sub>.

If a Branch record is invalidated, all older Branch records are invalidated.

R<sub>JSCWK</sub> When a Branch record has been invalidated, it remains invalid until it is overwritten by any of the following:

- A new Branch record is created.
- A Branch record is injected using the BRB INJ instruction.

### F1.1.13 Programmers Model

R<sub>BNGTH</sub> Reads from an unimplemented Branch record return the value zero.

- R<sub>PKZCF</sub> All Branch records captured while generation of Branch records is not Paused, must represent a continuous block of execution for all BRBE non-Prohibited Regions.
- I<sub>XSBPR</sub> The captured Branch records might not represent a continuous block if generation of Branch records is Paused at any time. To avoid this non-continuous nature, the BRB IALL instruction can be used to invalidate all Branch records while generation is Paused.
- R<sub>PMRRL</sub> If a Branch record cannot be captured for a branch instruction or exception that is not prohibited and has been selected to generate a record, then all the Branch records must be invalidated. The reasons for a PE being unable to capture a Branch record are IMPLEMENTATION DEFINED and Arm recommends that such reasons are rare.
- IQJESVWhen a process is migrated to a PE with a smaller number of Branch records implemented then the information<br/>from the older Branch records will be lost.
- I<sub>BDKJJ</sub> When FEAT\_BRBE is implemented, the following fields are added to System registers to control access to the Branch record buffer functionality:
  - When EL2 is implemented:
    - HDFGRTR EL2.nBRBIDR.
    - HDFGRTR EL2.nBRBCTL.
    - HDFGWTR EL2.nBRBCTL.
    - HDFGRTR EL2.nBRBDATA.
    - HDFGWTR\_EL2.nBRBDATA.
    - HFGITR EL2.nBRBINJ.
    - HFGITR\_EL2.nBRBIALL.
  - When EL3 is implemented
    - MDCR\_EL3.SBRBE.
- R<sub>XVQKS</sub> The Branch record buffer registers are:
  - BRBSRCINJ\_EL1.
  - BRBTGTINJ\_EL1.
  - BRBINFINJ\_EL1.
  - BRBCR EL1.
  - BRBCR EL2.
  - BRBCR EL12.

- BRBFCR\_EL1.
- BRBIDR0\_EL1.
- BRBSRC<n>\_EL1.
- BRBTGT<n>\_EL1.
- BRBINF<n>\_EL1.
- BRBTS\_EL1.

S<sub>GCYTK</sub> When self-hosted EL3 branch recording is enabled, the following registers must be programmed:

- BRBCR\_EL1 and BRBCR\_EL2. Software must program these registers to control the following:
  - Recording of exceptions taken to EL1 and EL2.
  - Recording of exception returns from EL1 and EL2.
  - Branch recording at EL0, EL1, and EL2.
  - Occurrence of BRBE freeze events on PMU overflows.
  - Timestamp source.
  - Misprediction information.
  - Cycle count information.
- BRBFCR\_EL1. Software must program this register to control the following:
  - Selection of Branch Record Buffer bank.
  - Selection of branch types to record at all Exception levels.
  - Pausing of Branch recording.
  - If FEAT\_TME is implemented, recording of transaction failure information.

Software should also consider how MDCR\_EL3.SBRBE should be programmed to either allow or prohibit access to the captured branch records from lower Exception levels. Even if self-hosted EL3 branch recording is not being used, software should consider whether a BRB IALL instruction should be executed before executing software at lower Exception levels.

- S<sub>YLMQQ</sub> Software must invalidate the Branch records after a PE reset to ensure that details of execution before the reset event are not leaked.
- XFPJPQMDCR\_EL3.E3BREC resets to 0b0 on a Cold reset, and MDCR\_EL3.E3BREW resets to 0b0 on a Warm reset.This allows software to program MDCR\_EL3.E3BREC and MDCR\_EL3.E3BREW such that the BRBE continues recording after Warm reset, or stops recording at Warm reset.
- **UNEXAMPLE** When FEAT\_BRBEv1p1 is implemented, BRBE control fields reset to architecturally UNKNOWN values on a Cold reset and are unchanged on a Warm reset.
- R<sub>MPTNR</sub> Execution of BRB IALL is unchanged in Debug state.
- R<sub>BRFKL</sub> Execution of BRB INJ is unchanged in Debug state.

### F1.1.13.1 Manual injection of Branch records

- IDENTIFYThe Branch Record Buffer Extension supports the ability to manually create Branch records and inject themin to the Branch record buffer storage. The primary purpose of the injection functionality is to support therestore of the Branch record buffer storage contents, particularly during software context switch events, includingmigration of software between PEs. The Branch record buffer storage contents are read out using direct reads ofBRBSRC<n>\_EL1, BRBTGT<n>\_EL1, and BRBINF<n>\_EL1.
- R<sub>FYXNL</sub> The *Branch record injection data registers* are:
  - BRBSRCINJ\_EL1.
  - BRBTGTINJ\_EL1.
  - BRBINFINJ\_EL1.
- I<sub>FJHMP</sub> Branch record injection consists of creating a single Branch record using direct writes to the Branch record injection data registers, then injecting the record in to the Branch record buffer storage using BRB INJ. This process injects a single Branch record as the youngest entry in the Branch record buffer storage. This process is repeated for each Branch record to be added to the Branch record buffer storage.

I <sub>bczrk</sub>	When BRB INJ is executed outside of a BRBE Prohibited Region, it is CONSTRAINED UNPREDICTABLE whether a Branch record is injected.
R <sub>XVDNN</sub>	When BRB INJ is executed inside a BRBE Prohibited Region, the contents of the Branch record injection data registers are used to create a Branch record which is added to the Branch record buffer storage as the youngest entry.
R <sub>PWKFJ</sub>	Execution of BRB INJ does not require explicit synchronization to use the result of direct writes to the Branch record injection data registers in program order before BRB INJ.
I <sub>TVDMK</sub>	The creation of a Branch record as a result of execution of BRB INJ does not use the result of direct writes to the Branch record injection data registers in program order after BRB INJ.
	Note: Explicit synchronization is not required to ensure this ordering.
R <sub>lkdtj</sub>	After the execution of BRB INJ, the contents of the Branch record injection data registers are UNKNOWN.
I <sub>CPBKF</sub>	Changes to the BRB registers are subject to the rules for synchronization for system registers (see "Synchronization requirements for AArch64 System registers" in <i>Arm® Architecture Reference Manual, for A-profile architecture</i>

[1]).

Chapter F1. Branch Record Buffer Extension F1.2. Events

## F1.2 Events

## F1.2.1 Common architectural events

**0x811F, BRB\_FILTRATE, Branch Record captured** The counter counts each branch record captured in the branch record buffer. Branch records that are not captured because they are removed by filtering are not counted.

When BRB\_FILTRATE is generated for an exception or an exception return, it is an Exception-related event.

This event must be implemented if FEAT\_BRBE is implemented.
Part G Appendixes

# Chapter G1 Synchronization requirements for System registers

This document uses the following terms to describe the effects of a direct read, direct write, indirect read, or indirect write of a System register:

**Program order** The sequence in which instructions are executed in a simple sequential execution of the program.

- **Reads-from** A direct read or indirect read  $\mathbf{R}_2$  *Reads-from* a direct write or indirect write  $\mathbf{W}_1$  to the same System register if and only if  $\mathbf{R}_2$  takes its data from  $\mathbf{W}_1$ .
- **Coherence order** A *Coherence order* relation for each System register in the *Processing Element* (PE) provides a total order on all direct writes and indirect writes from all agents to that System register, starting with a notional write of the reset value.
- **Coherence-after** A direct write or indirect write  $W_2$  to a System register is *Coherence-after* another direct write or indirect write  $W_1$  to the same System register if and only if  $W_2$  is sequenced after  $W_1$  in the *Coherence order* of the System register.

A direct write or indirect write  $W_2$  to a System register is *Coherence-after* a direct read or indirect read  $R_1$  to the same System register if and only if  $R_1$  *Reads-from* another direct write or indirect write  $W_3$  to the same System register and  $W_2$  is Coherence-after  $W_3$ .

The rules for synchronization are described using graphs containing nodes and arcs as follows:

- Each node denotes an operation. By convention:
  - When referring to a System register, R, W, and RW denote a direct read, direct write, and direct read or direct write respectively.
  - When referring to a memory access, R, W, and RW denote a read, write, and read or write respectively.
  - **r**, **w**, and **rw** denote an indirect read, indirect write, and indirect read or indirect write of a System register respectively.

- CSE, TSB, and DSB denote a Context synchronization event, TSB CSYNC operation, and a Data synchronization barrier DSB respectively.
- An edge denotes a relationship between the operation at the arrow head (the pointy end) and the operation at the arrow tail (the other end):
  - A solid arrow denotes program-order.
  - A dotted arrow denotes a read/write ordering.
  - A dashed arrow indicates the generation of an operation by another operation.

The label on the arrow defines the relationship as follows:

#### Table G1.1: Labels for ordering diagrams

Notation	Name	Description
ро	program-order	head is in <b>program order</b> after <i>tail</i> .
rf	Reads-from	tail <b>Reads-from</b> head.
со	Coherence-after	<i>head</i> is <b>Coherence-after</b> <i>tail</i> .
fr	from-read	As co, except that the operation at <i>head</i> is a read.
ob	Observed-by	tail is Observed-by head. Only applies for different Observers.
tb	traced-by	<i>head</i> is the Trace operation for the instruction at <i>tail</i> .
gb	generated by	<i>head</i> is an operation generated by the instruction at <i>tail</i> .
seo	speculative execution-order	The PE speculated that the instruction at <i>head</i> was executed after <i>tail</i> , but the instruction was later Canceled, Transaction-failed, or Transaction-canceled. An seo arrow might be paired with a <i>can</i> arrow that shows this.
can	canceled	The instruction at <i>tail</i> was Canceled when the instruction at <i>head</i> was Resolved, or the Transaction containing <i>tail</i> Failed or was Canceled.

For example, some of the primary synchronization requirements for System registers are described by *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] as follows:

- Direct writes to [System] registers are not allowed to affect any instructions appearing in program order before the direct write.
- All direct writes to a register occur in program order with respect to all direct reads to the same register using the same encoding.
- Direct writes [to System registers] require synchronization before software can rely on the effects of changes to the System registers to affect instructions appearing in program order after the direct write.

These would be described in this document as follows:

• A direct write  $W_2$  to a System register made by an instruction **B** is Coherence-after a direct read, indirect read, direct write, or indirect write  $RW_1$  of the same System register made by an instruction **A** (and hence **A** will read the old value) if all of the following are true:

- A is executed in program order before **B**.

Figure G1.1 shows this.



#### Figure G1.1: Example: Any access before direct write

- An direct read  $\mathbf{R_1}$  of a System register made by an instruction A Reads-from a direct write  $\mathbf{W_2}$  to the same System register made by an instruction B (and hence A will read the new value) if all of the following are true:
  - A is executed in program order after B.
  - A and B use the same encoding for the System register.

Figure G1.2 shows this.



Figure G1.2: Example: Direct read after direct write

- An indirect read  $\mathbf{r_1}$  of a System register made by an instruction A Reads-from a direct write  $\mathbf{W_2}$  to the same System register made by an instruction B (and hence A will read the new value) if all of the following are true:
  - A is executed in program order after a Context synchronization event CSE.
  - B is executed in program order before CSE.

Figure G1.3 shows this.



Figure G1.3: Example: Indirect read after CSE

These rules provide the minimum requirements to guarantee order. For example, in Figure G1.3 if CSE is not present then  $r_1$  might read either the old or the new value.

#### Chapter G1. Synchronization requirements for System registers

Arm® Architecture Reference Manual, for A-profile architecture [1] places additional requirements for certain registers, agents, etc. These are not described further here.

# Chapter G2 Stages of execution

This section shows the relationship between the stages of execution. The terms are defined in the Glossary.

## G2.1 Stages of execution without Transactional Memory Extension (TME)

Figure G2.1 shows the stages of execution in a Processing Element (PE) that does not implement TME.



Figure G2.1: Stages of execution without TME

Chapter G2. Stages of execution G2.2. Stages of execution with TME

## G2.2 Stages of execution with TME

Figure G2.2 shows the stages of execution in a PE that does implement TME.



Figure G2.2: Stages of execution with TME

# Chapter G3 Additional Trace Buffer Extension software usage notes

## G3.1 Context switching

- S<sub>VKHHY</sub> When switching out a process being traced, to save the current trace context and ensure all Trace operations are written to the correct context:
  - (1) Prohibit program-flow trace using TRFCR\_ELx. In many cases this is done before the process is traced. For example if all of the following are true:
    - TRFCR\_EL1.E0TRE is 1 to allow tracing of a process executed at EL0.
    - TRFCR\_EL1.E1TRE is 0 to prohibit tracing of the Operating System performing the context switch executed at EL1.
  - (2) Execute a Context synchronization event to guarantee no new program-flow trace is generated. In the common case, this Context synchronization event is an exception taken to an Exception level where tracing is prohibited.
    - If the trace unit is an ETE and the ETE is enabled, this also pauses the ETE Resources.
  - (3) Execute a TSB CSYNC instruction to ensure the program-flow trace is flushed.
  - (4) If necessary, disable the trace unit.
    - For an ETE this is necessary if context is being switched. Software must set TRCPRGCTLR.EN to zero. This is necessary as:
      - The ETE must be disabled if saving the ETE state, as the ETE System registers can only be read when the ETE is disabled.
      - ETE trace compression logic is stateful, and disabling the ETE resets this compression state.

Chapter G3. Additional Trace Buffer Extension software usage notes G3.1. Context switching

- (5) Disable the Trace Buffer Unit. Set TRBLIMITR\_EL1.E to zero.
  - This must be done before changing the VMSA System registers to prevent the Trace Buffer Unit from speculatively accessing translation table entries.
- (6) Execute a DSB operation.
  - This is required if software will be reading the trace buffer contents, to ensure the writes to memory are Complete.
- (7) Execute a further Context synchronization event.
  - This is required to synchronize the effects of any System register writes since the previous Context synchronization event.
  - This is also required if software will be reading the Trace Buffer Unit or trace unit System registers as part of the context switch, to capture indirect writes to those registers by Trace operations synchronized by the TSB CSYNC.
  - For a subsequent direct read to capture the indirect write to TRBSR\_EL1 resulting from an External Abort on a completed write, this Context synchronization event must follow the DSB above.
- (8) Save and/or change the context. For example, save the MDCR\_EL3, MDCR\_EL2 (if applicable), Trace Buffer Unit, trace unit, and TRFCR\_ELx System registers, and update the VMSA System registers for the new process.
- In other uses cases, tracing is not prohibited when software wants to save the trace context. For this case, if using an ETE, the sequence is slightly different:
  - (1) Disable the ETE. Set TRCPRGCTLR.EN to zero.
  - (2) Execute a Context synchronization event to guarantee no new program-flow trace is generated.
  - (3) Execute a TSB CSYNC instruction to ensure the program-flow trace is flushed.
  - (4) Execute a DSB and/or Context synchronization event as required by the previous example.
  - (5) Save and/or change the context.

For an ETE this sequence does not guarantee that all instructions before disabling the ETE are traced. The ETE might discard trace for preceding instructions when it is disabled.

- S<sub>PKLXF</sub> To restore the state of the Trace Buffer Unit and trace unit for switching in a process being traced, while tracing is prohibited:
  - (1) Restore the context. For example:
    - Restore MDCR\_EL3, MDCR\_EL2 (if applicable), and the Trace Buffer Unit System registers, other than TRBLIMITR\_EL1.
    - Restore the trace unit System registers, other than enabling the trace unit.
    - Ensure the TRFCR\_ELx System registers are correct for the process being traced.
    - Update VMSA System registers for the process being returned to.
  - (2) Execute a Context synchronization event to guarantee the trace unit and Trace Buffer Unit will observe the new values of the System registers written by the previous step.
  - (3) Enable the Trace Buffer Unit by setting TRBLIMITR\_EL1.E to 1. This must be done after setting up the correct VMSA System registers for the trace buffer, as the Trace Buffer Unit might now speculatively prefetch and cache address translations. See R<sub>BSMLW</sub> and S<sub>YKCND</sub>.
  - (4) If necessary, enable the trace unit. If using an ETE, software must set TRCPRGCTLR.EN to one.
  - (5) Execute a Context synchronization event to guarantee tracing is allowed. In the common case, this is an ERET instruction that returns to a different Exception level where tracing is allowed.

This must be done after saving the state from the previous process, if applicable.

# Chapter G3. Additional Trace Buffer Extension software usage notes G3.1. Context switching

S<sub>YKCND</sub> Because the Trace Buffer Unit can prefetch and cache address translations when the Trace Buffer Unit is Enabled:

- Software must not enable the Trace Buffer Unit before programming the System registers for the owning translation regime. In particular, during a context switch operation:
  - If switching from a context using the Trace Buffer Unit, the Trace Buffer Unit must be disabled before modifying the System registers for the owning translation regime being switched from.
  - If switching to a context using the Trace Buffer Unit, the Trace Buffer Unit must not be enabled until after modifying the System registers for the owning translation regime being switched to.
- The Trace Buffer Unit must not be enabled when the *Processing Element* (PE) is not executing in the owning Security state or when executing at EL3 and SCR\_EL3.NS does not indicate the owning Security state.
- In normal conditions, enabling the Trace Buffer Unit early before returning to the context being traced might be advantageous if the implementation does prefetch address translations.

## G3.2 Controlling generation of trace buffer management events

S<sub>NFQZJ</sub> The Trace Buffer Extension does not include a direct capability to program the Trace Buffer Unit to generate a maintenance interrupt when the trace buffer reaches a programmed level below the Limit pointer, and continue collecting trace until either the interrupt is serviced or (possibly) the trace buffer fills (whichever comes first). This allows an almost lossless collection of trace.

However, the Trace Buffer Unit can be programmed to give similar behavior in one of the following ways:

- (1) Using Wrap mode. At the start of a trace session, configure the Base pointer and Limit pointer for the trace buffer as normal, but set the trace buffer mode to Wrap mode the current write pointer to point part way through the trace buffer, such that the remaining space in the trace buffer is the watermark level. When the amount of trace collected reaches the watermark level, the current write pointer is wrapped and a trace buffer management event is generated, but trace continues to be collected. This approach has the following advantages and disadvantages:
  - The trace buffer management event is generated and the trace unit receives the TRB\_WRAP event at the watermark level.
  - The oldest trace in the trace buffer will be lost if more trace is generated than fits in the trace buffer, because it is overwritten by newer trace. Note that some loss of trace is inevitable if more trace is generated than fits in the trace buffer.
  - The trace history does not start at the start of the trace buffer, and must be aligned by software.
- (2) Use a Trigger Event. At the start of a trace session, configure the Base pointer and Limit pointer for the trace buffer as normal, and set the trace buffer mode to Fill mode and the current write pointer to the start of the trace buffer. Set the trigger mode to IRQ on trigger, the Trigger Counter to the watermark level, and TRBSR\_EL1.TRG to 1. When the amount of trace collected reaches the watermark level, a Trigger Event occurs and a trace buffer management event is generated, but trace continues to be collected. This approach has the following advantages and disadvantages:
  - The trace buffer management event is generated and the trace unit receives the TRB\_TRIG event at the watermark level.
  - The newest trace in the trace buffer will be discarded if more trace is generated than fits in the trace buffer. To overwrite the oldest trace instead, set the trace buffer mode to Circular Buffer mode.
  - This method cannot be used if also searching for a Detected Trigger event from the trace unit.
  - The current write pointer does not have to be set to the start of the trace buffer. If the trace buffer already contains data that software does not want to be overwritten, the current write pointer can be set to point to after this data. In this case using Circular Buffer mode or Stop on trigger can also be used to control when Collection is stopped and what data is overwritten.

# Chapter G4 *Transactional Memory Extension* (TME) Litmus tests

This appendix is to help understand, via examples, how transactions extend the Armv8 memory model.

See also Section C1.3 *Memory model*, *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Definition of the Armv8 memory model*, and *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Barrier Litmus Tests.* 

Chapter G4. Transactional Memory Extension (TME) Litmus tests G4.1. Conventions

## G4.1 Conventions

Many of the examples are written in a stylized extension to Arm assembler, to avoid confusing the examples with unnecessary code sequences, using the same conventions as *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Load-Acquire Exclusive, Store-Release Exclusive and barriers.* In addition, we define the following constructs.

The construct TX{<code>} describes the following sequence:

loop:

TSTART X12; attempt to start a new transaction

CBNZ X12, loop; retry forever

<code>

TCOMMIT

**Note:** This construct is unsafe in the general case because a transaction is permitted to never commit and should be avoided. But, for the simple examples that are presented in this section it is expected that an implementation will be able to commit the transaction eventually.

*Chapter G4.* Transactional Memory Extension (*TME*) *Litmus tests G4.2.* Transaction strong isolation

## G4.2 Transaction strong isolation

TME transactions are *strongly isolated*. Strongly isolated transactions require both *non-interference* and *containment* from other transactions as well as from non-transactional code executing concurrently.

## G4.2.1 Containment

The containment property of transactions means that only the last write to a Location is observable outside of the transaction:

P1	P2
LDR W5, [X1]	TX { STR W5, [X1] STR W6, [X1] }

In this example, the result of P1:W5==0x55 is not permissible.

### G4.2.2 Non-interference

The non-interference property of transactions means that multiple reads to the same memory Location inside a transaction should return the same value:

P1	P2
STR W5, [X1]	TX { LDR W5, [X1] LDR W6, [X1] }

In this example, it is required for P2:W5 and P2:W6 to contain the same value.

The non-interference property of transactions also means that a read to Location following a write to the same Location inside a transaction should return the value of the write:

P1	P2
STR W5, [X1]	TX { STR W6, [X1] LDR W5, [X1] }

In this example, it is required that P2:W5==0x66.

*Chapter G4.* Transactional Memory Extension (*TME*) *Litmus tests G4.3.* Transactions and barriers

## G4.3 Transactions and barriers

The following sections show that most of the examples in *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Simple ordering and barrier cases* can be achieved using transactions without the need for additional barriers.

## G4.3.1 Simple weakly consistent ordering

The simple weakly consistent ordering example in Arm® Architecture Reference Manual, for A-profile architecture [1] Simple ordering and barrier cases can be solved by the use of transactions in various ways. In the following examples, the result of P1:W6==0, P2:W5==0 is not permissible.

Memory accesses after the transaction cannot be observed by other observers before the transaction:

P1	P2
TX { STR W5, [X1] } LDR W6, [X2]	TX { STR W6, [X2] } LDR W5, [X1]

Memory accesses before the transaction cannot be observed by other observers after the transaction:

P1	P2
STR W5, [X1] TX { LDR W6, [X2] }	STR W6, [X2] TX { LDR W5, [X1] }

An empty transaction behaves like a barrier instruction:

P1	P2
STR W5, [X1] TX {} LDR W6, [X2]	STR W6, [X2] TX {} LDR W5, [X1]

### G4.3.2 Message passing

The weakly-ordered message passing problem in Arm Architecture Reference Manual, for A-profile architecture [1] Simple ordering and barrier cases can be solved by the use of transactions in various ways. In the following examples, the result of P2:W5==0 is not permissible.

Using a transaction when accessing the data:

P1	P2
TX { STR W5, [X1] } STR W0, [X2]	WAIT([X2]==1) AND X12, X12, #0 LDR W5, [X1, X12]

An empty transaction behaves like a barrier instruction:

P1	P2
STR W5, [X1] TX {} STR W0, [X2]	WAIT([X2]==1) AND X12, X12, #0 LDR W5, [X1, X12]

*Chapter G4.* Transactional Memory Extension (*TME*) *Litmus tests G4.3.* Transactions and barriers

These approaches also work with multiple observers, viz, with extra observers running the same sequence as P2.

# Chapter G5 Transactional Memory Extension (TME) Transactional Lock Elision

## G5.1 Overview

Contended locks can lead to software scalability problems on multicore systems. Hardware Transactional Memory may improve the scalability of contended locks by implementing transactional lock elision.

With transactional lock elision, critical regions are converted into transactions and multiple threads can execute their critical regions in parallel as long as there are no transactional conflicts. When such conflicts occur, the implementation resolves them by failing transactions as necessary.

Failed transactions must re-execute the critical region for the application to progress, but since transactions are best effort, a fallback execution path is necessary. In the case of transactional lock elision, typically the fallback path acquires a lock and executes the critical region non-transactionally.

The most popular implementations of transactional lock elision use the same programming model as locks, so they can be applied to existing programs.

Arm notes however that not all locking libraries are equal with respect to lock elision. Certain existing libraries cannot be elided soundly (see below for an example) and will need reviewing or perhaps revisiting entirely (e.g. by adding extra barriers or using atomic operations) if they are intended to be used in this context. This is the case both for the surrounding locks on other threads, and the lock used as the fallback path.

Chapter G5. Transactional Memory Extension (TME) Transactional Lock Elision G5.2. Conventions

## G5.2 Conventions

Many of the examples are written in a stylized extension to Arm assembler, to avoid confusing the examples with unnecessary code sequences, using the same conventions as the *Conventions* topic in the *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Barrier Litmus Tests* chapter. In addition, we define the following constructs.

The construct LOCK (XX) describes the following sequence from *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Acquiring a lock*:

PRFM PSTL1KEEP, [Xx]; preload into cache in unique state

loop:

LDAXR W5, [Xx]; read lock with acquire

CBNZ W5, loop; check if 0

STXR W5, W0, [Xx]; attempt to store new value

CBNZ W5, loop; test if store succeeded and retry if not

The construct UNLOCK (XX) describes the following sequence from *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Releasing a lock*:

STLR WZR, [Xx]; clear the lock with release semantics

The construct CHECK(Xx) describes the following sequence:

LDR W5, [Xx]; read lock

The construct CHECK\_ACQ(XX) describes the following sequence:

LDAR W5, [Xx]; read lock with acquire

The construct WAIT\_ACQ(Xx==0) describes the following sequence:

loop:

LDAR W5, [XX]; load acquire ensures it is ordered before subsequent loads/stores

CBNZ W5, loop

In the rest of this chapter, the LOCK (XX) construct is used as one example of lock acquisition, the UNLOCK (XX) construct is used as one example of lock release, the CHECK (XX) and CHECK\_ACQ (XX) constructs are used as one example of reading the status of a lock, and the WAIT\_ACQ (XX=0) construct is used as one example of waiting until the lock is free. Unless otherwise stated, the examples where these constructs are used would work the same if these constructs were mapped to different locking primitives, such as but not limited to the ones presented in *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Ticket locks* and *Arm*® *Architecture Reference Manual, for A-profile architecture* (WFE) and Send Event (SEV) with locks.

*Chapter G5.* Transactional Memory Extension *(TME) Transactional Lock Elision G5.3. Acquiring a lock* 

## G5.3 Acquiring a lock

The recommended instruction sequence for acquiring a lock using transactional lock elision is as follows (where  $w_6$  contains a retry count for the transaction):

loop: TSTART x5 ; attempt to start a new transaction CBNZ x5, fallback ; check if TSTART succeeded CHECK\_ACQ(x1) ; add the fallback lock to the transactional read set ; and set w5 to 0 if the fallback lock is free. CBZ W5, enter ; if the fallback lock is free enter the critical region TCANCEL #0xFFFF ; otherwise cancel the transaction with RTRY set to 1 fallback: TBZ x5, #15, lock ; if RTRY is 0 take the fallback lock SUB W6, W6, #1 ; decrement the retry count CBZ W6, lock ; take the lock if 0 WAIT\_ACQ(x1==0) ; wait until the lock is free B loop ; retry the transaction lock: LOCK(x1) ; elision failed, acquire the fallback lock

DMB ISH; block loads/stores from the critical region

enter:

### G5.3.1 Checking the lock inside the transaction

When eliding a lock, it is required to check the status of the lock inside the transaction because the memory accesses of a thread that executes the critical region non-transactionally are not tracked by hardware. In the following example, mutual exclusion cannot be guaranteed:

P1	P2
LOCK(X1) LDR W5, [X2]	TSTART X5 CBNZ X5, fallback
ADD W5, W5, #1 STR W5, [X2]	LDR W5, [X2] ADD W5, W5, #1
UNLOCK(X1)	STR W5, [X2] TCOMMIT

To ensure mutual exclusion when the transaction by P2 commits after the load from the address in  $x_2$  by P1 and before the store to the address in  $x_2$  by P1, P2 must ensure that the lock variable is contained within the transactional read set, which occurs as a side effect of adding the CHECK\_ACQ(Xx) construct inside the transaction.

To ensure mutual exclusion when the transaction by P2 starts after the LOCK (Xx) construct by P1 and the transaction in P2 commits before the store to the address in x2 by P1, P2 must test the value of the lock returned by the CHECK\_ACQ (Xx) construct and cancel the transaction as appropriate.

Using  $CHECK_ACQ(XX)$  instead of CHECK(XX) ensures that read from a critical region executing in a transaction do not take their values from writes from a mutually excluded critical region that acquires a lock, including when the acquisition of the lock generates a conflict that fails the transaction.

Chapter G5. Transactional Memory Extension (TME) Transactional Lock Elision G5.3. Acquiring a lock

## G5.3.2 Checking the lock at the fallback path

When eliding a lock, it is recommended to use the  $WAIT_ACQ(Xx==0)$  construct in the fallback handler to avoid the Lemming effect, in which one thread acquiring the lock causes all other concurrent threads to do so too because they retry too many times while the first thread holds the lock.

## G5.3.3 Synchronization between transactions and the fallback path

When transactional lock elision fails, and the lock is acquired, it is required that loads and stores from the critical region are not observable before the lock is acquired.

In the following example, mutual exclusion cannot be guaranteed:

	D2
P1	P2
LOCK(X1) LDR W5, [X2]	TSTART X5 CBNZ X5, fallback
ADD W5, W5, #1 STR W5, [X2]	CHECK_ACQ(X1) CBNZ W5, cancel
UNLOCK (X1)	LDR W5, [X2] ADD W5, W5, #1
	STR W5, [X2] TCOMMIT

The following architecturally permissible ordering violates mutual exclusion:

- P1 performs the Load-Exclusive of the LOCK(Xx) construct.
- P1 performs the load of the shared variable from the critical region (reading 0).
- P2 enters the transaction, executes the critical region writing 1 to the shared variable, and commits the transaction (because the lock is not acquired yet).
- P1 performs the Store-Exclusive of the LOCK (XX) construct. The Store-Exclusive does not fail because there are no intervening writes to the lock variable (P2 only reads the lock)
- P1 performs the store of the shared variable from the critical region (writing 1).

To ensure mutual exclusion when the fallback lock acquisition implementation permits reads or writes from the critical region to be observable before the lock variable is updated, a DMB is added before the first load or store of the critical region.

All the recommended locking acquisition sequences from *Arm*® *Architecture Reference Manual, for A-profile architecture* [1] *Load-Acquire Exclusive, Store-Release Exclusive and barriers* that use Load-Exclusive and Store-Exclusive to acquire the lock are affected.

Lock implementations that use an atomic operation with Acquire or Acquire-Release semantics (such as LDADDA, SWPA, etc.) to update the lock variable are not affected.

*Chapter G5.* Transactional Memory Extension *(TME) Transactional Lock Elision G5.4. Releasing a lock* 

## G5.4 Releasing a lock

The recommended instruction sequence for releasing a lock using transactional lock elision is as follows:

CHECK(X1) ; set w5 to 0 if the fallback lock is free CBNZ W5, unlock ; check if 0 TCOMMIT ; the lock was elided, exit the transaction B exit unlock: UNLOCK(X1) ; elision failed, release the fallback lock exit:

## G5.4.1 Elision and nesting

When releasing a lock that has potentially been elided it is advisable to use the CHECK(XX) construct to check if the lock is acquired instead of using TTEST to check if the *Processing Element* (PE) is in Transactional state, because inside a nested transaction using TTEST is not sufficient to distinguish if the lock was elided or not.

# Chapter G6 *Transactional Memory Extension* (TME) Implementation recommendations

## G6.1 Permitted architectural difference between PEs

The architecture does not support implementations where the value of ID\_AA64ISAR0\_EL1.TME differs between PEs in a single system.

*Chapter G6.* Transactional Memory Extension *(TME) Implementation recommendations G6.2. Individual operation latency* 

## G6.2 Individual operation latency

In order to not affect single-thread performance when using transactional lock elision, Arm recommends that the latency of starting and committing a transaction is not higher than the latency of the illustrative code sequence for acquiring and releasing a spinlock.

In an application that successfully employs transactional lock elision, it is expected that most transactions will not fail, so it acceptable that failing or canceling a transaction is a slower operation than committing a transaction. Even so, in order to not affect single-thread performance, Arm recommends that the latency of failing or canceling a transaction is not unreasonably high compared to the latency of committing a transaction.

*Chapter G6.* Transactional Memory Extension *(TME) Implementation recommendations G6.3. Read and write set capacity* 

## G6.3 Read and write set capacity

Arm recommends that, for adequate performance of applications written in Java and C/C++, hardware supports a read set size of at least 512 objects and a write set size of at least 300 objects – assuming average object size to be 128 bytes.

*Chapter G6.* Transactional Memory Extension *(TME) Implementation recommendations G6.4. State tracking* 

## G6.4 State tracking

The properties of the transactional read set and the transactional write set imply that the implementation tracks the addresses of transactional reads and writes and buffers the data values of transactional writes throughout the execution of a transaction.

Arm expects a typical transaction to execute between a few tens to a few thousand instructions and to access up to several hundreds or even thousands of distinct transactional reservation granules.

Arm expects the transactional write set to contain a significantly smaller number of transactional reservation granules compared to the transactional read set of a typical transaction.

Arm expects the capacity of a typical Level 1 data or unified cache to be enough to hold the transactional write set, but not enough to hold the transactional read set in many cases.

Arm expects the associativity of a typical Level 1 data or unified cache to not be enough to hold the transactional write set or the transactional read set in many cases.

Arm considers a typical Level 1 data or unified cache to have a capacity between 32KB and 64KB with an associativity between 2 to 4.

Arm recommends that implementations take these expectations into consideration in order to avoid frequent transactional failures due to insufficient hardware resources.

For holding the transactional write set, Arm recommends the use of hardware structures in addition to the Level 1 data or unified cache that can provide the illusion of high associativity, such as a small fully associative cache.

For holding the transactional read set, Arm recommends the use of hardware structures in addition or instead of the Level 1 data or unified cache that are capable of holding the addresses of tens of thousands of transactional reservation granules, such as higher-level caches, Bloom filters, Signatures, or other similar structures.

*Chapter G6.* Transactional Memory Extension *(TME) Implementation recommendations G6.5. Transactional conflicts* 

## G6.5 Transactional conflicts

Arm recommends that the hardware cache coherency facilities of the processor be used to detect transactional conflicts. This is also known as *eager conflict detection* because conflicts are detected when the read or write requests are generated. The alternative, *lazy conflict detection*, defers the detection of conflicts until the transaction attempts to commit.

Arm recommends that implementations do not generate a transactional conflict when a read generated by a PRFM instruction or by hardware prefetching accesses a Location within the transactional write set of a transaction.

Part H Glossary Chapter H1 Glossary

#### Active

The feature is implemented and enabled, and the trace unit is in a state in which the feature is programmed to operate.

#### Analysis of the trace element stream

This term refers to the process of:

- Tracing elements that carry information that a trace analyzer requires to enable it to analyze the trace successfully.
- Tracing elements that either directly indicate program execution, or carry information about program execution.

A trace element stream might also contain trace elements that contain timing information.

This term is distinct from analysis of program execution.

### ARC

Address Range Comparator

### ARCs

Address Range Comparators

#### AST

Abstract Syntax Tree

#### Atom element

P0 element to imply the execution of instructions

#### Bit replacement

Only bits that have changed are encoded.

#### Cancel

Operation to indicate that an instruction has not architecturally executed. The architecturally state of the PE is rolled back to before the instruction.

#### **Cancel element**

Element to indicate that instructions inferred by *Atom elements* or *Exception elements* did not architecturally execute.

#### Canceled

An operation on an incorrectly predicted execution path.

### CATU

CoreSight Address Translation Unit

#### **Commit element**

Element to indicate that instructions implied by *Atom elements* or *Exception elements* did or will architecturally execute.

#### **Commit window**

The Commit window defines the range of P0 elements which are committed by a Commit element. The oldest P0 element in the Commit window is the first P0 element committed when a Commit element occurs. By default, the Commit window starts on the oldest uncommitted P0 element, and moves forward to the next uncommitted P0 element with each P0 element committed by a Commit element. The Commit Window Move element moves the start of the Commit window by a number of P0 elements, to allow a Commit element to commit P0 elements which are younger than the oldest uncommitted P0 elements, leaving these older P0 elements uncommitted.

#### Complete

An operation that has finished all its operational pseudocode, and the results of any memory accesses, including translation table walks and updates, are coherent with other observers. For more information see the *Arm*® *Architecture Reference Manual, for A-profile architecture* [1].

#### **Context element**

Element to indicate the context in which the the instructions are executing.

#### **CoreSight Address Translation Unit**

A form of System MMU for trace streams.

#### **Cross-trigger Interface**

See the ARM CoreSight Architecture Specification [5] and the Arm® Architecture Reference Manual, for A-profile architecture [1].

#### СТІ

Cross-trigger Interface

#### Cycle count element

Element to indicate passage of PE clock cycles.

#### Disabled

The feature is either not implemented, or is implemented but has been programmed to be disabled during the trace session.

#### **Discard element**

Element to indicate that no more *Commit element* or *Cancel elements* will follow for the speculative *P0 elements* in trace element stream.

#### EBBR

Embedded Base Boot Requirements

#### Element

Basic building block on the data model.

- Atom element
- Cancel element
- Commit element
- Context element
- Cycle Count element
- Discard element
- *Exception element*
- Event element
- Mispredict element
- Overflow element
- Source Address element
- Target Address element
- Timestamp element
- Transaction Start element
- Transaction Commit element
- Transaction Failure element
- Trace Info element
- Trace On element
- Q element

#### **Element stream**

See Trace element stream.

#### **Embedded Trace Extension**

See Chapter D1 Embedded Trace Extension.

#### **Embedded Trace Router**

See the ARM CoreSight Architecture Specification [5].

#### Enabled

The feature is implemented and has been programmed to operate at runtime. However, because of other trace unit conditions, the feature might not be active.

#### ETB

Embedded Trace Buffer

#### ETE

Embedded Trace Extension

#### **ETE trace operation**

The operation that the trace unit must perform to meet the requirements of the trace operation.

#### ETEEvent

A feature of the trace unit that is used to generate Event elements and drive External Outputs. Each ETEEvent can programmed to be sensitive to resource events.

#### ETR

Embedded Trace Router

#### **Event element**

Element to indicate that an ETEEvent occurred.

#### Event trace

The trace uses *Event elements* that indicate certain events have occurred in the program that the PE is executing. The program events to be indicated are selected before a trace session.

#### **Exception element**

Element to indicate that an *Exceptional occurrence* occurred.

#### **Exceptional occurrence**

Events indicated by an *Exception element* by the ETE architecture, including the following:

- PE Architectural exceptions.
- ETE defined exceptions.
- IMPLEMENTATION DEFINED exceptions.

#### **External reads**

Reads of the trace unit registers via the external debugger interface.

## **External writes**

Writes of the trace unit registers via the external debugger interface.

#### Filtering

The function to select what PE activity that causes trace elements to be generated.

#### GIC

Generic Interrupt Controller

#### Implemented

The feature is included in the implementation.

#### Inactive

The feature is either not implemented or is disabled, or the trace unit is in a state in which the feature is programmed not to operate.

#### Inoperative

The trace unit is unable to generate packets.

#### Instruction Block

Set of instructions that are executed atomically.

#### Instruction trace

PE trace that indicates program execution, such as branches taken, the execution of instructions, and Exceptional occurrences.

Instruction trace might also contain timing information.

Instruction trace contains information that a trace analyzer requires to enable it to analyze trace.

#### ISA

Instruction Set Architecture.

#### logical AND

 $\wedge$ 

#### logical NEG

#### logical OR

 $\vee$ 

#### Memory System Performance Resource and Monitoring Extension

See Arm® Architecture Reference Manual Supplement; Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture [6].

#### **Memory Tagging Extension**

See the "Memory Tagging Extension" chapter of the Arm® Architecture Reference Manual, for A-profile architecture [1].

#### Microarchitecturally-finished

An operation that has finished all its operational pseudocode, although the results of any memory accesses, including translation table walks and updates, are not yet coherent with other observers.

#### Microarchitecturally-unfinished

An operation that has not completed all its operational pseudocode.

#### **Mispredict element**

Element to indicate that the state of an Atom element needs to be modified.

#### MPAM

Memory System Performance Resource and Monitoring Extension

### MSI

Message-signaled Interrupt

#### Nonspeculative

An operation on a confirmed execution path.

#### Nonspeculative Microarchitecturally-finished

An operation that has finished all its operational pseudocode, on a confirmed execution path, although the results of any memory accesses, including translation table walks and updates, are not yet coherent with other observers and the operation is not Complete.

#### Nonspeculative Microarchitecturally-unfinished

An operation that is in progress on a confirmed execution path.

#### Not implemented

The feature is not included in the implementation.

#### Operative

The trace unit is able to generate packets.

### **Overflow element**

Element to indicate that a trace unit buffer overflow has occurred and some trace might have been lost.

#### Packet stream

See Trace byte stream.

#### PE

Processing Element

#### POD

Plain Old Data. The data is packet specific.

### PPI

Private Peripheral Interrupt

#### Reset

The trace unit has a Trace Unit reset

#### Resolve

Operation to indicate that an instruction has or will architecturally execute.

#### **Resource event**

The output of a Resource Selector, or a boolean combined pair of Resource Selectors. Resource events are selected by various trace unit features to control those features.

#### **Rewind point**

A rewind point is a point in the program flow where execution can return to if all subequent execution is found to have been incorrectly speculatively executed.

#### SAC

Single Address Comparator

#### SACs

#### SBBR

Standard Base Boot Requirements

#### SBSA

Server Base System Architecture

#### Source Address element

Element to indicate the address of a taken P0 instruction.

#### SPE

Statistical Profiling Extension

#### Speculative

An operation on a predicted execution path. For more information see the *Arm*® *Architecture Reference Manual*, *for A-profile architecture* [1].

#### Speculative Microarchitecturally-finished

An operation that has finished all its operational pseudocode, on a predicted execution path.

#### Speculative Microarchitecturally-unfinished

An operation that is in progress on a predicted execution path.

#### SPI

Shared Peripheral Interrupt

#### Statistical Profiling Extension

See the Arm® Architecture Reference Manual, for A-profile architecture [1].

### Sub isa

The alignment of Virtual Address in the trace packet. When combined with the execution state, indicates the instruction set architecture.

### **Target Address element**

Element to indicate the instruction set and virtual address of the next instruction to be executed.

#### TCANCEL

The instruction which causes the PE to transition out of Transactional state, causing the transaction to fail.

#### TCOMMIT

The instruction which causes the PE to transition out of Transactional state, causing the transaction to succeed.

#### **Timestamp element**

Element to indicate the time the trace was captured.

### тмс

Trace Memory Controller

### TME

Transactional Memory Extension

#### Trace analyzer

A tool that takes the trace byte stream, or trace element stream, and analyzes them to determine PE execution. This tool can be part of a self-hosted debug environment, or an external debug tool.

#### Trace byte stream

The stream of trace packets which describe a sequence of trace elements.

#### Trace byte stream generation

The conversion of the trace elements stream into trace packets to form the trace byte stream.

#### **Trace element stream**

A sequence of trace elements which describe the operation of the PE.

#### Trace element stream generation

The conversion of the PE activity into trace elements.

#### **Trace Info element**

Element to indicate the state of the compression of the trace element stream.

#### **Trace Memory Controller**

See the ARM CoreSight Architecture Specification [5].

#### Trace On element

Element to indicate a discontinuity in the trace element stream.

#### **Trace operation**

The architectural operation that a PE, trace unit and trace buffer must perform.

#### **Trace session**

The period while the trace unit is enabled.

#### Trace unit

The implementation that is used to generate trace.

#### **Trace Unit**

A functional unit that generates generating program-flow trace data for use by self-hosted software. In the *Arm® Architecture Reference Manual, for A-profile architecture* [1], this is described as a *trace component, trace functionality, trace logic* or *trace macrocell*. The trace unit might be an implementation of an Arm Trace Architecture, such as the *Embedded Trace Extension* (ETE), or might be some other IMPLEMENTATION DEFINED program-flow trace functionality.

#### Trace unit buffer overflow

Buffering inside the trace unit is unable to capture more trace data. A trace unit buffer overflow is independent of the Trace Buffer Extension filling or wrapping a trace buffer in memory.

#### **Trace Unit reset**

trace unit Core power domain reset

#### Transaction atomicity

If a transaction succeeds it must appear that all the instructions executed in Transactional state have executed collectively as a single atomic operation.

### Transaction-canceled

An operation that was part of a transaction that was canceled by a TCANCEL instruction.

#### Transaction-failed

An operation that was part of a transaction that failed.

#### Transactional

An operation that is part of a transaction and the transaction has not yet succeeded, failed or been canceled. The operation can be any of:

- Speculative Microarchitecturally-unfinished.
- Speculative Microarchitecturally-finished.
- Nonspeculative Microarchitecturally-unfinished.
- Nonspeculative Microarchitecturally-finished.

#### **Transactional execution**

Instructions inside a transaction execute in Transactional state. This specification uses the term transactional execution to refer to the execution of instructions in Transactional state.

#### TSTART

The instruction which initiates the transition into Transactional state.

#### **Unsigned LE128n**

Little endian leading zero compression.

### ViewInst

The filtering function which defines which instructions are traced.

### ViewInst active

Both of the following are true:

- The trace unit has been programmed and is enabled.
- The ViewInst instruction trace filtering function is permitting instruction tracing, therefore the trace unit is generating instruction trace. In addition, the trace unit might also be generating *Event elements* in the trace.

#### **ViewInst inactive**

Both of the following are true:

- The trace unit has been programmed and is enabled.
- The trace unit is not generating any instruction trace, because the ViewInst function is filtering instruction tracing. However, the trace unit might be generating *Event elements* in the trace element stream.