

Fast Models


Version 11.19

Fixed Virtual Platforms (FVP) Reference Guide

Non-Confidential

Issue 00

Copyright © 2017-2022 Arm Limited (or its affiliates). $100966_1119_00_en$ All rights reserved.



Fast Models

Fixed Virtual Platforms (FVP) Reference Guide

Copyright © 2017–2022 Arm Limited (or its affiliates). All rights reserved.

Release Information

Document history

Issue	Date	Confidentiality	Change
1100- 00	31 May 2017	Non- Confidential	Update for v11.0. Document numbering scheme has changed.
1101- 00	31 August 2017	Non- Confidential	Update for v11.1.
1102- 00	17 November 2017	Non- Confidential	Update for v11.2.
1103- 00	23 February 2018	Non- Confidential	Update for v11.3.
1104- 00	22 June 2018	Non- Confidential	Update for v11.4.
1104- 01	17 August 2018	Non- Confidential	Update for v11.4.2.
1105- 00	23 November 2018	Non- Confidential	Update for v11.5.
1106- 00	26 February 2019	Non- Confidential	Update for v11.6.
1107- 00	17 May 2019	Non- Confidential	Update for v11.7.
1108- 00	5 September 2019	Non- Confidential	Update for v11.8.
1108- 01	3 October 2019	Non- Confidential	Update for v11.8.1.
1109- 00	28 November 2019	Non- Confidential	Update for v11.9.
1110- 00	12 March 2020	Non- Confidential	Update for v11.10.

Issue	Date	Confidentiality	Change
1111- 00	9 June 2020	Non- Confidential	Update for v11.11.
1112- 00	22 September 2020	Non- Confidential	Update for v11.12.
1113- 00	9 December 2020	Non- Confidential	Update for v11.13.
1114- 00	17 March 2021	Non- Confidential	Update for v11.14.
1114- 01	14 April 2021	Non- Confidential	Update for FVP_Base_AEMv8R.
1115- 00	29 June 2021	Non- Confidential	Update for v11.15.
1116- 00	6 October 2021	Non- Confidential	Update for v11.16.
1117- 00	16 February 2022	Non- Confidential	Update for v11.17.
1118- 00	15 June 2022	Non- Confidential	Update for v11.18.
1118- 01	26 August 2022	Non- Confidential	Update for Arm Corstone SSE-310 FVP.
1119- 00	14 September 2022	Non- Confidential	Update for v11.19.

Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION,

THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2017–2022 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349|version 21.0)

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

Product Status

The information in this document is Final, that is for a developed product.

Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on https://support.developer.arm.com.

To provide feedback on the document, fill the following survey: https://developer.arm.com/documentation-feedback-survey.

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

This document includes language that can be offensive. We will replace this language in a future issue of this document.

To report offensive language in this document, email terms@arm.com.

Contents

1. Introduction	12
1.1 Conventions	12
1.2 Other information	12
1.3 Useful resources	13
2. Introduction to FVPs	14
2.1 Types of FVP	14
3. Getting Started with Fixed Virtual Platforms	16
3.1 Contents of the FVP Standard Library package	16
3.2 FVP command-line options	17
3.3 Loading and running an application on an FVP	22
3.4 Configuring the model	23
3.5 FVP debug	23
3.6 Using the CLCD window	24
3.7 Ethernet with VE FVPs	27
3.8 Using a terminal with a system model	29
3.9 Virtio P9 device component	32
4. Arm [®] CoreLink [™] SGI-575 reference design FVP	34
4.1 About the SGI-575 FVP	34
4.2 SGI-575 FVP peripherals	34
4.2.1 Memory map for SGI-575 FVP SoC peripherals	35
4.2.2 Memory map for SGI-575 FVP board peripherals	36
4.2.3 Interrupt maps for SGI-575 FVP	36
5. Arm® Corstone™ SSE-300 FVP	38
5.1 Memory map overview for Corstone™ SSE-300	38
5.2 Corstone™ SSE-300 FVP peripherals	40
5.2.1 Corstone™ SSE-300 non-secure expansion peripherals memory map	41
5.2.2 Corstone™ SSE-300 secure expansion peripherals memory map	42
5.2.3 Corstone™ SSE-300 expansion peripheral interrupt map	44
5.3 Corstone™ SSE-300 peripheral protection controller expansion map	46

5.4 Corstone™ SSE-300 memory components		
6. Arm [®] Corstone [™] SSE-310 FVP	48	
6.1 Corstone [™] SSE-310 FVP memory map overview	48	
6.2 Corstone [™] SSE-310 FVP peripherals	50	
6.2.1 Corstone™ SSE-310 FVP subsystem peripherals non-secure memory map	51	
6.2.2 Corstone™ SSE-310 FVP subsystem peripherals secure memory map	52	
6.2.3 Corstone™ SSE-310 FVP non-secure expansion peripherals memory map	53	
6.2.4 Corstone™ SSE-310 FVP secure expansion peripherals memory map	55	
6.2.5 Corstone SSE-310 FVP expansion peripheral interrupt map	56	
6.3 Corstone [™] SSE-310 FVP peripheral protection controller expansion map	58	
6.4 Corstone [™] SSE-310 FVP memory components	58	
7. Arm [®] Corstone [™] -1000 FVP	60	
7.1 Corstone [™] -1000 FVP modeled components	60	
7.2 Run the Corstone [™] -1000 FVP with the software package	61	
7.3 Corstone [™] -1000 board peripherals memory and interrupt map	62	
7.4 Networking on Corstone [™] -1000 FVP	62	
8. Juno FVP3 model	63	
8.1 Unimplemented features and model limitations	63	
8.2 Running the Juno FVP3 model	64	
8.2.1 Run the Juno FVP3 model in Arm DS	64	
8.2.2 Run the Juno FVP3 model standalone	64	
8.2.3 Run the create_afs_image.py script	65	
8.3 Jump-start the application clusters on bare metal	66	
8.4 Basic setup for the TZC-400 model on bare metal	66	
9. Arm® Neoverse™ N1 edge and Neoverse™ E1 edge reference design FVPs	68	
9.1 About the RD-N1-E1 FVPs	68	
9.2 Block diagrams for RD-N1-E1-edge	69	
9.3 RD-N1-E1 FVP peripherals	70	
9.3.1 Memory map for RD-N1-E1-edge FVP SoC peripherals	71	
9.3.2 Memory map for RD-N1-E1-edge FVP board peripherals	72	
9.3.3 Interrupt maps for RD-N1-E1-edge FVP	73	
10. Arm® Neoverse™ N2 reference design FVP	74	

10.1 About the RD-N2 FVP	74
10.2 RD-N2 FVP peripherals	74
10.2.1 Memory map for RD-N2 FVP SoC peripherals	75
10.2.2 Memory map for RD-N2 FVP board peripherals	76
10.2.3 Interrupt maps for RD-N2 FVP	77
11. Arm [®] Neoverse [™] V1 reference design FVP	79
11.1 About the RD-V1 FVP	79
11.2 RD-V1 FVP peripherals	80
11.2.1 Memory map for RD-V1 FVP SoC peripherals	80
11.2.2 Memory map for RD-V1 FVP board peripherals	81
11.2.3 Interrupt maps for RD-V1 FVP	82
12. Configurable PCIe hierarchy	84
12.1 JSON format for the hierarchy	84
12.2 Common PCle endpoint parameters	85
12.3 AHCI controller parameters	86
12.4 Host bridge parameters	88
12.5 SMMU test engine parameters	90
12.6 Root port parameters	92
12.7 Switch parameters	92
12.8 Root bridge parameters	93
12.9 Example hierarchy for a single ECAM configuration	94
12.10 Example hierarchy for two ECAM configuration	95
13. Base Platform FVPs	97
13.1 FVP_Base_AEMvA-AEMvA	97
13.2 FVP_Base_Cortex-A32x1	111
13.3 FVP_Base_Cortex-A32x2	122
13.4 FVP_Base_Cortex-A32x4	134
13.5 FVP_Base_Cortex-A35x1	146
13.6 FVP_Base_Cortex-A35x2	157
13.7 FVP_Base_Cortex-A35x4	169
13.8 FVP_Base_Cortex-A510	181
13.9 FVP_Base_Cortex-A510x4+Cortex-A710x4	195
13.10 FVP_Base_Cortex-A53x1	207
13.11 FVP_Base_Cortex-A53x2	218

13.12	FVP_Base_Cortex-A53x4	230
13.13	FVP_Base_Cortex-A55	242
13.14	FVP_Base_Cortex-A55+Cortex-A76	256
13.15	FVP_Base_Cortex-A55x1+Cortex-A75x1	268
13.16	FVP_Base_Cortex-A55x2+Cortex-A75x2	279
13.17	FVP_Base_Cortex-A55x4+Cortex-A75x1	290
13.18	FVP_Base_Cortex-A55x4+Cortex-A75x2	302
13.19	FVP_Base_Cortex-A55x4+Cortex-A75x4	313
13.20	FVP_Base_Cortex-A55x4+Cortex-A76x2	325
13.21	FVP_Base_Cortex-A55x4+Cortex-A78x4	337
13.22	FVP_Base_Cortex-A57x1	348
13.23	FVP_Base_Cortex-A57x1-A35x1	360
13.24	FVP_Base_Cortex-A57x1-A53x1	372
13.25	FVP_Base_Cortex-A57x2	384
13.26	FVP_Base_Cortex-A57x2-A35x4	395
13.27	FVP_Base_Cortex-A57x2-A53x4	408
13.28	FVP_Base_Cortex-A57x4	422
13.29	FVP_Base_Cortex-A57x4-A35x4	434
13.30	FVP_Base_Cortex-A57x4-A53x4	448
13.31	FVP_Base_Cortex-A65	462
13.32	FVP_Base_Cortex-A65AE	476
13.33	FVP_Base_Cortex-A65AEx2+Cortex-A76AEx2	491
13.34	FVP_Base_Cortex-A65AEx4+Cortex-A76AEx4	503
13.35	FVP_Base_Cortex-A710	515
13.36	FVP_Base_Cortex-A715	529
13.37	FVP_Base_Cortex-A72x1	543
13.38	FVP_Base_Cortex-A72x1-A53x1	554
13.39	FVP_Base_Cortex-A72x2	566
13.40	FVP_Base_Cortex-A72x2-A53x4	578
13.41	FVP_Base_Cortex-A72x4	591
13.42	FVP_Base_Cortex-A72x4-A53x4	603
13.43	FVP_Base_Cortex-A73x1	617
13.44	FVP_Base_Cortex-A73x1-A53x1	628
13.45	FVP_Base_Cortex-A73x2	640
13.46	FVP_Base_Cortex-A73x2-A53x4	652
13.47	FVP_Base_Cortex-A73x4	665

13.48 FVP_Base_Cortex-A73x4-A53x4	677
13.49 FVP_Base_Cortex-A75	691
13.50 FVP_Base_Cortex-A76	704
13.51 FVP_Base_Cortex-A76AE	716
13.52 FVP_Base_Cortex-A77	729
13.53 FVP_Base_Cortex-A78	741
13.54 FVP_Base_Cortex-A78AE	754
13.55 FVP_Base_Cortex-A78C	766
13.56 FVP_Base_Cortex-X1	779
13.57 FVP_Base_Cortex-X1C	791
13.58 FVP_Base_Cortex-X2	804
13.59 FVP_Base_Cortex-X3	818
13.60 FVP_Base_Neoverse-E1	832
13.61 FVP_Base_Neoverse-N1	846
13.62 FVP_Base_Neoverse-N2	859
13.63 FVP_Base_Neoverse-N2x1-Neoverse-N2x1	870
13.64 FVP_Base_Neoverse-V1	882
14. BaseR Platform FVPs	895
14.1 FVP_BaseR_Cortex-R52Plus	895
14.2 FVP_BaseR_Cortex-R52x1	907
14.3 FVP_BaseR_Cortex-R52x2	918
14.4 FVP_BaseR_Cortex-R52x4	930
14.5 FVP_BaseR_Cortex-R82x1	942
14.6 FVP_BaseR_Cortex-R82x2	954
14.7 FVP_BaseR_Cortex-R82x4	965
15. VE Platform FVPs	978
15.1 FVP_VE_Cortex-A15x1	978
15.2 FVP_VE_Cortex-A15x1-A7x1	988
15.3 FVP_VE_Cortex-A15x2	999
15.4 FVP_VE_Cortex-A15x2-A7x2	1009
15.5 FVP_VE_Cortex-A15x4	1020
15.6 FVP_VE_Cortex-A15x4-A7x4	1031
15.7 FVP_VE_Cortex-A17x1	1045
15.8 FVP_VE_Cortex-A17x1-A7x1	1055
15.9 FVP_VE_Cortex-A17x2	1066

15.10 FVP_VE_Cortex-A17x4	
15.11 FVP_VE_Cortex-A17x4-A7x4	1087
15.12 FVP_VE_Cortex-A5x1	1100
15.13 FVP_VE_Cortex-A5x2	1110
15.14 FVP_VE_Cortex-A5x4	1120
15.15 FVP_VE_Cortex-A7x1	1131
15.16 FVP_VE_Cortex-A7x2	1140
15.17 FVP_VE_Cortex-A7x4	1151
15.18 FVP_VE_Cortex-A9x1	1162
15.19 FVP_VE_Cortex-A9x2	1171
15.20 FVP_VE_Cortex-A9x4	1181
15.21 FVP_VE_Cortex-R4	1192
15.22 FVP_VE_Cortex-R5x1	1201
15.23 FVP_VE_Cortex-R5x2	1210
15.24 FVP_VE_Cortex-R7x1	1218
15.25 FVP_VE_Cortex-R7x2	1226
15.26 FVP_VE_Cortex-R8x1	1235
15.27 FVP_VE_Cortex-R8x2	1243
15.28 FVP_VE_Cortex-R8x4	1251
16. MPS2 Platform FVPs	1261
16.1 FVP_MPS2_AEMv8M	1261
16.2 FVP_MPS2_Cortex-M0	1280
16.3 FVP_MPS2_Cortex-M0plus	1299
16.4 FVP_MPS2_Cortex-M23	1318
16.5 FVP_MPS2_Cortex-M3	1337
16.6 FVP_MPS2_Cortex-M33	1356
16.7 FVP_MPS2_Cortex-M35P	1375
16.8 FVP_MPS2_Cortex-M4	1394
16.9 FVP_MPS2_Cortex-M55	1413
16.10 FVP_MPS2_Cortex-M7	1433
16.11 FVP_MPS2_Cortex-M85	1452
16.12 FVP_MPS2_SSE-200_Cortex-M33	1471
16.13 FVP_MPS2_SSE-200_Cortex-M55	1490

1. Introduction

This document describes how to get started with Fixed Virtual Platforms (FVPs). It also provides a reference for FVPs for Reference Designs, Arm Architecture FVPs, and FVPs that are included in the FVP library.

1.1 Conventions

The following subsections describe conventions used in Arm documents.

Glossary

The Arm® Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information: developer.arm.com/glossary.

Typographic conventions

Convention	Use
italic	Citations.
bold	Highlights interface elements, such as menu names.
	Also used for terms in descriptive lists, where appropriate.
monospace	Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.
monospace	Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.
monospace italic	Denotes arguments to monospace text where the argument is to be replaced by a specific value.
<and></and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:
	MRC p15, 0, <rd>, <crn>, <opcode_2></opcode_2></crn></rd>
SMALL CAPITALS	Used in body text for a few terms that have specific technical meanings, that are defined in the Arm® Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

1.2 Other information

See the Arm® website for other relevant information.

- Arm® Developer.
- Arm® Documentation.

- Technical Support.
- Arm® Glossary.

1.3 Useful resources

This document contains information that is specific to this product. See the following resources for other useful information.

Access to Arm documents depends on their confidentiality:

- Non-Confidential documents are available at developer.arm.com/documentation. Each document link in the following tables goes to the online version of the document.
- Confidential documents are available to licensees only through the product package.

Arm product resources	Document ID	Confidentiality
Arm Architecture Models	-	Non-Confidential
Arm Corstone SSE-300 Example Subsystem Technical Reference Manual	101773	Non-Confidential
Arm Corstone-1000 Technical Overview	102360	Non-Confidential
Arm Development Platforms wiki	-	Non-Confidential
Arm Development Studio Getting Started Guide	101469	Non-Confidential
Arm Development Studio User Guide	101470	Non-Confidential
Arm MPS3 FPGA Prototyping Board Technical Reference Manual	100765	Non-Confidential
Arm Neoverse v1 reference design Software Developer Guide	PJDOC-1779577084-33214	Non-Confidential
Corstone-300	-	Non-Confidential
Fast Models Reference Guide	100964	Non-Confidential
Fast Models User Guide	100965	Non-Confidential
Getting started with your FVP	-	Non-Confidential
Iris Python Debug Scripting User Guide	101421	Non-Confidential
Iris User Guide	101196	Non-Confidential
Juno r2 ARM Development Platform SoC Technical Reference Manual	DDI 0515	Non-Confidential
Model Debugger for Fast Models User Guide	100968	Non-Confidential
Neoverse Reference Design	-	Non-Confidential

Arm architecture and specifications	Document ID	Confidentiality
Arm Architecture Reference Manual for A-profile architecture	DDI 0487	Non-Confidential
Semihosting for AArch32 and AArch64 specification	-	Non-Confidential



Arm tests its PDFs only in Adobe Acrobat and Acrobat Reader. Arm cannot guarantee the quality of its documents when used with any other PDF reader.

Adobe PDF reader products can be downloaded at http://www.adobe.com

2. Introduction to FVPs

Fixed Virtual Platforms (FVPs) enable software development without the need for real hardware.

They are available for Linux and Windows hosts, either:

- As pre-built executables. Their composition is fixed, but you can configure their behavior using parameters.
- As source code examples in the Fast Models product, with the tools required to customize and build them.

FVPs are available for all Cortex®-A, Cortex®-R, and Cortex®-M processors, and most of them support the CADI, MTI, and Iris interfaces, so can be used for debugging and for trace output.

Arm provides validated Linux and Android deliverables for various platforms, including FVPs. For details, see the Arm Development Platforms wiki on Arm Community. To get started with Linux on FVPs, see FVPs on Arm Community.

2.1 Types of FVP

Most Fast Models FVPs are provided in a single license-managed library. In addition, some Architecture Envelope Model (AEM) FVPs are available for download without requiring a license.

Fast Models FVPs are based on the following platforms:

- Base Platform.
- BaseR Platform.
- Arm[®] Versatile[™] Express development boards.
- Arm® MPS2 or Arm® MPS2+ platforms, for Cortex®-M series processors.

FVPs can be obtained in the following ways:

- License-managed FVPs, including some plug-ins and utilities, are provided in the FVP Standard Library. It is available for Windows or Linux hosts. For information on how to download it, see Fixed Virtual Platforms on Arm Developer.
- Free-of-charge AEM FVPs can be downloaded from Arm Architecture Models on Arm Developer without a license. They are available for Linux hosts only. The following FVPs are available:
 - Foundation Platform. This is a basic FVP with a minimal peripheral set. It includes a single cluster which can be configured with 1-4 AEMvA cores. It is suitable for running bare-metal applications and for booting Linux. It supports the CADI debug interface, but does not support MTI or Iris interfaces. It is documented in the Foundation Platform User Guide.
 - Armv-A Base Platform RevC FVP. This is a platform model with a more extended peripheral set than the Foundation Platform. It has two clusters, each of which can be configured with

- 1-4 AEMvA cores. It supports Arm®v8-A architecture versions up to v8.7 and Armv9-A. It also supports CADI, MTI, and Iris debug and trace interfaces.
- Arm®v8-R AEM FVP. This FVP includes a single cluster of 1-4 AEMv8-R cores. It allows you to target AArch32 or AArch64, RAS, VFP, EL2, and other Arm®v8-R features.
- Armv-A Compliance FVP. This FVP is optimized for validating CPU implementations and can be used with the A-profile Architecture Compliance Kit (ACK) to demonstrate compliance with the Arm® architecture specification.
- Free-of-charge Arm Ecosystem FVPs, including Reference Design FVPs and the Morello Platform FVP can be downloaded from Arm Ecosystem FVPs on Arm Developer.

Related information

Contents of the FVP Standard Library package on page 16 Base Platform Microcontroller Prototyping System 2 Versatile Express Model

3. Getting Started with Fixed Virtual Platforms

This chapter describes how to use FVPs.

3.1 Contents of the FVP Standard Library package

The FVP Standard Library consolidates commonly used FVPs into a single package which also contains some useful plug-ins and utilities.



The package does not include unlicensed FVPs. These are available for download separately, from Arm Architecture Models on Arm Developer.

The package installs the FVPs under the models directory. It also installs:

Plug-ins

Plug-ins are DLLs or shared objects that provide extra functionality to FVPs, for instance different types of trace output. To load a plug-in, pass the name of the plug-in to the FVP at startup using the --plugin command-line option or using the FM_TRACE_PLUGINS environment variable. For more information about plug-ins, see Plug-ins for Fast Models in the Fast Models Reference Guide.

Model Shell and Model Debugger

Model Shell is a command-line tool for launching FVPs. For more information about Model Shell, see Model Shell for Fast Models Reference Guide. Model Debugger is an easy to use symbolic debugger with a GUI that allows you to debug software running on the FVP. For more information about Model Debugger, see Model Debugger for Fast Models User Guide. They are installed in the bin directory.

iris.debug Python module

iris.debug is a Python scripting interface to Fast Models. It allows you to interact with FVPs, including connecting to and configuring them, performing execution control, and accessing registers and memory. It is installed under the <code>lris</code> directory. For more information about iris.debug, see Iris Python Debug Scripting User Guide.

3.2 FVP command-line options

Specify these options when you launch an FVP from the command line. You can specify these options in any order.

Table 3-1: CADI or Iris-related options

Short form	Long form	Description
	iris- connect conspec	Start the Iris server according to the connection specification <i>conspec</i> . <i>conspec</i> is a structured string argument which can contain flags and parameters.
	Conspec	Useiris-connect help to print a list and description of all available Iris connection types.
		The following options are ignored when usingiris-connect:
		•iris-server
		iris-allow-remote
		•iris-port
		•iris-port-range
		To set these connection parameters, use:
		iris-connect tcpserver[,port=PORT][,endport=ENDPORT][,allowRemote]
		This command starts the TCP server on the first free port in the range <code>PORT-ENDPORT</code> , where the default for <code>PORT</code> is 7100 and the default for <code>ENDPORT</code> is <code>PORT + 63</code> . Only local connections are allowed, unless <code>allowRemote</code> is specified.
		The other supported connection type is socketfd=FD which uses the socket file descriptor FD as an established UNIX domain socket connection.
		Useiris-connect verbose=n to set the logging level of the IrisTcpServer, wheren is 0-3.
-s	cadi- server	Start a CADI server. This option allows a CADI-enabled debugger to connect to targets in the simulation. To shut down the server, return to the command window that you used to start the model and press Ctrl+C .
-I	iris-	Start an Iris server. This option allows an Iris-enabled debugger to connect to targets in the simulation.
	server	Note:
		This option is deprecated. Useiris-connect instead.
-R	run	Run the simulation immediately after the CADI or Iris server is started.
		Use this option withcadi-server oriris-server.
		The default is to wait until the debugger has connected before running.
-L	cadi-log	Log all CADI function calls made during the simulation into XML files.
		One log file is created for each CADI target. The log files are created in the current working directory.
		The filename format is:
		CADIlog- <targetinstancename>-<processid>.xml</processid></targetinstancename>

Short form	Long form	Description		
-i	iris-log	Log to stdout all Iris function calls that were made during the simulation.		
		There are 5 possible log levels. To set a level greater than 1, specify the option multiple times, for example -ii for level 2.		
		The log levels have the following meanings: 0		
		Logging is disabled. This value is the default. 1		
		Log messages use a compact single-line format. 2 Log messages use a single-line pseudo-JSON format.		
		3 Log messages use a more readable, multi-line pseudo-JSON format.		
		4 As 3 but also prints the U64JSON hex value of the message.		
		Note: To set the Iris log level for all FVP invocations, use the IRIS_GLOBAL_INSTANCE_LOG_MESSAGES environment variable.		
-A	iris- allow-	Start an Iris server and allow connections to it from a remote workstation.		
	remote	The default is disallowed.		
		Note: This option is deprecated. Useiris-connect instead.		
-p	print- port-number	Print the port number on which the Iris or CADI server is listening.		
	poro namoor	Use this option withiris-server orcadi-server.		
		Tip: This option can be useful if you need to specify the port number when you connect a client to the debug server.		
	iris-port	Set a port to use for the Iris server.		
	11	Use this option withiris-server.		
		The default is 7100.		
		Note: This option is deprecated. Useiris-connect instead.		
	iris- port-range <i>min:max</i>	Set the range of ports to scan when starting an Iris server. The server uses the first available port in the range. Use this option withiris-server.		
		Note: This option is deprecated. Useiris-connect instead.		

Table 3-2: Output-related options

Short form	Long form	Description	
	list-	Print a list of model instances to standard output, then exit the simulation.	
	Use this option to help identify the correct syntax for configuration files, and to find out the target supplies.		
-1	list-params	Print a list of model parameters to standard output, then exit the simulation.	
		Tip: If you are loading a plug-in, this option also lists the plug-in parameters.	
	dump-params	Dump the list of model parameters into a JSON file called parameter_list.json, then exit the simulation. The file is created in the current working directory.	
	list-regs	Print model register information to standard output, then exit the simulation.	
	check-regs	Same aslist-regs but with extra consistency checks on the CADI register API.	
-0	output filename	Redirect output from thelist-instances,list-memory,list-params, andlist-regs commands to a file.	
		If this option is used withlist-params, the contents of the output file are formatted correctly for use as input by theconfig-file option.	
	log filename	Log all SystemC reports into filename.	
stat Print the following performance statistics on simulation exit:		Print the following performance statistics on simulation exit:	
		Simulated time	
		An estimate of the time that the workload would have taken on the modeled hardware.	
	User time		
Time in wall clock seconds that the host CPU spent running in user mod			
System time Time in wall clock seconds that the host CPU spent running in syster			
Wall time			
		Time in wall clock seconds between the simulation starting and stopping.	
		Performance index	
		An estimate of the accuracy of the simulation performance. This value is Simulated time divided by Wall time.	
-P	prefix	Prefix each line of semihosting output with the name of the target instance.	
-h	help	Print the help message and exit.	
	version	Print version information for the FVP.	
-q	quiet	Suppress informational output.	
-K	keep-console	Keep the console window open after completion. This option applies to Windows only.	
	disable- model-exitcode	Disable the simulation from retrieving the exit code returned by a model or a plug-in. By default, it is enabled.	

Table 3-3: Run control options

Short form	Long form	Description	
	cpulimit n	Maximum number of wall-clock seconds for the simulation process to be active. This value excludes simulation startup and shutdown.	
		This option is ignored if a debug server is started.	
		The default is unlimited.	
	cyclelimit n	Maximum number of cycles to run.	
		This option is ignored if a debug server is started.	
		The default is unlimited.	
-т	timelimit n	Maximum number of wall-clock seconds for the simulation to run, excluding startup and shutdown. To terminate the model immediately after initialization, specifytimelimit 0.	
	simlimit n	Maximum number of seconds to simulate.	
		This option is ignored if a debug server is started. The default is unlimited.	
		Like the Simulated time value output bystat, this value is measured in simulation seconds, not wall-clock seconds.	
-b	break [instance=]	Set a program breakpoint on the address of an instruction.	
	address	This option can be specified multiple times.	
		If the FVP has multiple cores you must specify an instance, for example:	
		-b FVP_Base_AEMvA.cluster0.cpu0=0x800010eC	

Table 3-4: Timing and performance options

Short form	Long form	Description	
	cpi-file filename	Use filename to set the Cycles Per Instruction (CPI) class.	
		For information about CPI files, see Timing Annotation.	
-Q	quantum n	Number of ticks to simulate for each quantum. The default is 10000.	
-м	min-sync- latency n	Number of ticks to simulate before synchronizing. Events that occur at a higher frequency than this value are missed. The default is 100.	
	fast-ram filename	Enable FastRAM and load the configuration from $filename$. For more information about FastRAM, see FastRAM.	

Table 3-5: Memory-related options

Short form	Long form	Description		
	dump file@address,size	Dump a section of memory to a file at model shutdown. This option can be specified multiple times. The full syntax is:		
		dump [instance=]file@[memspace:]address,size		
		Tip: To see the list of instances and memory spaces, use thelist-memory option.		
	data file@address	Write raw data contained in $file$ to the specified address. This option can be specified multiple times. The full syntax is:		
		data [instance=]file@[memspace:]address		
	list-memory	Print model memory information to standard output, then exit the simulation.		
	start[instance=] address	Set the initial PC value to this address, overriding the <code>.axf</code> start address.		
		Note:		
		Use this option if you do not want the CPU to start executing at the default reset address. You do not normally need to do this if you are loading an ELF file usingapplication.		
		This option can be used withdata to load binary data that is not in an ELF file.		

Table 3-6: Configuration options

Short form	Long form	Description	
-C	parameter instance.parameter=value	Set a parameter. This option can be specified multiple times. Specify the full hierarchical name of the parameter.	
		This option is also used to set plug-in parameters.	
-f	config-file filename	Load the parameters from a configuration file.	

Table 3-7: Options for loading a plug-in or application

Short form	Long form	Description
-a	application [instance=] filename	Load an application. On a multi-core system, specify the instance, or use * to load the application image into all the cores in a cluster: -a cluster0.cpu*=file
	plugin filename	Load the plug-in <i>filename</i> . This option can be specified multiple times. You can also load plug-ins using the FM_TRACE_PLUGINS environment variable. For information about plug-ins, see Plug-ins for Fast Models.
	trace-plugin filename	Load a trace plug-in. Note: This option is deprecated. Useplugin instead.

3.3 Loading and running an application on an FVP

There are different ways to launch an FVP, for example from the command prompt, or from Model Debugger or Arm® Development Studio.

To run an FVP from the command prompt, enter the model name followed by the model options. To see all available options, use the --help option. This is a list of some of the commonly used options for FVPs:

-a [instance=]filename.axf

Specifies an application to load, and optionally, the instance or instances to load it on. The file can be in one of the following formats, or in a gzip-compressed version:

- ELF.
- Motorola S-Record.

If the FVP contains multiple core instances, you can specify the instance to load the image on. The instance name can include a wildcard (*) to load the same application image into multiple cores, for example:

```
./FVP_Base_AEMvA -a cluster0.cpu*=__image.axf
```

Omitting the instance name loads the application on all cores in the first cluster. If the FVP has multiple cores but no clusters, you must specify the instance name.

--data filename.bin@address

Loads binary data into memory at the address specified.

-C instance.parameter=value

Sets a single model parameter. Parameters are specified using a path that separates the instance names and the parameter using dots. For example, -c <code>bp.flashloader0.fname=fip.bin</code>. Here, <code>bp</code> and <code>flashloader0</code> are instance names and <code>fname</code> is the parameter. To set multiple parameters using a configuration file, use the <code>-f</code> option instead. To list all the available parameters, with their type, default value, and description, run the model with the <code>--list-params</code>, or <code>-1</code> option.

-f config file.tXt

Specifies the name of a plain text configuration file. Configuration files simplify managing multiple model parameters. You can set the same parameters using this option as with the -c option.

-S

Starts a CADI debug server. This option allows a CADI-enabled debugger, such as Model Debugger or Arm® Development Studio Debugger, to connect to the running model. By default, the model waits for the debugger to connect before starting.

Related information

Arm Development Studio Getting Started Guide Using Model Debugger

3.4 Configuring the model

When you start the model from the command line, you can configure it using either:

- One or more -c command-line arguments.
- A configuration file and the -f command-line argument.

Each -c command-line argument or line in the configuration file must contain:

- The name of the component instance.
- The parameter to modify.
- Its value.

Use the following format:

instance.parameter=value

The instance can be a hierarchical path, with each level separated by a dot . character.



- Comment lines in the configuration file begin with a # character.
- You can set Boolean values using either true or false, or 1 or 0.

You can generate a configuration file with all parameters set to default values by using the -o option to redirect the output from the --list-params option, for example:

FVP_Base_AEMvA.exe --list-params -o params.txt

3.5 FVP debug

This section describes how to debug an FVP.

FVP debug options

To debug an FVP, you can either:

- Run the FVP from within a CADI-enabled debugger.
- Start the FVP with the -s command-line argument and then connect a CADI-enabled debugger to it.

For information about using your debugger in these ways, see your debugger documentation.

Semihosting support

Semihosting enables code running on a platform model to directly access the I/O facilities on a host computer. Examples of these facilities include console I/O and file I/O.

The simulator handles semihosting by intercepting HLT 0xF000, svc 0x123456, or svc 0xAB, depending on whether the processor is in A64, A32 or T32 state. It handles all other HLTs and svcs as normal.

If the operating system does not use HLT 0xF000, svc 0x123456, or svc 0xAB for its own purposes, it is not necessary to disable semihosting support to boot an operating system.

To temporarily or permanently disable semihosting support for a current debug connection, see your debugger documentation.

Related information

Semihosting for AArch32 and AArch64 Using semihosting to access resources on the host computer

3.6 Using the CLCD window

When an FVP starts, the CLCD window opens, representing the contents of the simulated color LCD frame buffer. It automatically resizes to match the horizontal and vertical resolution that is set in the CLCD peripheral registers.

MPS2 FVPs

The LEDs and MCC switches in the CLCD window for MPS2-based FVPs correspond to the LEDs and switches on the physical board. They are controlled by the software that you load onto the FVP. For information on how to use them, see User switches and user LEDs in the Arm® MPS2 and MPS2+ FPGA Prototyping Boards TRM on Arm Developer.

Base Platform and VE FVPs

The top section of the CLCD window for Base Platform and VE FVPs displays the status information:

Figure 3-1: Base Platform CLCD window in its default state at startup



USERSW

Eight white boxes show the state of the User DIP switches.

These represent switch S6 on the VE hardware, USERSW[8:1], which is mapped to bits [7:0] of the SYS SW register at address 0x1C010004.

The switches are in the off position by default. To change its state, click in the area above or below a white box.

BOOTSW

Eight white boxes show the state of the VE Boot DIP switches.

These represent switch S8 on the VE hardware, BOOTSEL[8:1], which is mapped to bits [15:8] of the SYS SW register at address 0x1C010004.

The switches are in the off position by default.



Changing Boot DIP switch positions while the model is running can result in unpredictable behavior.

S6LED

Eight colored boxes indicate the state of the VE User LEDs.

These represent the red/yellow/green LEDs on the VE hardware, which are mapped to bits [7:0] of the SYS_LED register at address 0x1C010008.

Daughter

Eight white boxes show the state of the daughterboard DIP switches and eight colored boxes show the state of the daughterboard LEDs.

Total Instr

A counter showing the total number of instructions executed.

Because the FVP models provide a *Programmer's View* (PV) of the system, the CLCD displays total instructions rather than total processor cycles. Timing might differ substantially from the hardware because:

- Bus fabric is simplified.
- Memory latencies are minimized.
- Cycle approximate processor and peripheral models are used.

In general, bus transaction timing is consistent with the hardware, but the timing of operations within the model is not accurate.

Total Time

A counter showing the total elapsed time, in seconds.

This time is wall clock time, not simulated time.

Rate Limit

A feature that disables or enables fast simulation.

Because the system model is highly optimized, your code might run faster than it would on real hardware. This effect might cause timing issues.

Rate Limit is enabled by default. Simulation time is restricted so that it more closely matches real time.

To disable or enable Rate Limit, click the square button. You can configure this option when instantiating the model with the rate limit-enable visualization component parameter.

When you click the **Total Instr** item in the CLCD, the display toggles to show the following:

Instr/sec

The number of instructions that execute per second of wall clock time.

Perf Index

The ratio of real time to simulation time. The larger the ratio, the faster the simulation runs. If you enable the Rate Limit feature, the Perf Index approaches unity.

You can reset the simulation counters by resetting the model.

The FVP CLCD displays the core run state for each core on each cluster using a colored icon. The icons are to the left of the **Total Instr** (or **Inst/sec**) item.

Figure 3-2: Core run state icons for a dual-cluster, quad-core model



Table 3-8: Core run state icon descriptions

Icon	State label	Description	
?	UNKNOWN	Run status unknown, that is, simulation has not started.	
F	RUNNING	Core running, is not idle, and is executing instructions.	
ш	HALTED	External halt signal asserted.	
E	STANDBY_WFE	Last instruction executed was WFE and standby mode has been entered.	
I	STANDBY_WFI	Last instruction executed was WFI and standby mode has been entered.	
	IN_RESET	External reset signal asserted.	
	DORMANT	Partial core power down.	
	SHUTDOWN	Complete core power down.	

If the CLCD window has focus:

- Any keyboard input is translated to PS/2 keyboard data.
- Any mouse activity over the window is translated into PS/2 relative mouse motion data. The data is then streamed to the KMI peripheral model FIFOs.



The simulator only sends relative mouse motion events to the model. As a result, the host mouse pointer does not necessarily align with the target OS mouse pointer.

You can hide the host mouse pointer by pressing the **left Ctrl**+**left Alt** keys. Press the keys again to redisplay the host mouse pointer. Only the **left Ctrl** key is operational. The **right Ctrl** key does not have the same effect.

If you prefer to use a different key, configure it with the trap_key visualization component parameter.

Related information

VEVisualisation component

3.7 Ethernet with VE FVPs

This section describes how to use Ethernet with VE FVPs.

Using Ethernet with VE FVPs

The VE FVPs have a virtual Ethernet component. This component is a model of the SMSC 91C111 Ethernet controller, and uses a TAP device to communicate with the network. By default, the Ethernet component is disabled.

Host requirements

Before you can use the Ethernet capability of VE FVPs, set up your host computer.

Target requirements

This section describes the target requirements.

Target requirements - about

The VE FVPs include a software implementation of the SMSC 91C111 Ethernet controller. Your target OS must therefore include a driver for this specific device. To use the SMSC chip, configure the kernel. Linux supports the SMSC 91C111.


The configurable SMSC 91C111 component parameters are:

- enabled.
- mac_address.
- promiscuous.

enabled

When the device is disabled, the kernel cannot detect the device.

Figure 3-3: Model networking structure block diagram



To perform read and write operations on the TAP device, configure a HostBridge component. The HostBridge component is a virtual *Programmer's View* (PV) model. It acts as a networking gateway to exchange Ethernet packets with the TAP device on the host, and to forward packets to NIC models.

mac_address

There are two options for the mac address parameter.

If a MAC address is not specified, when the simulator is run it takes the default MAC address, which is randomly generated. This random generation provides some degree of MAC address uniqueness when running models on multiple hosts on a local network.

promiscuous

The Ethernet component starts in promiscuous mode by default. In this mode, it receives all network traffic, even any not addressed to the device. Use this mode if you are using a single network device for multiple MAC addresses. Use this mode if, for example, you share the network card between your host OS and the VE FVP Ethernet component.

By default, the Ethernet device on the VE FVP has a randomly generated MAC address and starts in promiscuous mode.


3.8 Using a terminal with a system model

The TelnetTerminal component is a virtual component that enables UART data to be transferred between a TCP/IP socket on the host and a serial port on the target.

Using TelnetTerminal

The following figure shows a block diagram of one possible relationship between the target and host through the TelnetTerminal component. The TelnetTerminal block is what you configure when you define Terminal component parameters. The Virtual Machine is an FVP.

Figure 3-4: Terminal block diagram



On the target side, the console process that is invoked by your target OS relies on a suitable driver being present. Such drivers are normally part of the OS kernel. The driver passes serial data through a UART. The data is forwarded to the TelnetTerminal component. When the simulation is started and the TelnetTerminal component is enabled, the component opens a server (listening) socket on a TCP/IP port. This is port 5000 by default. This port can be connected to by, for example, a Telnet process on the host.

When data becomes available on the network socket, the TelnetTerminal component buffers the data, which can then be read from SerialData.

If there is no connection to the network socket when the first data access is made, and the start_telnet parameter is true, a host Telnet session is started automatically. Prior to this first access, you can connect a client of your choice to the network socket.

If the connection between the TelnetTerminal component and the client is broken at any time, for example by closing a client Telnet session, the port is re-opened on the host, permitting you to make another client connection. This could have a different port number if the original one is no longer available.

The port number of a particular TelnetTerminal instance can be defined when your model system starts. The actual value of the port used by each TelnetTerminal is declared when it starts or restarts, and might not be the value that you specified if the port is already in use. If you are using Model Shell, the port numbers are displayed in the host window in which you started the model.

Microsoft Windows 10 disables the Telnet client by default. Follow these steps to enable it:



- 1. Select **Start > Settings**.
- 2. In the search box, type **Turn Windows features on or off**. The **Windows Features** dialog opens.
- 3. Select the **Telnet Client** check box and click **OK**. The installation might take several minutes to complete.

TelnetTerminal parameters

To set the parameters, the syntax to use in a configuration file or on the command line is:

motherboard.terminal_x.parameter=value

where x is the terminal identifier and can be 0, 1, 2, or 3.

You can start the TelnetTerminal component in either of the following modes, depending on the mode parameter:

telnet

In Telnet mode, the terminal component supports a subset of the RFC 854 protocol. This means that the terminal participates in negotiations between the host and client concerning what is and is not supported, but there is no flow control.

raw

In raw mode the byte stream passes unmodified between the host and the target. The terminal does not participate in initial capability negotiations between the host and client. Instead it acts as a TCP/IP port. You can use this feature to directly connect to your target through the TelnetTerminal component. This permits a debugger connection, for example, to connect a gdb client to a gdbserver running on the target operating system.

The terminal_command parameter specifies the command line used to launch a terminal application and connect to the opened TCP port. The TelnetTerminal component replaces the keywords *port and *title, if specified, with the opened port number and component name, respectively. After replacing *port and *title, the command line is executed verbatim.

An empty string, which is the default, launches xterm on Linux or telnet.exe on Windows.



If you specify a non-empty string, it must include <code>%port</code>, but <code>%title</code> is optional.

For example:

fvp mps2.telnetterminal0.terminal command="putty.exe -telnet localhost %port"

3.9 Virtio P9 device component

The VirtioP9Device component is included in Base, BaseR, and A-profile VE platforms. It implements a subset of the Plan 9 file protocol over a virtio transport. It enables accessing a directory on the host's filesystem within Linux, or another operating system that implements the protocol, running on a platform model.

Take the following steps to set up this component:

- Use a version of Linux that supports v9fs over virtio and virtio-mmio devices.
- Update the device tree to include the VirtioP9Device component, or specify it on the kernel command-line, as shown below. The address range for both VE and Base platforms is 0x1c140000-0x1c14FFFF.

The interrupt number is 43, or IRQ 75, for both VE and Base platforms.

Set the following parameter to the directory on the host that you want to mount in the model:

VE:

motherboard.virtiop9device.root_path

Base:

bp.virtiop9device.root_path

On Linux, mount the host directory by using the following command in the model:

\$ mount -t 9p -o trans=virtio, version=9p2000.L FM <mount point>

Example kernel command-line argument:

virtio mmio.device=0x10000@0x1c140000:75

Example entry for DTS files, to add next to the corresponding virtio_block entry:

4. Arm[®] CoreLink[™] SGI-575 reference design FVP

The SGI-575 FVP provides a software model of the Arm® CoreLink™ SGI-575 System Guidance for Infrastructure reference subsystem. It drives system architecture and software standardization and provides software and binaries of proprietary firmware that reduce the amount of work that is required for SoC development.

The FVP is used with the SGI-575 software package.

See the Arm® CoreLink™ SGI-575 System Guidance for Infrastructure Software Bundle Readme for instructions on how to set up and run the FVP.

4.1 About the SGI-575 FVP

The SGI-575 Fixed Virtual Platform (FVP) models multiple IP components.



It does not model every component that SGI-575 describes. For example, it does not model the Arm® CoreSight™ technology components.

The FVP models the following IP components:

- 2 × MP4 Cortex®-A75 clusters
- SCP
- MCP
- CMN-600
- Multiple NIC-400 interconnects
- Memory access path towards DRAM

4.2 SGI-575 FVP peripherals

The SGI-575 FVP includes peripherals that the software payload requires to run.

These peripherals are organized in two layers:

SoC

The SoC peripherals represent peripherals that are added to a compute subsystem in a SoC design.

Board

The board peripherals represent peripherals that are present on the board onto which the SoC is mounted.

4.2.1 Memory map for SGI-575 FVP SoC peripherals

This table shows the memory map for the SoC peripherals in the SGI-575 FVP.

Table 4-1: SoC peripherals

Name	Base address	Size	Description
SMC interface	0x00_0800_0000	368MB	Routed to Board
DMA MMU-400	0x00_7FB0_0000	64KB	-
HDLCD1 MMU-400	0x00_7FB1_0000	64KB	-
HDLCD0 MMU-400	0x00_7FB2_0000	64KB	-
SoC Interconnect NIC400 GPV	0x00_7FD0_0000	1MB	-
Surge detector	0x00_7FE5_0000	4KB	Dummy APB
TRNG	0x00_7FE6_0000	4KB	-
Trusted Non-volatile counters	0x00_7FE7_0000	4KB	-
Trusted Root-Key storage	0x00_7FE8_0000	4KB	-
Secure I2C	0x00_7FE9_0000	256B	PL061 GPIO
DDR4 PHY 1	0x00_7FB7_0000	64KB	Dummy APB
DDR4 PHY 0	0x00_7FB6_0000	64KB	Dummy APB
DMA Non-secure	0x00_7FF0_0000	4KB	-
DMA Secure	0x00_7FF1_0000	4KB	-
HDCLD1	0x00_7FF5_0000	4KB	-
HDCLD1	0x00_7FF6_0000	4KB	-
UART 1	0x00_7FF7_0000	4KB	-
UART 0	0x00_7FF8_0000	4KB	-
12S	0x00_7FF9_0000	1KB	PL061 GPIO
12C	0x00_7FFA_0000	256B	PL061 GPIO
PL352	0x00_7FFD_0000	4KB	PL354
System override Registers	0x00_7FFF_0000	4KB	-
AP configuration	0x00_7FFE_0000	4KB	GPR

4.2.2 Memory map for SGI-575 FVP board peripherals

This table shows the memory map for the board peripherals in the SGI-575 FVP.

Table 4-2: Board peripherals

Name	Base address	Size	Description
NOR Flash 0	0x00_0800_0000	64MB	-
NOR Flash 1	0x00_0C00_0000	64MB	-
NOR Flash 2	0x00_1000_0000	64MB	-
Ethernet	0x00_1800_0000	64MB	SMSC 91C111
System Registers	0x00_1C01_0000	64KB	-
MCI	0x00_1C05_0000	64KB	PL180
KMI 0	0x00_1C06_0000	64KB	PL050
KMI 1	0x00_1C07_0000	64KB	PL050
UART 0	0x00_1C09_0000	64KB	PLO11
UART 1	0x00_1C0A_0000	64KB	PLO11
VFS2	0x00_1C0D_0000	64KB	-
Watchdog	0x00_1C0F_0000	64KB	SP805
Dual Timer	0x00_1C11_0000	64KB	SP084
Virtio Block Device	0x00_1C13_0000	64KB	-
RTC	0x00_1C17_0000	64KB	PL031
GPIO 0	0x00_1C1D_0000	64KB	-
GPIO 1	0x00_1C1E_0000	64KB	-
DRAM	0x00_8000_0000	2GB	-
DRAM	0x80_8000_0000	6GB	-

4.2.3 Interrupt maps for SGI-575 FVP

These tables show the interrupt IDs and sources for the FVP peripherals.

Table 4-3: Interrupt map at the SoC layer

Interrupt ID	Source	Description
147	UART 0	-
148	UART 1	-
171	TRNG	-

Table 4-4: Interrupt map at the board layer

Interrupt ID	Source	Description
111	Ethernet	-
132	RTC	-
133	UART 0	-

Interrupt ID	Source	Description
134	UART 1	-
140	VFS2	-
202	Virtio	-
228	Watchdog	-
229	KMI 0	-
230	Dual Timer	Interrupts 0 and 1
231	System Registers Ethernet IRQ	-

5. Arm[®] Corstone[™] SSE-300 FVP

To develop ahead of hardware availability and to explore the design from a software perspective, the Corstone[™] SSE-300 Fixed Virtual Platform (FVP) models much of the Arm[®] IP in the Corstone[™] SSE-300 subsystem version rOp1.

The Corstone[™] SSE-300 FVP drives system architecture and software standardization. It is used with the Corstone[™] SSE-300 software package which provides software and binaries of proprietary firmware that reduce the amount of work that is required for SoC development. See the Corstone[™] SSE-300 software bundle readme for instructions on how to set up and run the FVP.

The FVP models the following IP components:

- A single Arm® Cortex®-M55 processor with the MVE extension.
- A single Arm[®] Ethos[™]-U55 or Ethos[™]-U65 processor.
- Memory Protection Controller (MPC).
- Peripheral Protection Controller (PPC).
- Implementation Defined Attribution Unit (IDAU).

The full description of components that are internal to the SSE-300 subsystem can be found in the Arm Corstone SSE-300 Example Subsystem Technical Reference Manual.

The FVP has the following limitations:

- It does not model every component that Corstone™ SSE-300 describes. For example, it does not model the CoreSight™ technology components.
- QSPI is not modeled. It has QSPI SRAM instead.
- Some components are dummy stubs with a minimal implementation. Models with dummy APB have memory access.
- Some components are partially modeled.

Refer to the following documents for more information:

- Arm Corstone SSE-300 Example Subsystem Technical Reference Manual
- Arm MPS3 FPGA Prototyping Board Technical Reference Manual
- Corstone-300 on Arm Developer

5.1 Memory map overview for Corstone™ SSE-300

This table outlines the main FVP memories and their positions within the memory map.

This memory map includes IDAU security information for memory regions.

Table 5-1: Memory map overview

Row	Address range		Size Description				egion values	
ID	From	То			Row ID	Security	IDAUID	NSC
1	0x0000_0000	0x0007_FFFF	512KB	ITCM ³	5	NS	0	0
2	0x0008_0000	0x00FF_FFFF	15.5MB	Reserved	-	7		
3	0x0100_0000	0x010F_FFFF	1MB	SRAM (only 1MB) ¹	7			
4	0x0110_0000	0x0FFF_FFFF	239MB	Reserved	-			
5	0x1000_0000	0x1007_FFFF	512KB	ITCM ³	1	S	1	CODE
6	0x1008_0000	0x10FF_FFFF	15.5MB	Reserved	-	7		NSC
7	0x1100_0000	0x110F_FFFF	1MB	SRAM (only 1MB) ¹	3			
3	0x1110_0000	0x1FFF_FFFF	239MB	Reserved	-	7		
9	0x2000_0000	0x2007_FFFF	512KB	DTCM (4 x banks of 128KB) ³	15	NS	2	0
10	0x2008_0000	0x20FF_FFFF	15.5MB	Reserved	-	-	-	-
11	0x2100_0000	0x211F_FFFF	2MB	Internal SRAM area (SSE-300 implements 2x1MB) ³	17	-	-	-
12	0x2120_0000	0x27FF_FFFF	110MB	Reserved	-	-	-	-
13	0x2800_0000	0x287F_FFFF	8MB	QSPI (only 8MB) ¹	19	-	-	-
14	0x2880_0000	0x2FFF_FFFF	120MB	Reserved	-	-	-	-
15	0x3000_0000	0x3007_FFFF	512KB	DTCM (4 x banks of 128KB) ³	9	S	3	RAM NSC
16	0x3008_0000	0x30FF_FFFF	15.5MB	Reserved	-	-	-	-
17	0x3100_0000	0x311F_FFFF	2MB	Internal SRAM area (SSE-300 implements 2x1MB) ³	11	-	-	-
18	0x3120_0000	0x37FF_FFFF	110MB	Reserved	-	-	-	-
19	0x3800_0000	0x387F_FFFF	8MB	QSPI (only 8MB) ¹	13	-	-	-
20	0x3880_0000	0x3FFF_FFFF	120MB	Reserved	-	-	-	-
21	0x4000_0000	0x47FF_FFFF	128MB	Non-Secure Low Latency Peripheral Region.	23	NS	4	0
22	0x4800_0000	0x4FFF_FFFF	128MB	Non-Secure High Latency Peripheral Region.	24	NS	4	0
23	0x5000_0000	0x57FF_FFFF	128MB	Secure Low Latency Peripheral Region.	21	S	5	0
24	0x5800_0000	0x5FFF_FFFF	128MB	Secure High Latency Peripheral Region.	22	S	5	0
25	0x6000_0000	0x6FFF_FFFF	256MB	DDR4 ¹	-	NS	6	0
26	0x7000_0000	0x7FFF_FFFF	256MB	DDR4 ¹	-	S	7	0
27	0x8000_0000	0x8FFF_FFFF	256MB	DDR4 ¹	-	NS	8	0
28	0x9000_0000	0x9FFF_FFFF	256MB	DDR4 ¹	-	S	9	0
29	0xA000_0000	0xAFFF_FFFF	256MB	DDR4 ¹	-	NS	А	0
30	0xB000_0000	0xBFFF_FFFF	256MB	DDR4 ¹	-	S	В	0
31	0xC000 0000	0xCFFF FFFF	256MB	DDR4 ¹	-	NS	С	0

Row	Address range		Size	· · · · · · · · · · · · · · · · · · ·			gion values	
ID	From	То			Row ID	Security	IDAUID	NSC
32	0xD000_0000	0xDFFF_FFFF	256MB	DDR4 ¹	-	S	D	0
33	0xE000_0000	0xE00F_FFFF	1MB	External Private Peripheral Bus	-	-	Exempt	-
34	0xE010_0000	0xE01F_FFFF	1MB	Reserved	-	NS	Е	0
35	0xE020_0000	0xEFFF_FFFF	254MB	Maps to HMSTEXPPILL expansion interface ²	-	NS	E	0
36	0xF000_0000	0xF00F_FFFF	1MB	Reserved	-	-	Exempt	-
37	0xF010_0000	0xF01F_FFFF	1MB	Reserved	-	S	F	0
38	0xF020_0000	0xffff_ffff	254MB	Maps to HMSTEXPPILL expansion interface ²	-	S	F	0

5.2 Corstone™ SSE-300 FVP peripherals

The Corstone[™] SSE-300 FVP includes peripherals that the software payload requires to run.

Board peripherals are peripherals that might be present on the board onto which the SoC is mounted. The Corstone™ SSE-300 board model is based on the Arm® MPS3 board.



Some of the MPS3 Fast Models have minimal implementations. For more information, refer to the documents in the FVP package.

All peripherals that are extensions to the Corstone[™] SSE-300 subsystem are mapped into two key areas of the memory map:

 $0x4000_0000$ to $0x47FF_FFFF$ and $0x4800_0000$ to $0x4FFF_FFFF$

Non-secure region that maps to AHB Master Expansion 1 interface.

0x5000 0000 to 0x57FF FFFF and 0x5800 0000 to 0x5FFF FFFF

Secure region that maps to AHB Master Expansion 1 interface.

¹ Security access is controlled by MPC.

² Accesses to these addresses result in an AHB5 error response.

³ For security settings, control, and features, refer to the Arm[®] Corstone[™] SSE-300 documentation.

5.2.1 Corstone™ SSE-300 non-secure expansion peripherals memory map

Memory map for non-secure board peripherals.

Table 5-2: Non-secure board peripherals

Row ID	Address range in no	on-secure region	Size	Description	Modeled in FVP	
	From	То				
1	0x4110_0000	0x4110_0FFF	4KB	GPIO 0	CMSDK GPIO	
2	0x4110_1000	0x4110_1FFF	4KB	GPIO 1	CMSDK GPIO	
3	0x4110_2000	0x4110_2FFF	4KB	GPIO 2	CMSDK GPIO	
4	0x4110_3000	0x4110_3FFF	4KB	GPIO 3	CMSDK GPIO	
5	0x4110_4000	0x4110_4FFF	4KB	FMC GPIO 0	CMSDK GPIO	
6	0x4110_5000	0x4110_5FFF	4KB	FMC GPIO 1	CMSDK GPIO	
7	0x4110_6000	0x4110_6FFF	4KB	FMC GPIO 2	CMSDK GPIO	
8	0x4110_7000	0x4110_7FFF	4KB	FMC USER AHB	Not modeled	
	0x4110_8000	0x411F_FFFF		Reserved		
9	0x4120_0000	0x4120_0FFF	4KB	USER AHB 0	Not modeled	
10	0x4120_1000	0x4120_1FFF	4KB	USER AHB 1	Not modeled	
11	0x4120_2000	0x4120_2FFF	4KB	USER AHB 2	Not modeled	
12	0x4120_3000	0x4120_3FFF	4KB	USER AHB 3	Not modeled	
	0x4120_4000	0x413F_FFFF		Reserved		
13	0x4140_0000	0x414F_FFFF	1MB	Ethernet	SMSC91C111 Ethernet controller	
14	0x4150_0000	0x415F_FFFF	1MB	USB	Dummy stub	
	0x4160_0000	0x416F_FFFF		Reserved		
15	0x4170_0000	0x4170_0FFF	4KB	User APB0	Not modeled	
16	0x4170_1000	0x4170_1FFF	4KB	User APB1	Not modeled	
17	0x4170_2000	0x4170_2FFF	4KB	User APB2	Not modeled	
18	0x4170_3000	0x4170_3FFF	4KB	User APB3	Not modeled	
	0x4170_4000	0x417F_FFFF		Reserved		
19	0x4180_0000	0x4180_0FFF	4KB	QSPI Config	Not modeled	
20	0x4180_1000	0x4180_1FFF	4KB	QSPI Write	Not modeled	
	0x4180_2000	0x47FF_FFFF		Reserved		
	0x4800_0000	0x480F_FFFF		Subsystem peripherals		
21	0x4810_2000	0x4810_2FFF	4KB	Ethos-U55 APB	Modeled	
22	0x4810_3000	0x4810_31FF	0.5KB	U55 timing adapter 0 APB	Modeled	
23	0x4810_3200	0x4810_33FF	0.5KB	U55 timing adapter 1 APB	Modeled	
	0x4810_3400	0x491F_FFFF		Reserved		

Row ID	Address range in n	on-secure region	Size	Description	Modeled in FVP	
	From	То				
24	0x4920_0000	0x4920_0FFF	4KB	FPGA - SBCon I2C (Touch)	Partially modeled	
25	0x4920_1000	0x4920_1FFF	4KB	FPGA - SBCon I2C (Audio Conf)	Dummy stub	
26	0x4920_2000	0x4920_2FFF	4KB	FPGA - PL022 (SPI ADC)	Dummy stub	
27	0x4920_3000	0x4920_3FFF	4KB	FPGA - PL022 (SPI Shield0)	Dummy stub	
28	0x4920_4000	0x4920_4FFF	4KB	FPGA - PL022 (SPI Shield1)	Dummy stub	
29	0x4920_5000	0x4920_5FFF	4KB	SBCon (I2C - Shield0)	Dummy stub	
30	0x4920_6000	0x4920_6FFF	4KB	SBCon (I2C - Shield1)	Dummy stub	
31	0x4920_7000	0x4920_7FFF	4KB	USER APB	Dummy stub	
32	0x4920_8000	0x4920_8FFF	4KB	FPGA - SBCon I2C (DDR4 EEPROM)	Dummy stub	
	0x4920_9000	0x492F_FFFF		Reserved		
33	0x4930_0000	0x4930_0FFF	4KB	FPGA - SCC registers	Modeled	
34	0x4930_1000	0x4930_1FFF	4KB	FPGA - I2S (Audio)	Partially modeled	
35	0x4930_2000	0x4930_2FFF	4KB	FPGA - IO (System Ctrl + I/O)	Modeled	
36	0x4930_3000	0x4930_3FFF	4KB	UARTO - UART_F [0]	CMSDK UART	
37	0x4930_4000	0x4930_4FFF	4KB	UART1 - UART_F [1]	CMSDK UART	
38	0x4930_5000	0x4930_5FFF	4KB	UART2 - UART_F [2]	CMSDK UART	
39	0x4930_6000	0x4930_6FFF	4KB	UART3 - UART Shield 0	Dummy stub	
40	0x4930_7000	0x4930_7FFF	4KB	UART4 - UART Shield 1	Dummy stub	
41	0x4930_8000	0x4930_8FFF	4KB	UART5 - UART_F [3]	CMSDK UART	
42	0x4930_9000	0x4930_9FFF	4KB	Reserved		
43	0x4930_A000	0x4930_AFFF	4KB	CLCD Config Reg	Partially modeled	
44	0x4930_B000	0x4930_BFFF	4KB	RTC	PL031_RTC	

5.2.2 Corstone™ SSE-300 secure expansion peripherals memory map

Memory map for secure board peripherals.

Table 5-3: Secure board peripherals

Row ID	Address range in secure region		Size	Description	Modeled in FVP
	From	То			
1	0x5110_0000	0x5110_0FFF	4KB	GPIO 0	CMSDK GPIO

Row ID	Address range in se	ecure region	Size	Description	Modeled in FVP
	From	То			
2	0x5110_1000	0x5110_1FFF	4KB	GPIO 1	CMSDK GPIO
3	0x5110_2000	0x5110_2FFF	4KB	GPIO 2	CMSDK GPIO
4	0x5110_3000	0x5110_3FFF	4KB	GPIO 3	CMSDK GPIO
5	0x5110_4000	0x5110_4FFF	4KB	FMC GPIO 0	CMSDK GPIO
6	0x5110_5000	0x5110_5FFF	4KB	FMC GPIO 1	CMSDK GPIO
7	0x5110_6000	0x5110_6FFF	4KB	FMC GPIO 2	CMSDK GPIO
8	0x5110_7000	0x5110_7FFF	4KB	FMC USER AHB	Not modeled
	0x5110_8000	0x511F_FFFF		Reserved	
9	0x5120_0000	0x5120_0FFF	4KB	USER AHB 0	Not modeled
10	0x5120_1000	0x5120_1FFF	4KB	USER AHB 1	Not modeled
11	0x5120_2000	0x5120_2FFF	4KB	USER AHB 2	Not modeled
12	0x5120_3000	0x5120_3FFF	4KB	USER AHB 3	Not modeled
	0x5120_4000	0x513F_FFFF		Reserved	
13	0x5140_0000	0x514F_FFFF	1MB	Ethernet	SMSC91C111 Ethernet controller
14	0x5150_0000	0x515F_FFFF	1MB	USB	Dummy stub
	0x5160_0000	0x516F_FFFF		Reserved	
15	0x5170_0000	0x5170_0FFF	4KB	User APB0	Not modeled
16	0x5170_1000	0x5170_1FFF	4KB	User APB1	Not modeled
17	0x5170_2000	0x5170_2FFF	4KB	User APB2	Not modeled
18	0x5170_3000	0x5170_3FFF	4KB	User APB3	Not modeled
	0x5170_4000	0x517F_FFFF		Reserved	
19	0x5180_0000	0x5180_0FFF	4KB	QSPI Config	Not modeled
20	0x5180_1000	0x5180_1FFF	4KB	QSPI Write	Not modeled
	0x5180_2000	0x56FF_FFFF		Reserved	
21	0x5700_0000	0x5700_0FFF	4KB	SRAM Memory Protection Controller (MPC)	Modeled
22	0x5700_1000	0x5700_1FFF	4KB	QSPI Memory Protection Controller (MPC)	Modeled
23	0x5700_2000	0x5700_2FFF	4KB	DDR4 Memory Protection Controller (MPC)	Modeled
	0x5700_3000	0x57FF_FFFF		Reserved	
	0x5800_0000	0x580F_FFFF		Subsystem peripherals	
24	0x5810_2000	0x5810_2FFF	4KB	Ethos-U55 APB	Modeled
25	0x5810_3000	0x5810_31FF	0.5KB	U55 timing adapter 0 APB	Modeled

Row ID	Address range in se	ecure region	Size	Description	Modeled in FVP	
	From	То				
26	0x5810_3200	0x5810_33FF	0.5KB	U55 timing adapter 1 APB	Modeled	
	0x5810_3400	0x591F_FFFF		Reserved		
27	0x5920_4000	0x5920_4FFF	4KB	FPGA - PL022 (SPI Shield1)	Dummy stub	
28	0x5920_5000	0x5920_5FFF	4KB	SBCon (I2C - Shield0)	Dummy stub	
29	0x5920_6000	0x5920_6FFF	4KB	SBCon (I2C - Shield1)	Dummy stub	
30	0x5920_7000	0x5920_7FFF	4KB	USER APB	Dummy stub	
31	0x5920_8000	0x5920_8FFF	4KB	DDR4 EEPROM	Dummy stub	
	0x5920_9000	0x592F_FFFF		Reserved		
32	0x5930_0000	0x5930_0FFF	4KB	FPGA - SCC registers	Modeled	
33	0x5930_1000	0x5930_1FFF	4KB	FPGA - I2S (Audio)	Partially modeled	
34	0x5930_2000	0x5930_2FFF	4KB	FPGA - IO (System Ctrl + I/O)	Modeled	
35	0x5930_3000	0x5930_3FFF	4KB	UARTO - UART_F [0]	CMSDK UART	
36	0x5930_4000	0x5930_4FFF	4KB	UART1 - UART_F [1]	CMSDK UART	
37	0x5930_5000	0x5930_5FFF	4KB	UART2 - UART_F [2]	CMSDK UART	
38	0x5930_6000	0x5930_6FFF	4KB	UART3 - UART Shield 0	Dummy stub	
39	0x5930_7000	0x5930_7FFF	4KB	UART4 - UART Shield 1	Dummy stub	
40	0x5930_8000	0x5930_8FFF	4KB	UART5 - UART_F [3]	CMSDK UART	
	0x5930_9000	0x5930_9FFF	4KB	Reserved		
41	0x5930_A000	0x5930_AFFF	4KB	CLCD Config Reg	Partially modeled	
42	0x5930_B000	0x5930_BFFF	4KB	RTC	PL031_RTC	

5.2.3 Corstone™ SSE-300 expansion peripheral interrupt map

Interrupt map at the board layer.

Table 5-4: Interrupt map at the board layer

Interrupt input	Interrupt source
IRQ [32]	System timestamp counter interrupt. Not implemented.
IRQ [33]	UART 0 receive interrupt.
IRQ [34]	UART 0 transmit Interrupt.
IRQ [35]	UART 1 receive interrupt.
IRQ [36]	UART 1 transmit interrupt.
IRQ [37]	UART 2 receive interrupt.
IRQ [38]	UART 2 transmit interrupt.

Interrupt input	Interrupt source
IRQ [39]	UART 3 receive interrupt.
IRQ [40]	UART 3 transmit interrupt.
IRQ [41]	UART 4 receive interrupt.
IRQ [42]	UART 4 transmit interrupt.
IRQ [43]	UART 0 combined interrupt.
IRQ [44]	UART 1 combined interrupt.
IRQ [45]	UART 2 combined interrupt.
IRQ [46]	UART 3 combined interrupt.
IRQ [47]	UART 4 combined interrupt.
IRQ [48]	UART overflow (0, 1, 2, 3, 4, and 5).
IRQ [49]	Ethernet.
IRQ [50]	Audio I2S.
IRQ [51]	Touch screen.
IRQ [52]	USB.
IRQ [53]	SPI ADC.
IRQ [54]	SPI (shield 0).
IRQ [55]	SPI (shield 1).
IRQ [56]	Ethos-U interrupt.
IRQ [68:57]	Reserved.
IRQ [69]	GPIO 0 combined interrupt.
IRQ [70]	GPIO 1 combined interrupt.
IRQ [71]	GPIO 2 combined interrupt.
IRQ [72]	GPIO 3 combined interrupt.
IRQ [88:73]	GPIO 0 individual interrupts.
IRQ [104:89]	GPIO 1 individual interrupts.
IRQ [120:105]	GPIO 2 individual interrupts.
IRQ [124:121]	GPIO 3 individual interrupts.
IRQ [125]	UART 5 receive interrupt.
IRQ [126]	UART 5 transmit interrupt.
IRQ [127]	UART 5 combined interrupt.
IRQ [130:128]	Reserved.

5.3 Corstone™ SSE-300 peripheral protection controller expansion map

The Corstone[™] SSE-300 FVP implements secure access configuration registers which control security and privileged accesses to peripherals connected to PPC.

Table 5-5: Secure access configuration registers - PPC bits

Bit	MAIN_PPCEXP0 (AHB0)	MAIN_PPCEXP1 (AHB1)	PERIPH_PPCEXP0 (APB0)	PERIPH_PPCEXP1 (APB1)	PERIPH_PPCEXP2 (APB2)
0	GPIO-0	User AHB 0	-	SBCon I2C (touch screen)	FPGA - SCC registers
1	GPIO-1	User AHB 1	-	SBCon I2C (audio conf)	FPGA - I2S (audio)
2	GPIO-2	User AHB 2	-	FPGA PL022 (SPI2 for ADC)	FPGA - GPIO (System Ctrl + I/O)
3	GPIO-3	User AHB 3	-	FPGA PL022 (SPI Shield0)	UARTO
4	FMC GPIO-0	-	NPU APBO	FPGA PL022 (SPI Shield1)	UART1
5	FMC GPIO-1	-	NPU APB1	FPGA SBCon (I2C - Shield0)	UART2
6	FMC GPIO-2	-	-	FPGA SBCon (I2C - Shield1)	UART3 STUB
7	FMC User AHB	-	-	Reserved	UART4 STUB
8	USB and Ethernet	-	-	FPGA - SBCon I2C (DDR4 EPROM)	UART5
9	-	-	-	-	Reserved
10	-	-	-	-	CLCD config reg
11	-	-	-	-	RTC
12	-	-	-	-	-
13	-	-	SRAM MPC	-	-
14	-	-	QSPI MPC	-	-
15	-	-	DDR MPC	-	-
PPC IRQ no.	5	6	2	3	4

5.4 Corstone™ SSE-300 memory components

The Corstone[™] SSE-300 FVP includes the following memory components and their security access is controlled by the MPC.

Table 5-6: Memory components

Name	Non-secure address range	Secure alias	Size
SRAM	0x0100_0000 - 0x010F_FFFF	0x1100_0000 - 0x110F_FFFF	1MB
QSPI SRAM	0x2800_0000 - 0x287F_FFFF	0x3800_0000 - 0x387F_FFFF	8MB
DDR0	0x6000_0000 - 0x6FFF_FFFF	0x7000_0000 - 0x7FFF_FFFF	256MB
DDR1	0x8000_0000 - 0x8FFF_FFFF	0x9000_0000 - 0x9FFF_FFFF	256MB

Name	Non-secure address range	Secure alias	Size
DDR2	0xA000_0000 - 0xAFFF_FFFF	0xB000_0000 - 0xBFFF_FFFF	256MB
DDR3	0xC000_0000 - 0xCFFF_FFFF	0xD000_0000 - 0xDFFF_FFFF	256MB

6. Arm® Corstone™ SSE-310 FVP

To develop ahead of hardware availability and explore the design from a software perspective, the Corstone[™] SSE-310 Fixed Virtual Platform (FVP) models much of the Arm[®] IP in the Corstone[™] SSE-310 design. It models version rOp0 of the Corstone[™] SSE-310 subsystem.

The FVP drives system architecture and software standardization. It is used with the Corstone[™] SSE-310 software package which provides software and binaries of proprietary firmware that reduce the amount of work that is required for SoC development. See the Corstone[™] SSE-310 software bundle readme for instructions on how to set up and run the FVP.

The FVP models the following IP components:

- A single Arm® Cortex®-M85 processor with MVE extension.
- A single Arm[®] Ethos[™]-U55 processor.
- Memory Protection Controller (MPC).
- Peripheral Protection Controller (PPC).
- Implementation Defined Attribution Unit (IDAU).

The full description of components that are internal to the SSE-310 subsystem can be found in the SSE-310 Example Subsystem TRM.

The FVP has the following limitations:

- It does not model every component that Corstone™ SSE-310 describes. For example, it does not model the CoreSight™ technology components.
- QSPI is not modeled. It has QSPI SRAM instead.
- It has a single DMA-350 engine instead of four PL081 DMA peripherals.
- Some components are dummy stubs with a minimal implementation. Models with dummy APB have memory access.
- Some components are partially modeled.

Refer to the following documents for more information:

- Arm Corstone SSE-310 Example Subsystem Technical Reference Manual
- Arm MPS3 FPGA Prototyping Board Technical Reference Manual
- Corstone-310 on Arm Developer

6.1 Corstone™ SSE-310 FVP memory map overview

This table outlines the main FVP memories and their positions within the memory map.

This memory map includes IDAU security information for memory regions:

Table 6-1: Memory map overview

Row			Size	Description	Alias with	IDAU region values		
ID	From	То			Row ID	Security	IDAUID	NSC
1	0x0000_0000	0x0000_7FFF	32KB	ITCM ⁶	5	NS	0	0
2	0x0000_8000	0x00FF_FFFF	15.9MB	Reserved	-	7		
3	0x0100_0000	0x011F_FFFF	2MB	SRAM (2MB) ⁴	7			
4	0x0120_0000	0x0FFF_FFFF	238MB	Reserved	-	7		
5	0x1000_0000	0x1000_7FFF	32KB	ITCM ⁶	1	S	1	CODE
6	0x1000_8000	0x10FF_FFFF	15.9MB	Reserved	-			NSC
7	0x1100_0000	0x111F_FFFF	2MB	SRAM (2MB) ⁴	3			
8	0x1120_0000	0x1FFF_FFFF	238MB	Reserved	-	7		
9	0x2000_0000	0x2000_7FFF	32KB	DTCM (4 x banks of 8KB) ⁶	15	NS	2	0
10	0x2000_8000	0x20FF_FFFF	15.9MB	Reserved	-	-	-	-
11	0x2100_0000	0x213F_FFFF	4MB	Internal SRAM area (SSE-310 implements 2x2MB) ⁶	17	-	-	-
12	0x2140_0000	0x27FF_FFFF	108MB	Reserved	-	-	-	-
13	0x2800_0000	0x287F_FFFF	8MB	QSPI (only 8MB) ⁴	19	-	-	-
14	0x2880_0000	0x2FFF_FFFF	120MB	Reserved	-	-	-	-
15	0x3000_0000	0x3000_7FFF	32KB	DTCM (4 x banks of 8KB) ⁶	9	S	3	RAM NSC
16	0x3000_8000	0x30FF_FFFF	15.9MB	Reserved	-	-	-	-
17	0x3100_0000	0x313F_FFFF	4MB	Internal SRAM area (SSE-310 implements 2x2MB) ⁶	11	-	-	-
18	0x3140_0000	0x37FF_FFFF	108MB	Reserved	-	-	-	-
19	0x3800_0000	0x387F_FFFF	8MB	QSPI (only 8MB) ⁴	13	-	-	-
20	0x3880_0000	0x3FFF_FFFF	120MB	Reserved	-	-	-	-
21	0x4000_0000	0x47FF_FFFF	128MB	Non-Secure Low Latency Peripheral Region.	23	NS	4	0
22	0x4800_0000	0x4FFF_FFFF	128MB	Non-Secure High Latency Peripheral Region.	24	NS	4	0
23	0x5000_0000	0x57FF_FFFF	128MB	Secure Low Latency Peripheral Region.	21	S	5	0
24	0x5800_0000	0x5FFF_FFFF	128MB	Secure High Latency Peripheral Region.	22	S	5	0
25	0x6000_0000	0x6FFF_FFFF	256MB	DDR4 ⁴	-	NS	6	0
26	0x7000_0000	0x7FFF_FFFF	256MB	DDR4 ⁴	-	S	7	0
27	0x8000_0000	0x8FFF_FFFF	256MB	DDR4 ⁴	-	NS	8	0
28	0x9000_0000	0x9FFF_FFFF	256MB	DDR4 ⁴	-	S	9	0
29	0xA000_0000	0xAFFF_FFFF	256MB	DDR4 ⁴	-	NS	А	0
30	0xB000_0000	0xBFFF_FFFF	256MB	DDR4 ⁴	-	S	В	0
31	0xC000 0000	0xCFFF FFFF	256MB	DDR4 ⁴	-	NS	С	0

Row	Address range				Alias with	IDAU reg	gion value	s
ID	From	То			Row ID	Security	IDAUID	NSC
32	0xD000_0000	0xDFFF_FFFF	256MB	DDR4 ⁴	-	S	D	0
33	0xE000_0000	0xE00F_FFFF	1MB	External Private Peripheral Bus	-	-	Exempt	-
34	0xE010_0000	0xE01F_FFFF	1MB	Reserved	-	NS	Е	0
35	0xE020_0000	0xEFFF_FFFF	254MB	Maps to HMSTEXPPILL expansion interface ⁵	-	NS	E	0
36	0xF000_0000	0xF00F_FFFF	1MB	Reserved	-	-	Exempt	-
37	0xF010_0000	0xF01F_FFFF	1MB	Reserved	-	S	F	0
38	0xF020_0000	0xffff_ffff	254MB	Maps to HMSTEXPPILL expansion interface ⁵	-	S	F	0

6.2 Corstone™ SSE-310 FVP peripherals

The Corstone[™] SSE-310 FVP includes peripherals that the software payload requires to run.

These peripherals are organized in the following layers:

Subsystem

The subsystem peripherals represent peripherals that are present on the SoC.

Board

The board peripherals represent peripherals that may be present on the board onto which the SoC is mounted. The Corstone™ SSE-310 board model is based on the Arm® MPS3 board.

All peripherals that are extensions to the Corstone[™] SSE-310 subsystem are mapped into two key areas of the memory map:

0x4000 0000 to 0x47FF FFFF and 0x4800 0000 to 0x4FFF FFFF

Non-Secure region that maps to the AHB Master Expansion 1 interface.

0x5000 0000 to 0x57FF FFFF and 0x5800 0000 to 0x5FFF FFFF

Secure region that maps to the AHB Master Expansion 1 interface.



Some of the MPS3 Fast Models have minimal implementations. For more information, refer to the documents in the FVP package.

⁴ Security access is controlled by MPC.

⁵ Accesses to these addresses result in an AHB5 error response.

⁶ For security settings, control, and features, refer to the Arm[®] Corstone[™] SSE-310 documentation.

6.2.1 Corstone™ SSE-310 FVP subsystem peripherals non-secure memory map

Non-secure memory map for subsystem peripherals.

Table 6-2: Non-secure subsystem peripherals

Row ID	Address range in no	on-secure region	Size	Description	Modeled in FVP
	From	То			
1	0x4000_0000	0x4000_0FFF	4KB	MHU 0	Not modeled
2	0x4000_1000	0x4000_1FFF	4KB	MHU 1	Not modeled
3	0x4000_2000	0x4000_3FFF	8KB	DMA	DMA-350
4	0x4000_4000	0x4000_4FFF	4KB	NPU APB	Modeled
-	0x4000_5000	0x4001_EFFF	-	Reserved	-
5	0x4001_F000	0x4001_FFFF	4KB	CPUID	Modeled
-	0x4002_0000	0x4007_0000	-	Reserved	-
6	0x4008_0000	0x4008_0FFF	4KB	Non-secure Access Configuration Registers	Modeled
-	0x4008_1000	0x4008_FFFF	-	Reserved	-
7	0x4009_0000	0x4009_3FFF	16KB	CryptoCell312	Not modeled
-	0x4009_4000	0x400F_FFFF	-	Reserved	-
-	0x4010_0000	0x47FF_FFFF	-	Board peripherals	-
8	0x4800_0000	0x4800_0FFF	4KB	Timer 0	Modeled
9	0x4800_1000	0x4800_1FFF	4KB	Timer 1	Modeled
10	0x4800_2000	0x4800_2FFF	4KB	Timer 2	Modeled
11	0x4800_3000	0x4800_3FFF	4KB	Timer 3	Modeled
-	0x4800_4000	0x4801_FFFF	-	Reserved	-
12	0x4802_0000	0x4802_0FFF	4KB	SYSINFO	Modeled
-	0x4802_1FFF	0x4802_EFFF	-	Reserved	-
13	0x4802_F000	0x4802_FFFF	4KB	SLOWCLK Timer	Modeled
-	0x4803_0000	0x4803_FFFF	-	Reserved	-
14	0x4804_0000	0x4804_0FFF	4KB	Non-Secure Watchdog Control Frame	Modeled
15	0x4804_1000	0x4804_1FFF	4KB	Non-Secure Watchdog Refresh Frame	Modeled
-	0x4804_2000	0x480F_FFFF	-	Reserved	-

6.2.2 Corstone[™] SSE-310 FVP subsystem peripherals secure memory map

Secure memory map for subsystem peripherals.

Table 6-3: Secure subsystem peripherals

Row ID	Address range in n	on-secure region	Size	Description	Modeled in FVP	
	From	То				
1	0x5000_0000	0x5000_0FFF	4KB	MHU 0	Not modeled	
2	0x5000_1000	0x5000_1FFF	4KB	MHU 1	Not modeled	
3	0x5000_2000	0x5000_3FFF	8KB	DMA	DMA-350	
4	0x5000_4000	0x5000_4FFF	4KB	NPU APB	Modeled	
-	0x5000_5000	0x5001_EFFF	-	Reserved	-	
5	0x5001_F000	0x5001_FFFF	4KB	CPUID	Modeled	
-	0x5002_0000	0x5007_0000	-	Reserved	-	
6	0x5008_0000	0x5008_0FFF	4KB	Secure Access Configuration Registers	Modeled	
-	0x5008_1000	0x5008_2FFF	-	Reserved	-	
7	0x5008_3000	0x5008_3FFF	4KB	Internal SRAM MPC 0	Modeled	
8	0x5008_4000	0x5008_4FFF	4KB	Internal SRAM MPC 1	Modeled	
-	0x5008_5000	0x5008_FFFF	-	Reserved	-	
9	0x5009_0000	0x5009_3FFF	16KB	CryptoCell312	Not modeled	
-	0x5009_4000	0x500F_FFFF	-	Reserved	-	
-	0x5010_0000	0x57FF_FFFF	-	Board peripherals	-	
10	0x5800_0000	0x5800_0FFF	4KB	Timer 0	Modeled	
11	0x5800_1000	0x5800_1FFF	4KB	Timer 1	Modeled	
12	0x5800_2000	0x5800_2FFF	4KB	Timer 2	Modeled	
13	0x5800_3000	0x5800_3FFF	4KB	Timer 3	Modeled	
-	0x5800_4000	0x5801_FFFF	-	Reserved	-	
14	0x5802_0000	0x5802_0FFF	4KB	SYSINFO	Modeled	
15	0x5802_1000	0x5802_1FFF	4KB	SYSCONTROL	Modeled	
16	0x5802_2000	0x5802_2FFF	4KB	SYS_PPU	Modeled	
17	0x5802_3000	0x5802_3FFF	4KB	CPU0_PPU	Modeled	
-	0x5802_4000	0x5802_6FFF	-	Reserved	-	
18	0x5802_7000	0x5802_7FFF	4KB	CRYPTO_PPU	Not modeled	
19	0x5802_8000	0x5802_8FFF	4KB	MGMT_PPU	Modeled	
20	0x5802_9000	0x5802_9FFF	4KB	DBG_PPU	Modeled	
21	0x5802_A000	0x5802_AFFF	4KB	NPU_PPU	Modeled	
-	0x5802_B000	0x5802_DFFF	-	Reserved	-	
22	0x5802_E000	0x5802_EFFF	4KB	SLOWCLK Watchdog	Modeled	

Row ID	Address range in non-secure region		Size	Description	Modeled in FVP
	From	То			
23	0x5802_F000	0x5802_FFFF	4KB	SLOWCLK Timer	Modeled
-	0x5803_0000	0x5803_FFFF	-	Reserved	-
24	0x5804_0000	0x5804_0FFF	4KB	Secure Watchdog Control Frame	Modeled
25	0x5804_1000	0x5804_1FFF	4KB	Secure Watchdog Refresh Frame	Modeled
-	0x5804_2000	0x580F_FFFF	-	Reserved	-

6.2.3 Corstone™ SSE-310 FVP non-secure expansion peripherals memory map

Non-secure memory map for board peripherals.

Table 6-4: Non-secure board peripherals

Row ID	Address range in non-secure region		Size	Description	Modeled in FVP	
	From	То	1			
1	0x4110_0000	0x4110_0FFF	4KB	GPIO 0	CMSDK GPIO	
2	0x4110_1000	0x4110_1FFF	4KB	GPIO 1	CMSDK GPIO	
3	0x4110_2000	0x4110_2FFF	4KB	GPIO 2	CMSDK GPIO	
4	0x4110_3000	0x4110_3FFF	4KB	GPIO 3	CMSDK GPIO	
5	0x4110_4000	0x4110_4FFF	4KB	USER AHB 0	Not modeled	
6	0x4110_5000	0x4110_5FFF	4KB	USER AHB 1	Not modeled	
7	0x4110_6000	0x4110_6FFF	4KB	USER AHB 2	Not modeled	
8	0x4110_7000	0x4110_7FFF	4KB	USER AHB 3	Not modeled	
-	0x4110_8000	0x413F_FFFF	-	Reserved	-	
9	0x4140_0000	0x414F_FFFF	1MB	Ethernet	SMSC91C111 Ethernet controller	
10	0x4150_0000	0x415F_FFFF	1MB	USB	Dummy stub	
-	0x4160_0000	0x416F_FFFF	-	Reserved	-	
11	0x4170_0000	0x4170_0FFF	4KB	Timing adapter APB0 - FPGA SRAM	Dummy stub	
12	0x4170_1000	0x4170_1FFF	4KB	Timing adapter APB1 - QSPI	Dummy stub	
13	0x4170_2000	0x4170_2FFF	4KB	Timing adapter APB2 - DDR4	Dummy stub	
14	0x4170_3000	0x4170_3FFF	4KB	User APB3	Not modeled	
-	0x4170_4000	0x417F_FFFF	-	Reserved	-	
15	0x4180_0000	0x4180_0FFF	4KB	QSPI Config	Not modeled	
16	0x4180_1000	0x4180_1FFF	4KB	QSPI Write	Not modeled	
-	0x4180_2000	0x47FF_FFFF	-	Reserved	-	

Row ID	Address range in n	on-secure region	Size	Description	Modeled in FVP	
	From	То				
-	0x4800_0000	0x480F_FFFF	-	Subsystem peripherals	-	
-	0x4810_0000	0x491F_FFFF	-	Reserved	-	
17	0x4920_0000	0x4920_0FFF	4KB	FPGA - SBCon I2C (Touch)	Partially modeled	
18	0x4920_1000	0x4920_1FFF	4KB	FPGA - SBCon I2C (Audio Conf)	Dummy stub	
19	0x4920_2000	0x4920_2FFF	4KB	FPGA - PL022 (SPI ADC)	Dummy stub	
20	0x4920_3000	0x4920_3FFF	4KB	FPGA - PL022 (SPI Shield0)	Dummy stub	
21	0x4920_4000	0x4920_4FFF	4KB	FPGA - PL022 (SPI Shield1)	Dummy stub	
22	0x4920_5000	0x4920_5FFF	4KB	SBCon (I2C - Shield0)	Dummy stub	
23	0x4920_6000	0x4920_6FFF	4KB	SBCon (I2C - Shield1)	Dummy stub	
24	0x4920_7000	0x4920_7FFF	4KB	USER APB	Dummy stub	
25	0x4920_8000	0x4920_8FFF	4KB	FPGA - SBCon I2C (DDR4 EEPROM)	Dummy stub	
-	0x4920_9000	0x492F_FFFF	-	Reserved	-	
26	0x4930_0000	0x4930_0FFF	4KB	FPGA - SCC registers	Modeled	
27	0x4930_1000	0x4930_1FFF	4KB	FPGA - I2S (Audio)	Partially modeled	
28	0x4930_2000	0x4930_2FFF	4KB	FPGA - IO (System Ctrl + I/O)	Modeled	
29	0x4930_3000	0x4930_3FFF	4KB	UARTO - UART_F [0]	CMSDK UART	
30	0x4930_4000	0x4930_4FFF	4KB	UART1 - UART_F [1]	CMSDK UART	
31	0x4930_5000	0x4930_5FFF	4KB	UART2 - UART_F [2]	CMSDK UART	
32	0x4930_6000	0x4930_6FFF	4KB	UART3 - UART Shield O	Dummy stub	
33	0x4930_7000	0x4930_7FFF	4KB	UART4 - UART Shield 1	Dummy stub	
34	0x4930_8000	0x4930_8FFF	4KB	UART5 - UART_F [3]	CMSDK UART	
-	0x4930_9000	0x4930_9FFF	4KB	Reserved	-	
35	0x4930_A000	0x4930_AFFF	4KB	CLCD Config Reg	Partially modeled	
36	0x4930_B000	0x4930_BFFF	4KB	RTC	PL031_RTC	

6.2.4 Corstone™ SSE-310 FVP secure expansion peripherals memory map

Secure memory map for board peripherals.

Table 6-5: Secure board peripherals

Row ID	Address range in se	ecure region	Size	Description	Modeled in FVP	
	From	То				
1	0x5110_0000	0x5110_0FFF	4KB	GPIO 0	CMSDK GPIO	
2	0x5110_1000	0x5110_1FFF	4KB	GPIO 1	CMSDK GPIO	
3	0x5110_2000	0x5110_2FFF	4KB	GPIO 2	CMSDK GPIO	
1	0x5110_3000	0x5110_3FFF	4KB	GPIO 3	CMSDK GPIO	
<u>-</u>	0x5110_4000	0x5110_4FFF	4KB	USER AHB 0	Not modeled	
,)	0x5110_5000	0x5110_5FFF	4KB	USER AHB 1	Not modeled	
7	0x5110_6000	0x5110_6FFF	4KB	USER AHB 2	Not modeled	
3	0x5110_7000	0x5110_7FFF	4KB	USER AHB 3	Not modeled	
	0x5110_8000	0x513F_FFFF	-	Reserved	-	
)	0x5140_0000	0x514F_FFFF	1MB	Ethernet	SMSC91C111 Ethernet controller	
LO	0x5150_0000	0x515F_FFFF	1MB	USB	Dummy stub	
	0x5160_0000	0x516F_FFFF	-	Reserved	-	
11	0x5170_0000	0x5170_0FFF	4KB	Timing Adapter APBO - FPGA SRAM	Dummy stub	
12	0x5170_1000	0x5170_1FFF	4KB	Timing Adapter APB1 - QSPI	Dummy stub	
13	0x5170_2000	0x5170_2FFF	4KB	Timing Adapter APB2 - DDR4	Dummy stub	
L4	0x5170_3000	0x5170_3FFF	4KB	User APB3	Not modeled	
	0x5170_4000	0x517F_FFFF	-	Reserved	-	
15	0x5180_0000	0x5180_0FFF	4KB	QSPI Config	Not modeled	
16	0x5180_1000	0x5180_1FFF	4KB	QSPI Write	Not modeled	
	0x5180_2000	0x56FF_FFFF	-	Reserved	-	
17	0x5700_0000	0x5700_0FFF	4KB	SRAM Memory Protection Controller (MPC)	Modeled	
18	0x5700_1000	0x5700_1FFF	4KB	QSPI Memory Protection Controller (MPC)	Modeled	
19	0x5700_2000	0x5700_2FFF	4KB	DDR4 Memory Protection Controller (MPC)	Modeled	
	0x5700_3000	0x57FF_FFFF	-	Reserved	-	
	0x5800_0000	0x5810_1FFF	-	Subsystem peripherals	-	
-	0x5810_2000	0x591F_FFFF	-	Reserved	-	

Row ID	Address range in se	ecure region	Size	Description	Modeled in FVP	
	From	То				
20	0x5920_0000	0x5920_0FFF	4KB	FPGA - SBCon I2C (Touch)	Partially modeled	
21	0x5920_1000	0x5920_1FFF	4KB	FPGA - SBCon I2C (Audio Conf)	Dummy stub	
22	0x5920_2000	0x5920_2FFF	4KB	FPGA - PL022 (SPI ADC)	Dummy stub	
23	0x5920_3000	0x5920_3FFF	4KB	FPGA - PL022 (SPI Shield0)	Dummy stub	
24	0x5920_4000	0x5920_4FFF	4KB	FPGA - PL022 (SPI Shield1)	Dummy stub	
25	0x5920_5000	0x5920_5FFF	4KB	SBCon (I2C - Shield0)	Dummy stub	
26	0x5920_6000	0x5920_6FFF	4KB	SBCon (I2C - Shield1)	Dummy stub	
27	0x5920_7000	0x5920_7FFF	4KB	USER APB	Dummy stub	
28	0x5920_8000	0x5920_8FFF	4KB	DDR4 EEPROM	Dummy stub	
-	0x5920_9000	0x592F_FFFF	-	Reserved	-	
29	0x5930_0000	0x5930_0FFF	4KB	FPGA - SCC registers	Modeled	
30	0x5930_1000	0x5930_1FFF	4KB	FPGA - I2S (Audio)	Partially modeled	
31	0x5930_2000	0x5930_2FFF	4KB	FPGA - IO (System Ctrl + I/O)	Modeled	
32	0x5930_3000	0x5930_3FFF	4KB	UARTO - UART_F [0]	CMSDK UART	
33	0x5930_4000	0x5930_4FFF	4KB	UART1 - UART_F [1]	CMSDK UART	
34	0x5930_5000	0x5930_5FFF	4KB	UART2 - UART_F [2]	CMSDK UART	
35	0x5930_6000	0x5930_6FFF	4KB	UART3 - UART Shield 0	Dummy stub	
36	0x5930_7000	0x5930_7FFF	4KB	UART4 - UART Shield 1	Dummy stub	
37	0x5930_8000	0x5930_8FFF	4KB	UART5 - UART_F [3]	CMSDK UART	
-	0x5930_9000	0x5930_9FFF	4KB	Reserved	-	
38	0x5930_A000	0x5930_AFFF	4KB	CLCD Config Reg	Partially modeled	
39	0x5930_B000	0x5930_BFFF	4KB	RTC	PL031_RTC	

6.2.5 Corstone SSE-310 FVP expansion peripheral interrupt map

Interrupt map at the board layer.

Table 6-6: Interrupt map at the board layer

Interrupt input	Interrupt source
IRQ [32]	System timestamp counter interrupt. Not implemented.
IRQ [33]	UART 0 receive interrupt.
IRQ [34]	UART 0 transmit interrupt.

Interrupt input	Interrupt source
IRQ [35]	UART 1 receive interrupt.
IRQ [36]	UART 1 transmit interrupt.
IRQ [37]	UART 2 receive interrupt.
IRQ [38]	UART 2 transmit interrupt.
IRQ [39]	UART 3 receive interrupt.
IRQ [40]	UART 3 transmit interrupt.
IRQ [41]	UART 4 receive interrupt.
IRQ [42]	UART 4 transmit interrupt.
IRQ [43]	UART 0 combined interrupt.
IRQ [44]	UART 1 combined interrupt.
IRQ [45]	UART 2 combined interrupt.
IRQ [46]	UART 3 combined interrupt.
IRQ [47]	UART 4 combined interrupt.
IRQ [48]	UART overflow (0, 1, 2, 3, 4, and 5).
IRQ [49]	Ethernet.
IRQ [50]	Audio I2S.
IRQ [51]	Touch screen.
IRQ [52]	USB.
IRQ [53]	SPI ADC.
IRQ [54]	SPI (shield 0).
IRQ [55]	SPI (shield 1).
IRQ [56]	Reserved.
IRQ [57]	DMA channel 0 interrupt.
IRQ [58]	DMA channel 1 interrupt.
IRQ [68:59]	Reserved.
IRQ [69]	GPIO 0 combined interrupt.
IRQ [70]	GPIO 1 combined interrupt.
IRQ [71]	GPIO 2 combined interrupt.
IRQ [72]	GPIO 3 combined interrupt.
IRQ [88:73]	GPIO 0 individual interrupts.
IRQ [104:89]	GPIO 1 individual interrupts.
IRQ [120:105]	GPIO 2 individual interrupts.
IRQ [124:121]	GPIO 3 individual interrupts.
IRQ [125]	UART 5 receive interrupt.
IRQ [126]	UART 5 transmit interrupt.
IRQ [127]	UART 5 combined interrupt.
IRQ [130:128]	Reserved.

6.3 Corstone™ SSE-310 FVP peripheral protection controller expansion map

The Corstone[™] SSE-310 FVP implements secure access configuration registers which control security and privileged accesses to peripherals connected to PPC.

Table 6-7: Secure access configuration registers - PPC bits

Bit	MAIN_PPCEXP0 (AHB0)	MAIN_PPCEXP1 (AHB1)	PERIPH_PPCEXP0 (APB0)	PERIPH_PPCEXP1 (APB1)	PERIPH_PPCEXP2 (APB2)
0	GPIO-0	-	Timing adapter APB 0	SBCon I2C (touch screen)	FPGA - SCC registers
1	GPIO-1	-	Timing adapter APB 1	SBCon I2C (audio conf)	FPGA - I2S (audio)
2	GPIO-2	-	Timing adapter APB 2	FPGA PL022 (SPI2 for ADC)	FPGA - GPIO (System Ctrl + I/O)
3	GPIO-3	-	-	FPGA PL022 (SPI Shield0)	UARTO
4	User AHB 0	-	-	FPGA PL022 (SPI Shield1)	UART1
5	User AHB 1	-	-	FPGA SBCon (I2C - Shield0)	UART2
6	User AHB 2	-	-	FPGA SBCon (I2C - Shield1)	UART3 STUB
7	User AHB 3	-	-	Reserved	UART4 STUB
8	USB and ethernet	-	-	FPGA - SBCon I2C (DDR4 EPROM)	UART5
9	-	-	-	-	Reserved
10	-	-	-	-	CLCD config reg
11	-	-	-	-	RTC
12	-	-	-	-	-
13	-	-	-	-	-
14	-	-	-	-	-
15	-	-	-	-	-
PPC IRQ no.	5	6	2	3	4

6.4 Corstone™ SSE-310 FVP memory components

The Corstone[™] SSE-310 FVP includes the following memory components and their security access is controlled by the MPC.

Table 6-8: Memory components

Name	Non-secure address range	Secure alias	Size
SRAM	0x0100_0000 - 0x011F_FFFF	0x1100_0000 - 0x111F_FFFF	2MB
QSPI SRAM	0x2800_0000 - 0x287F_FFFF	0x3800_0000 - 0x387F_FFFF	8MB

Table 6-9: DDR regions

Name	Address range	IDAU region security	Size
DDR0	0x6000_0000 - 0x6FFF_FFFF	NS	256MB
DDR1	0x7000_0000 - 0x7FFF_FFFF	S	256MB
DDR2	0x8000_0000 - 0x8FFF_FFFF	NS	256MB
DDR3	0x9000_0000 - 0x9FFF_FFFF	S	256MB
DDR4	0xA000_0000 - 0xAFFF_FFFF	NS	256MB
DDR5	0xB000_0000 - 0xBFFF_FFFF	S	256MB
DDR6	0xC000_0000 - 0xCFFF_FFFF	NS	256MB
DDR7	0xD000_0000 - 0xDFFF_FFFF	S	256MB

7. Arm[®] Corstone[™]-1000 FVP

This is an example FVP system as specified by the Corstone[™]-1000 architecture and system specifications.

Refer to the Arm Corstone-1000 Technical Overview for more information.



You must have installed the MMEncrypt add-on package to use this FVP. It can be downloaded from Product Download Hub.

7.1 Corstone[™]-1000 FVP modeled components

The following components are present in the Corstone[™]-1000 FVP.

- Host controller:
 - Cortex-A35 64-bit 4x Cluster CPU
 - GIC400
 - Firewall
- MPS3 board:
 - SMSC 91C111 ethernet controller
 - PrimeCell RTC (PL031) module
 - Audio I2S and SBCon I2C as dummy stub modules
 - Two SD cards
 - DRAM 2GB
 - SRAM 32MB
 - PL050 KMI
 - PS2 keyboard
 - SP805 watchdog
- Secure enclave:
 - MO+ CPU
 - CryptoCell312
 - SE Flash (64KB up to 8MB)
 - NVM OTP memory for CC312
 - Firewall



The FVP does not model Arm® CoreSight™ components.

7.2 Run the Corstone[™]-1000 FVP with the software package

This FVP is intended to be used with the Arm reference design software package.

About this task

The User Guide for the software package can be found at User Guide.

Procedure

- 1. To see a list of available configuration parameters, run the FVP with the --list-params option. Many of these parameters help to bring up bare-metal software on the FVP and are not required if the model is run with the Arm® firmware supplied.
- 2. This example command line launches the model with the Arm software package:

```
./FVP Corstone-1000 \
    -\overline{\mathbb{C}} diagnostics=4 \
    -C se.trustedBootROMloader.fname="bl1.bin" \
    -C se.trustedSRAM config=6 \
    -C se.BootROM_config="3"
    -C se.nvm.raw image="cc312_otp.bin" \
    --data board.flash0=corstone1000-aarch64-image-mps3.wic.nopt@0x68050000 \
    -C board.xnvm_size=64 \
-C board.smsc 91c111.enabled=1 \
    -C board.hostbridge.userNetworking=true \
    -C board.se_flash_size=8192 \
    -C board.msd mmc.p mmc file=mmc1.dat \
    -C board.msd_mmc.card_type="SD"
    -C board.msd_mmc.p_fast_access=0 \
-C board.msd_mmc_2.p_mmc_file=mmc2.dat \
-C board.msd_mmc_2.card_type="SD" \
    -C board.msd mmc 2.p fast access=0
    -C board.msd_mmc.p_max_block_count="0xFFFF" \
-C board.msd_mmc_2.p_max_block_count="0xFFFFF"
    -C board.flashloader0.fname="flash0" \
    -C board.flashloader0.fnameWrite="flash0"
```

7.3 Corstone[™]-1000 board peripherals memory and interrupt map

The subsystem model is complemented by a range of peripherals. The board peripherals are representative of peripherals present on the board onto which the SoC is mounted.

Table 7-1: Corstone[™]-1000 board peripherals memory and interrupt map

Component	Base address	Size	IRQ
Ethernet	0x00_4010_0000	1M	116
SCC registers	0x00_4000_0000	4KB	-
IO registers	0x00_4001_0000	4KB	-
SD card 0	0x00_4030_0000	64KB	149
SD card 1	0x00_5000_0000	64KB	147
SE flash	0x00_6001_0000	8MB	-

7.4 Networking on Corstone[™]-1000 FVP

Steps to bring up the network on the FVP.

Procedure

- 1. Set up the TAP interface on the host machine. For information, see TAP/TUN networking in the Fast Models Reference Guide.
- 2. Append the following parameters to the model:
 - -C board.smsc 91c111.enabled=true
 - -C board.hostbridge.interfaceName="<TAP Interface Name>"

8. Juno FVP3 model

This model implements an updated version of the third release of the Juno Arm®v8 platform.

The Juno SoC is described in the Juno Arm Development Platform TRM.

The version number of the model, including the build number, can be obtained by running the model with the --version parameter.

For information about the changes in this release, see the Fast Models Portfolio release notes.

To provide feedback on the product, create a ticket on https://support.developer.arm.com.

8.1 Unimplemented features and model limitations

Some peripherals are unimplemented in the model, and others are implemented with limitations.

The model does not implement the following peripherals that are described in the Juno SoC ADP TRM:

- CoreSight[™] and device discovery ROMs.
- CoreSight[™] devices. The memory area is mapped as a dummy APB region.
- SoC Master signals.
- DFI phy config. It is mapped as a dummy APB region.
- PVT sensors are mapped as DummyAPB peripherals.
- PCle and the associated SMMU, and the associated MSI mechanism.
- USB and the associated SMMU.
- I2C controllers and their associated peripherals.

The following peripherals are implemented but with limitations:

- The Mali[™]-T624 GPU is present in a form that permits a driver to load and make forward progress, but it does not render any output to the target surface or buffer.
- 2 x HDLCD controllers are present but the downstream physical ports and logic that would normally be part of selecting a suitable display format are not modeled. An additional Linux driver is available instead.

8.2 Running the Juno FVP3 model

The model can be run through the Arm DS debug IDE or standalone.



When running the model on a Linux host machine, ensure that it has at least 16GB of RAM, in addition to the normal Fast Models requirements. The Juno platform and model incorporate 8GB of DRAM.

8.2.1 Run the Juno FVP3 model in Arm DS

Arm DS can auto-detect and connect to the Juno FVP and offers access to the big.LITTLE $^{\text{m}}$ cores individually or collectively. It is also possible to connect to the Cortex $^{\text{@}}$ -M3 core in the SCP.

Start the model with the --iris-server option, or the older --cadi-server option, then use **New** > **Model connection** to begin the process of auto-detection.

8.2.2 Run the Juno FVP3 model standalone

The Juno FVP can boot standard software stacks, for example Linux, with minimal modification.

Example command line:

```
$BUILD/Platforms/LISA/CSS/Build_Juno_FVP3/Linux64-Release-GCC-7.3/isim_system \
--plugin $BUILD/PVLIB_HOME/plugins/Linux64_GCC-7.3/Crypto.so \
-C css.aon.scp.ROMloader.fname=juno-scp-rom.bin \
-C board.flashloader0.fname=juno-nor-image.bin \
-C board.base_clk_frequency=0x17D7840 \
-C soc.pl011_uart0.unbuffered_output=1 \
-C soc.pl011_uart1.unbuffered_output=1 \
-C board.pl011_uart1.unbuffered_output=1 \
-C soc.scc.gpr0=0x03000000 \
-C soc.scc.apps_alt_boot=0xBEC0000 \
-C soc.scc.scp_alt_boot=0xABE40000 \
-C board.mmc.p_mmc_file=optional-mmc-card.img \
-C board.virtioblockdevice.image_path=optional-virtio-disk.img \
-C board.smsc_91c111.enabled=1 \
-C board.hostbridge.userNetworking=<0|1> \
-C board.hostbridge.interfaceName=<tap>
```



- juno-scp-rom.bin is included with the model in this release.
- juno-nor-image.bin represents the contents of the NOR flash memory.

In hardware, there is a complex mechanism to present the NOR flash as a USB disk to allow replacement firmware, for example arm-trusted-firmware, boot loader, or Linux kernel, to be pushed to the board. Instead of modeling this, a script, <code>images/create_afs_image.py</code> is included to create the same memory image directly from the firmware components. Any optional MMC image should be less than 2GB.

See User mode networking for more information about networking in Fast Models.

8.2.3 Run the create_afs_image.py script

This topic shows an example command line that boots Linux using U-Boot.

The entry for each component of the NOR image consists of:

- The file on the host machine to add to the image.
- An optional alternative name to use for that file when the NOR metadata is generated. Use a '-' to not have an entry in the metadata at all, or leave blank to use the leaf name of the host file.
- An optional address at which to position the file in the NOR image. Those components
 shown with an address must use that address to place code and data at expected locations.
 Other components can be referenced by name so their address does not need to be fixed.
 Components with no fixed address are allocated sequentially after the previous component.
 There is no intelligent allocation of components to make best use of the available space. A
 warning occurs if the image exceeds the size of the NOR area.

In this command line:

- FW_SW_DIR points to the SOFTWARE directory of a standard Juno firmware bundle, for example those from http://releases.linaro.org/members/arm/platforms/20.01/ and kernel_out_dir is the build output of a Linux kernel.
- juno-fvp.dtb is a modified version of the normal juno.dts that removes the unsupported hardware, for example PCle, USB, and I2C audio, and adds some additional sections, for example the virtio disk and a helper mechanism for the HDLCD output.
 - juno-fvp.dts is included alongside the model in this release and should be used to patch a standard Linux kernel to create the DTB.
- BOOTSCR/uboot-script.img allows you to make permanent changes to the boot sequence programmatically. One required change is typically to tell the kernel to boot from the virtio device /dev/vda instead of a regular disk at /dev/sda. With bigger kernels, it is also necessary to move the device tree up in memory, for example:

```
echo "setenv fdt_addr 83000000" > uboot_script.txt
echo "setenv bootargs \$bootargs root=/dev/vda" >> uboot_script.txt
mkimage -T script -C none -n 'BOOTSCR' -d uboot-script.txt uboot_script.img
```

If your disk image has no partition table, then root=/dev/vda is correct.

If your disk image has a partition table then you need something like root=/dev/vda2 to point at the correct partition to find the root fs. You can check this with:

```
fdisk -l optional-virtio-disk.img
```

• u-boot-saveenv.bin is an optional example of an alternative way to modify U-Boot settings by replacing the region of flash containing the saved U-Boot environment. This is not supplied, but can be created by using the U-Boot commands to modify the environment and save it to another part of memory to be dumped to disk.

8.3 Jump-start the application clusters on bare metal

It is possible to bring the application clusters out of reset without running firmware on the SCP. This is supported using parameters that allow the user to override the default configuration for the SCP control over Cortex®-A53 and Cortex®-A57 cluster reset.

Add the following lines as appropriate to the Juno configuration file:

```
-C css.aon.scp.scp_sc.a53_power_on=15
-C css.aon.scp.scp_sc.a57_power_on=3
```

The parameter is a bitfield describing which of the CPUs to turn on.



If you are using a separate parameter file, the -c is not required. Specify each parameter on a new line in the file.

To supply an image at the same time, add the following:

```
-a css.cluster0.*=<your-image>
```

You can also target cluster1, and optionally any supported cpu in a cluster, for example css.cluster0.cpu0. Because the two clusters and the CPUs within a cluster share a memory interface, this rarely makes a difference.

8.4 Basic setup for the TZC-400 model on bare metal

The default state out of reset for the TZC-400 is to block all accesses to DRAM.

You can configure the TZC-400 through the programmer's view or by using command-line parameters. For many applications, you can ignore TrustZone® security for DRAM. In this case,

you must enable read/write access to DRAM from Secure and Non-Secure world in the application clusters. This can be achieved with the following parameters:

```
-C css.tzc400.rst_gate_keeper=0x0f
-C css.tzc400.rst_region_attributes_0=0xc000000f
-C css.tzc400.rst_region_id_access_0=0xffffffff
```

9. Arm[®] Neoverse[™] N1 edge and Neoverse[™] E1 edge reference design FVPs

This chapter describes the Arm[®] Neoverse[™] N1 edge and Arm[®] Neoverse[™] E1 edge reference design FVPs. These FVPs are collectively referred to as RD-N1-E1-edge FVPs.

A reference design is a collection of resources, including documentation, a software stack, and FVPs, that describe and model the design choices and performance for recommended configurations of a typical Arm®-based subsystem.

The RD-N1-E1-edge FVPs drive system architecture and software standardization. They provide software and binaries of proprietary firmware that reduce the amount of work that is required for SoC development.



Arm is working to make more content available for these FVPs. To find out more about reference designs, or to contact Arm about them, see Neoverse Reference Design.

9.1 About the RD-N1-E1 FVPs

The RD-N1-E1-edge FVPs model many of the Arm® IP components in the RD-N1-E1-edge design.

The RD-N1-E1-edge FVPs model the following RD-N1-E1-edge configurations:

Config1

N1 2xMP4, 512KB L2 cache per core, 4x2 mesh, 2xDMC.

Config2

E1 2xMP8, 256KB L2 cache per core, 4x2 mesh, 2xDMC.

Config3

Dual-chip. Two Config1 subsystems linked by CMN-600 CML.

The diagrams in 9.2 Block diagrams for RD-N1-E1-edge on page 69 show the IP components that RD-N1-E1-edge describes. Not all of these components are modeled by these FVPs. The following components are modeled:

- N1 2xMP4 or F1 2xMP8 cores.
- System Control Processor (SCP).
- Management Control Processor (MCP).
- CMN-600.

- Arm® Neoverse™ N1 edge and Neoverse™ E1 edge reference design
- Multiple NIC-450 interconnects, although NIC-450 is replaced with a simple bus model.
- Memory access path towards DRAM, including DMC-620 memory controllers.

The following components are not modeled:

- CoreSight[™] SoC.
- ELA-500.
- USB.

9.2 Block diagrams for RD-N1-E1-edge

The following diagrams show the composition of RD-N1-E1-edge systems.

Figure 9-1: Block diagram for Neoverse N1 edge reference design





Figure 9-2: Block diagram for Neoverse E1 edge reference design



9.3 RD-N1-E1 FVP peripherals

The RD-N1-E1-edge FVPs include peripherals that the software payload requires to run.

These peripherals are organized in two layers:

SoC

The SoC peripherals represent peripherals that may be added to a compute subsystem in a SoC design.

Board

The board peripherals represent peripherals that may be present on the board onto which the SoC is mounted.

The RD-N1-E1-edge SoC model and board model are based on the Juno Arm® Development Platform (ADP).

In Config3, each compute subsystem has its own SoC and board layers. In this two-chip configuration, each chip is assigned the following memory regions:

Chip 0

0x000 0000 0000-0x3FF FFFF FFFF

Chip 1

0x400 0000 0000-0x7FF FFFF FFFF

A sideband communication channel is required to coordinate multi-chiplet software boot over CMN-600. The FVP implements this using the MHU device, but Arm recommends using a solution such as I2C in hardware.

9.3.1 Memory map for RD-N1-E1-edge FVP SoC peripherals

This table shows the memory map for the SoC peripherals in the RD-N1-E1-edge FVPs.



The SoC peripherals area in the RD_N1_E1_edge memory map is mapped to an Expansion AXI region. Therefore, these mappings are not defined in the reference design.

Table 9-1: SoC peripherals memory map

Name	Base address	Size	Description
SMC interface	0x00_0800_0000	368MB	Routed to board
SMMUv3	0x00_2B40_0000	1MB	-
PCle config	0x00_6000_0000	16MB	-
PCle memory	0x00_7000_0000	132MB	-
DMA MMU-400	0x00_7FB0_0000	64KB	-
HDLCD1 MMU-400	0x00_7FB1_0000	64KB	-
HDLCD0 MMU-400	0x00_7FB2_0000	64KB	-
DDR3 PHY 0	0x00_7FB6_0000	64KB	Dummy APB
DDR3 PHY 1	0x00_7FB7_0000	64KB	Dummy APB
DDR3 PHY 2	0x00_7FB8_0000	64KB	Dummy APB
DDR3 PHY 3	0x00_7FB9_0000	64KB	Dummy APB
SoC interconnect NIC-400 GPV	0x00_7FD0_0000	1MB	-
Surge detector	0x00_7FE5_0000	4KB	Dummy APB
TRNG	0x00_7FE6_0000	4KB	-
Trusted non- volatile counters	0x00_7FE7_0000	4KB	-
Trusted Root-Key storage	0x00_7FE8_0000	4KB	-
Secure I2C	0x00_7FE9_0000	256B	A Secure I2C component does not exist in the FVP. Instead, a PLO61_GPIO is mapped as a dummy component. It is not functional as a GPIO.
DMA non-secure	0x00_7FF0_0000	4KB	-

Name	Base address	Size	Description
DMA secure	0x00_7FF1_0000	4KB	-
HDLCD1	0x00_7FF5_0000	4KB	-
HDLCD0	0x00_7FF6_0000	4KB	-
UART 1	0x00_7FF7_0000	4KB	-
UART 0	0x00_7FF8_0000	4KB	-
12S	0x00_7FF9_0000	1KB	An I2S component does not exist in the FVP. Instead, a PLO61_GPIO is mapped as a dummy component. It is not functional as a GPIO.
I2C	0x00_7FFA_0000	0x256B	An I2C component does not exist in the FVP. Instead, a PL061_GPIO is mapped as a dummy component. It is not functional as a GPIO.
PL352	0x00_7FFD_0000	4KB	PL354
AP configuration	0x00_7FFE_0000	4KB	GPR
System override registers	0x00_7FFF_0000	4KB	-
PCIe memory	0x05_0000_0000	12GB	-



The following devices are discoverable on the PCle bus:

- Virtio block device x 2.
- AHCI controller with attached SATA disk.

9.3.2 Memory map for RD-N1-E1-edge FVP board peripherals

This table shows the memory map for the board peripherals in the RD-N1-E1-edge FVPs.



The board peripherals area in the RD_N1_E1_edge memory map is mapped to an Expansion AXI region. Therefore, these mappings are not defined in the reference design.

Table 9-2: Board peripherals memory map

Name	Base address	Size	Description
NOR Flash 0	0x00_0800_0000	64MB	-
NOR Flash 1	0x00_0C00_0000	64MB	-
NOR Flash 2	0x00_1000_0000	64MB	-
Ethernet	0x00_1800_0000	64MB	SMSC 91C111
System registers	0x00_1C01_0000	64KB	-
MCI	0x00_1C05_0000	64KB	PL180
KMI 0	0x00_1C06_0000	64KB	PL050
KMI 1	0x00_1C07_0000	64KB	PL050
UART 0	0x00_1C09_0000	64KB	PL011

Name	Base address	Size	Description	
UART 1	0x00_1C0A_0000	64KB	PLO11	
Watchdog	0x00_1C0F_0000	64KB	SP805	
Dual timer	0x00_1C11_0000	64KB	SP804	
Virtio block device	0x00_1C13_0000	64KB	-	
Virtio net device	0x00_1C15_0000	64KB	-	
RTC	0x00_1C17_0000	64KB	PLO31	
GPIO 0	0x00_1C1D_0000	64KB	PL061_GPIO is mapped as a dummy component in the FVP. It is not functional as a GPIO.	
GPIO 1	0x00_1C1E_0000	64KB	PLO61_GPIO is mapped as a dummy component in the FVP. It is not functional as a GPIO.	
DRAM	0x00_8000_0000	2GB	-	
DRAM	0x80_8000_0000	6GB	-	

9.3.3 Interrupt maps for RD-N1-E1-edge FVP

These tables show the interrupt IDs and sources for the FVP peripherals.

Table 9-3: Interrupt map at the SoC layer

Interrupt ID	Source	Description
147	UART 0	-
148	UART 1	-
171	TRNG	-

Table 9-4: Interrupt map at the board layer

Interrupt ID	Source	Description
111	Ethernet	-
132	RTC	-
133	UART 0	-
134	UART 1	-
140	VFS2	-
202	Virtio	-
204	Virtio net device	-
228	Watchdog	-
229	KMI 0	-
230	Dual timer	Interrupts 0 and 1
231	System registers ethernet IRQ	-

10. Arm[®] Neoverse[™] N2 reference design FVP

The Arm® Neoverse[™] N2 reference design (RD-N2) Fixed Virtual Platform (FVP) models much of the Arm® IP in RD-N2. The FVP enables partners to develop ahead of hardware availability and to explore the design from a software perspective.

The FVP is used with the RD-N2 software package. For instructions on setting up and running the FVP, see the RD-N2 Software Bundle Readme.

10.1 About the RD-N2 FVP

The RD-N2 FVP models CFG32C4M, which is a single-chiplet system with the number of Arm[®] Neoverse[™] N2 cores reduced to 16.

The FVP models the following IP components:

- Arm[®] Neoverse[™] N2 MP1 cores.
- CMN-700.
- Multiple NIC-450 interconnects.
- GIC-700.
- MMU-700.
- Arm® Cortex®-M7 SCP and MCP cores.



The FVP does not model every component that RD-N2 describes. For example, the FVP does not model the CoreSight[™] technology components.

The RD-N2 FVP drives system architecture and software standardization. The models provide software and binaries of proprietary firmware that reduce the amount of work that is required for SoC development.

10.2 RD-N2 FVP peripherals

The RD-N2 FVP includes peripherals that the software payload requires to run.

The SoC peripherals area and board peripherals area in the RD-N2 memory map are mapped to an expansion AMBA® AXI region. Therefore, these mappings are not defined in the reference design.

The peripherals are organized into two layers:

SoC

The SoC peripherals represent peripherals that might be added to a compute subsystem in an SoC design. The RD-N2 SoC model is based on the Juno Arm® Development Platform (ADP).

Board

The board peripherals represent peripherals that might be present on the board onto which the SoC is mounted. The RD-N2 board model is based on the Juno ADP.

10.2.1 Memory map for RD-N2 FVP SoC peripherals

This table shows the memory map for the SoC peripherals in the RD-N2 FVP.

Table 10-1: RD-N2 FVP SoC peripherals

Name	Base address	Size	Description
SMC0 interface	0x00_0800_0000	64MB	Routed to the board.
SMC1 interface	0x10_5000_0000	256MB	Routed to the board.
PCIe config	0x10_1000_0000	256MB	-
PCIe memory	0x00_6000_0000	512MB	-
DMA MMU-500	0x00_E00_0000	64KB	-
HDLCD1 MMU-500	0x00_E01_0000	64KB	-
HDLCD0 MMU-500	0x00_E02_0000	64KB	-
SoC interconnect NIC-400 GPV	0x00_ED0_0000	1MB	-
Surge detector	0x00_EE5_0000	4KB	Dummy APB.
TRNG	0x00_EE6_0000	4KB	-
Trusted non-volatile counters	0x00_EE7_0000	4KB	-
Trusted root-key storage	0x00_EE8_0000	4KB	-
Secure I2C	0x00_EE9_0000	512 bytes	There is no Secure I2C component in the FVP. Instead, a PL061 GPIO is mapped as a dummy component.
DDR PHY 0-31	0x00_EB0_0000	2MB	Dummy APB.
DMA secure	0x00_EF0_0000	64KB	-
DMA non-secure	0x00_EF1_0000	64KB	-
PCIE macro	0x00_EF2_0000	64KB	-
PCIE root port	0x00_EF3_0000	64KB	-
HDLCD1	0x00_EF5_0000	4KB	-
HDLCD0	0x00_EF6_0000	4KB	-
UART 0	0x00_EF7_0000	4KB	-
UART 1	0x00_EF8_0000	4KB	-
12S	0x00_EF9_0000	1KB	There is no I2S component in the FVP. Instead, a PLO61 GPIO is mapped as a dummy component.
12C	0x00_EFA_0000	256 bytes	There is no I2C component in the FVP. Instead, a PLO61 GPIO is mapped as a dummy component.

Name	Base address	Size	Description
PL354	0x00_EFD_0000	64KB	Arm® PrimeCell SMC dual SRAM memory interface (PL354).
System override registers	0x00_EFF_0000	64KB	-
AP configuration	0x00_EFE_0000	64KB	Granular Power Requester (GPR).

10.2.2 Memory map for RD-N2 FVP board peripherals

This table shows the memory map for the board peripherals in the RD-N2 FVP.

Table 10-2: RD-N2 FVP board peripherals

Name	Base address	Size	Description
NOR flash 0	0x00_0800_0000	64MB	-
NOR flash 1	0x10_5000_0000	64MB	-
NOR flash 2	0x10_5400_0000	64MB	-
Ethernet	0x10_5C00_0000	64MB	Non-PCI Ethernet controller (SMSC 91C111)
System registers	0x00_0C01_0000	64KB	-
SP810 Sysctrl	0x00_0C02_0000	64KB	-
MCI	0x00_0C05_0000	64KB	Arm® PrimeCell Multimedia Card Interface (PL180)
KMI 0	0x00_0C06_0000	64KB	Arm® PrimeCell PS2 Keyboard/Mouse Interface (PL050)
KMI 1	0x00_0C07_0000	64KB	Arm® PrimeCell PS2 Keyboard/Mouse Interface (PL050)
UART 0	0x00_0C09_0000	64KB	Arm® PrimeCell UART (PL011)
UART 1	0x00_0C0A_0000	64KB	Arm® PrimeCell UART (PL011)
Watchdog	0x00_0C0F_0000	64KB	Arm® Watchdog Module (SP805)
Dual timer	0x00_0C11_0000	64KB	Arm® Dual-Timer Module (SP804)
Virtio block device	0x00_0C13_0000	64KB	-
Virtio net device	0x00_0C15_0000	64KB	-
GPIO 2Wire (DVI)	0x00_0C16_0000	64KB	Arm® PrimeCell General Purpose Input/Output (PL061)
RTC0	0x00_0C17_0000	64KB	Arm® PrimeCell Real Time Clock (PL031)
RTC1	0x00_0C18_0000	64KB	Arm® PrimeCell Real Time Clock (PLO31)
GPIO 0	0x00_0C1D_0000	64KB	Arm® PrimeCell General Purpose Input/Output (PL061)
GPIO 1	0x00_0C1E_0000	64KB	Arm® PrimeCell General Purpose Input/Output (PL061)
DRAM	0x00_8000_0000	2GB	-
DRAM	0x80_8000_0000	6GB	-

10.2.3 Interrupt maps for RD-N2 FVP

These tables show the interrupt IDs and sources for the FVP peripherals.

Table 10-3: Interrupt map at the SoC layer

Interrupt ID	Source
403	UART 0
404	UART 1
427	TRNG

Table 10-4: Interrupt map at the board layer

Interrupt ID	Source	
387	RTC1	
388	RTC0	
389	UARTO (board)	
390	UART1 (board)	
391	KMI1	
392	GPIO0	
393	GPIO1	
394	I2C GPIO	
395	MCIINTRO	
396	MCIINTR1	
397	SMSC 91C111	
405	HDLCD controller 0	
406	SMC PL354 interface 0	
407	SMC PL354 interface 1	
413	HDLCD controller 1	
414	SMMU combined Secure interrupt	
415	SMMU combined Non-secure interrupt	
418-425	DMA0 IRQ7-0	
426	DMA0 IRQ abort	
428-435	DMA1 IRQ7-0	
436	DMA1 IRQ abort	
458	Virtio block device	
460	Virtio net	
483	RTCC	
484	WDT	
485	KMI0	
486	Dual timer	
487	System registers	
488	System register - USB	

Interrupt ID	Source		
489	System register – Tile		
490	System register – Push button		
491	System register - Ethernet		

11. Arm[®] Neoverse[™] V1 reference design FVP

To develop ahead of hardware availability and to explore the design from a software perspective, the Fixed Virtual Platform (FVP) models many of the Arm[®] IP in the RD-V1 design.

11.1 About the RD-V1 FVP

Two configurations of RD-V1 are supported.

- RD-V1 FVP models Config-M, a single-chiplet system with 16 Arm[®] Neoverse[™] V1 cores.
- RD-V1 quad-chiplet FVP models a reduced-size variant of Config-XL, consisting of four compute subsystems linked by CMN-650 CML. It provides a functional model of a quad-chiplet system. Each subsystem contains four Arm[®] Neoverse[™] V1 cores, for a total of 16 cores in the FVP (at full size, Config-XL has 4 x 32 cores).

The FVP models the following IP components:

- Arm[®] Neoverse[™] V1 MP1.
- GIC-700.
- MMU-600.
- SCP.
- MCP.
- CMN-650.
- Multiple NIC-450 interconnects.
- Memory access path towards DRAM which includes a TrustZone® controller.



The FVP does not model every component that RD-V1 describes. For example, it does not model the CoreSight[™] technology components.

The RD-V1 FVP drives system architecture and software standardization. The models provide software and binaries of proprietary firmware that reduce the amount of work that is required for SoC development.

11.2 RD-V1 FVP peripherals

The RD-V1 FVP includes peripherals that the software payload requires to run.

These peripherals are organized in two layers:

SoC

The SoC peripherals represent peripherals that can be added to a compute subsystem in a SoC design. The Arm® Neoverse™ V1 reference design SoC model is based on the Juno Arm Development Platform (ADP).

Board

The board peripherals represent peripherals that can be present on the board onto which the SoC is mounted. The RD-V1 board model is based on the Juno Arm Development Platform (ADP).

In the quad-chiplet system, each compute subsystem has SoC and Board layers dedicated to that subsystem. Addressing for each chip is defined in chapter 7.1, AP memory map, in the Arm[®] Neoverse[™] V1 reference design Software Developer Guide.

Chip 0	0x000_0000_0000-0x3FF_FFFF_FFFF
Chip 1	0x400_0000_0000-0x7FF_FFFF_FFFF
Chip 2	0x800_0000_0000-0xBFF_FFFF_FFFF
Chip 3	0xC00_0000_0000-0xFFF_FFFF_FFFF

A sideband communication channel is required to coordinate multi-chiplet software boot over CMN-650. The FVP implements this using the MHU device, but Arm recommends using a solution such as I^2C in hardware.

Related information

Arm Neoverse v1 reference design Software Developer Guide

11.2.1 Memory map for RD-V1 FVP SoC peripherals

This table shows the memory map for the SoC peripherals in the RD-V1 FVP.



The following devices are discoverable on the PCle bus:

- Virtio block device x 2.
- AHCI controller with attached SATA disk.

Table 11-1: SoC peripherals

Name	Base address	Size	Description
SMC interface	0x00_0800_0000	368MB	Routed to Board
SMMUv3	0x00_2B40_0000	1MB	-
PCle Config	0x00_6000_0000	16MB	-

Name	Base address	Size	Description
PCIe Memory	0x00_7000_0000	132MB	-
DMA MMU-400	0x00_7FB0_0000	64KB	-
HDLCD1 MMU-400	0x00_7FB1_0000	64KB	-
HDLCD0 MMU-400	0x00_7FB2_0000	64KB	-
DDR3 PHY 0	0x00_7FB6_0000	64KB	Dummy APB
DDR3 PHY 1	0x00_7FB7_0000	64KB	Dummy APB
DDR3 PHY 2	0x00_7FB8_0000	64KB	Dummy APB
DDR3 PHY 3	0x00_7FB9_0000	64KB	Dummy APB
SoC Interconnect NIC-400 GPV	0x00_7FD0_0000	1MB	-
Surge detector	0x00_7FE5_0000	4KB	Dummy APB
TRNG	0x00_7FE6_0000	4KB	-
Trusted Non-volatile counters	0x00_7FE7_0000	4KB	-
Trusted Root-Key storage	0x00_7FE8_0000	4KB	-
Secure I2C	0x00_7FE9_0000	256B	A Secure I2C component does not exist in the FVP. Instead, a PL061_GPIO is mapped.
DMA Non-secure	0x00_7FF0_0000	4KB	-
DMA Secure	0x00_7FF1_0000	4KB	-
HDLCD1	0x00_7FF5_0000	4KB	-
HDLCD0	0x00_7FF6_0000	4KB	-
UART 1	0x00_7FF7_0000	4KB	-
UART 0	0x00_7FF8_0000	4KB	-
12S	0x00_7FF9_0000	1KB	An I2S component does not exist in the FVP. Instead, a PL061_GPIO is mapped.
12C	0x00_7FFA_0000	256B	An I2C component does not exist in the FVP. Instead, a PL061_GPIO is mapped.
PL352	0x00_7FFD_0000	4KB	PL354
AP configuration	0x00_7FFE_0000	4KB	GPR
System override Registers	0x00_7FFF_0000	4KB	-
PCle Memory	0x05_0000_0000	12GB	-

11.2.2 Memory map for RD-V1 FVP board peripherals

This table shows the memory map for the board peripherals in the RD-V1 FVP.



The SoC peripherals area and board peripherals area in the RD-V1 memory map are mapped to an Expansion AXI region. Therefore, these mappings are not defined in the reference design.

Table 11-2: Board peripherals

Name	Base address	Size	Description
NOR Flash 0	0x00_0800_0000	64MB	-
NOR Flash 1	0x00_0C00_0000	64MB	-
NOR Flash 2	0x00_1000_0000	64MB	-
Ethernet	0x00_1800_0000	64MB	SMSC 91C111
System registers	0x00_1C01_0000	64KB	-
MCI	0x00_1C05_0000	64KB	PL180
KMI 0	0x00_1C06_0000	64KB	PL050
KMI 1	0x00_1C07_0000	64KB	PL050
UART 0	0x00_1C09_0000	64KB	PL011
UART 1	0x00_1C0A_0000	64KB	PLO11
Watchdog	0x00_1C0F_0000	64KB	SP805
Dual Timer	0x00_1C11_0000	64KB	SP804
Virtio Block Device	0x00_1C13_0000	64KB	-
Virtio Net Device	0x00_1C15_0000	64KB	-
RTC	0x00_1C17_0000	64KB	PL031
GPIO 0	0x00_1C1D_0000	64KB	PL061_GPIO
GPIO 1	0x00_1C1E_0000	64KB	PL061_GPIO
DRAM	0x00_8000_0000	2GB	-
DRAM	0x80_8000_0000	6GB	-

11.2.3 Interrupt maps for RD-V1 FVP

These tables show the interrupt IDs and sources for the FVP peripherals.

Table 11-3: Interrupt map at the SoC layer

Interrupt ID	Source	Description
147	UART 0	-
148	UART 1	-
171	TRNG	-

Table 11-4: Interrupt map at the board layer

Interrupt ID	Source	Description
111	Ethernet	-
132	RTC	-
133	UART 0	-
134	UART 1	-
140	VFS2	-
202	Virtio	-

Interrupt ID	Source	Description
204	Virtio net device	-
228	Watchdog	-
229	KMI 0	-
230	Dual Timer	Interrupts 0 and 1
231	System registers Ethernet IRQ	-

12. Configurable PCIe hierarchy

Configurable PCIe hierarchy allows you to create a customized PCIe hierarchy based on a JSON-formatted file.

To use it, add the following parameter to the command line before running the model, specifying the path to the PCIe hierarchy file:

```
-C pci.hierarchy_file_name=/path/to/hierarchy.json
```

12.1 JSON format for the hierarchy

To represent an endpoint device, a root port, or a switch, use the following JSON format.

An endpoint device is represented in the following format:

```
"<device_type>/<device_name>": {
    "parameter1":<parameter_value>
    "parameter2":<parameter_value>
    " ... ":< ... >
}
```

A root port is represented in the following format, where a __downstream__ parameter denotes a device connected downstream of the port:

A switch is represented in the following format, where a __downstream__<device_number> parameter denotes the device connected downstream of the switch, with the downstream port at device number <device number> on the switch's internal bus:

12.2 Common PCle endpoint parameters

A PCIe endpoint is the common PCIe frontend for all endpoint-type devices in the hierarchy, namely AHCI controller, host bridge, and SMMU test engine, which are described later in this chapter.

The following table describes the parameters for PCle-related features of endpoints:

Table 12-1: Common endpoint parameters

Parameter	Description	Type	Range
device	Device number of the endpoint.	int	0-31
function	Function number for the endpoint.	int	0-7
vendor_id	PCI vendor ID.	int	0-0xFFFE
device_id	PCI device ID.	int	0-0xFFFE
base_class	PCI base class.	int	0-255
sub_class	PCI sub class.	int	0-255
bar0_64bit	If BAR 0 is 64 bits wide, if region size is nonzero.	bool	-
bar1_64bit	If BAR 1 is 64 bits wide, if region size is nonzero.	bool	-
bar2_64bit	If BAR 2 is 64 bits wide, if region size is nonzero.	bool	-
bar3_64bit	If BAR 3 is 64 bits wide, if region size is nonzero.	bool	-
bar4_64bit	If BAR 4 is 64 bits wide, if region size is nonzero.	bool	-
bar0_log2_size	Log2 of the size of the region pointed to by BAR 0. Zero is reserved which means bar is not used 7 .	int	0-63
bar1_log2_size	Log2 of the size of the region pointed to by BAR 1. Zero is reserved which means bar is not used.	int	0-63
bar2_log2_size	Log2 of the size of the region pointed to by BAR 2. Zero is reserved which means bar is not used.	int	0-63
bar3_log2_size	Log2 of the size of the region pointed to by BAR 3. Zero is reserved which means bar is not used.	int	0-63
bar4_log2_size	Log2 of the size of the region pointed to by BAR 4. Zero is reserved which means bar is not used.	int	0-63

⁷ Parameter value is fixed and cannot be overridden.

Parameter	Description	Туре	Range
bar5_log2_size	Log2 of the size of the region pointed to by BAR 5. Zero is reserved which means bar is not used.	int	0-63
uses_interrupt	Enable support for legacy interrupts.	bool	-
interrupt_pin_index	Interrupt pin used by this function. 1 is INTA, 2 is INTB, 3 is INTC, 4 is INTD.	int	1-4
multi_function	Set to true if this endpoint is part of a multi-function device.	bool	-
pcie_version	PCle version, bits[3:0] in capabilities register. 1 is PCle 3.0. 2 is PCle 4.0.	int	1-15
prog_iface	PCI programming interface.	int	0-15
rev_id	PCI revision ID.	int	0-15
subsys_id	PCI subsystem ID.	int	0-0xFFFE
subsys_vendor_id	PCI subsystem vendor ID.	int	0-0xFFFE
express_capability_device_type	PCI Express Capabilities Device Type, bits[7:4] in capabilities register. 0 is PCle EndPoint, 9 is RCiEP.	int	0-15
msix_support	Enable device support for MSI-X.	bool	-
msix_pba_bar	BAR used by MSI-X pending bit array.	int	0-5
msix_table_bar	BAR used by MSI-X table.	int	0-5
msix_table_size	Size of tables for MSI-X.	int	0-2048
power_mgmt_capability	Device supports power-management capabilities.	bool	-
pasid_supported	If set, then the PCIe device can emit PASID (SubstreamIDs).	bool	-
ext_fmt_field_supported	Enable extended format field support.	bool	-
extended_tag_supported	Extended tag field support.	bool	-
link_port_number	Port number for PCIe link.	int	0-255
pri_supported	If set, then the PCIe function supports Page Request Interface (requires ATS).	bool	-
rber_supported	Enable role-based error reporting.	bool	-
slot_and_root_status_msi_idx	MSI index for reporting slot and root status changes.	int	0-2047
tag_10bit_completer_supported	Enable 10-bit tag completer support.	bool	-
tag_10bit_requester_supported	Enable 10-bit tag requester support.	bool	-
aspm_optionality_compliant	Enable ASPM optionality compliance.	bool	-
ats_supported	If set, then the PCIe function supports Address Translation Services (ATS).	bool	-

12.3 AHCI controller parameters

The Advanced Host Controller Interface (AHCI), is a technical standard for an interface that enables software to communicate with Serial ATA (SATA) devices.

Default values for endpoint parameters:

• device: 0

- function: 0
- vendor id: 0xABC*
- device_id: 0xACED*
- base class: 0x1* (device class for mass storage)
- sub class: 0x6* (sub class for SATA)
- bar0 64bit: false
- bar1 64bit: false
- bar2 64bit: false
- bar3_64bit: false
- bar4 64bit: false
- bar0_log2_size: 13
- bar1_log2_size: 13
- bar2_log2_size: 12
- bar3_log2_size: 13
- bar4_log2_size: 12
- bar5_log2_size: 13
- uses interrupt: false*
- interrupt_pin_index: 1
- multi function: false
- pcie version: 2
- prog iface: 0x1*
- rev id: 0x1*
- subsys id: 0x2*
- subsys_vendor_id: 0x13B5*
- express capability device type: 0
- msix support: true*
- msix pba bar: 4*
- msix table bar: 2*
- msix_table_size: 1*
- power_mgmt_capability: true
- pasid supported: false
- ext fmt field supported: true
- extended_tag_supported: true
- link_port_number: 0

- pri_supported: false
- rber supported: true
- slot_and_root_status_msi_idx: 0
- tag 10bit completer supported: true
- tag 10bit requester supported: true
- aspm_optionality_compliant: true
- ats_supported: false



* indicates parameter values that are fixed and cannot be overridden.

Table 12-2: AHCI parameters and their default values

Parameter	Description	Default value
force_mode	Force disk to report support for at most PIO/DMA/NCQ mode (only for testing/bring-up purposes). PIO mode is always supported. Use NCQ for maximum performance.	"NCQ"
	Comma-separated list of 0-32 disk images. Each image represents one SATA disk which is connected to one port of the AHCI controller. Empty list elements are allowed and result in a SATA port that has no disk attached. An empty string (default) means one SATA port with no disk attached.	ш
	Do host I/O in a background thread asynchronously. Enabling this parameter makes the simulation non- deterministic and may or may not improve performance.	false

Example

```
"ahci/ahci0": {
    "device": 10,
    "function": 0,
    "image_path": "/path/to/image",
    "express_capability_device_type": 9
}
```

12.4 Host bridge parameters

On real systems, the host bridge connects the tree of PCI buses, which are internally connected with PCI-to-PCI bridges, to the rest of the system. On FVPs, it is merely a placeholder representation, and does not provide any functionality.

Default values for endpoint parameters:

- device: 0
- function: 0
- vendor_id: 0x13B5

- device_id: 0
- base class: 0x6*
- sub class: 0
- bar0 64bit: false
- bar1_64bit: false
- bar2 64bit: false
- bar3 64bit: false
- bar4 64bit: false
- bar0_log2_size: 12
- bar1 log2 size: O
- bar2_log2_size: 0
- bar3_log2_size: O
- bar4_log2_size: 0
- bar5_log2_size: O
- uses_interrupt: false
- interrupt_pin_index: 1
- multi function: false
- pcie version: 2
- prog iface: 0xf
- rev id: 0xf
- subsys id: 0xf
- subsys vendor id: 0x13B5
- express capability device type: 9
- msix_support: false
- msix pba bar: 6
- msix table bar: 6
- msix_table_size: 1
- power_mgmt_capability: true
- pasid_supported: false
- ext fmt field supported: true
- extended_tag_supported: true
- link port number: O
- pri supported: true
- rber_supported: true

- slot and root status msi idx: 0
- tag 10bit completer supported: true
- tag 10bit requester supported: true
- aspm optionality compliant: true



* indicates parameter values that are fixed and cannot be overridden.

Example

```
"hostbridge/hb": {
    "device": 0,
    "function": 0,
}
```

12.5 SMMU test engine parameters

SMMUv3TestEngine is a PCle device used to generate various stimuli that can help test SMMU integration in the system.

Default values for endpoint parameters:

- device: 0
- function: 0
- vendor id: 0x13B5*
- device id: 0xFF80
- base class: 0xFF*
- sub class: 0
- bar0 64bit:true
- bar1 64bit: false
- bar2_64bit: true
- bar3_64bit: false
- bar4_64bit:true
- bar0 log2 size: 18
- bar1 log2 size: 0
- bar2_log2_size: 15*
- bar3 log2 size: 0
- bar4 log2 size: 12*

- bar5 log2 size: O
- uses interrupt: false
- multi function: false
- pcie version: 2
- prog iface: 0x0
- rev id: 0xf
- subsys id: 0x0
- subsys vendor id: 0x13B5*
- express_capability_device_type: 9
- msix support: true
- msix_pba_bar: 4
- msix_table_bar: 2
- msix table size: 2048
- power_mgmt_capability: true
- pasid supported: false
- ext_fmt_field_supported: true
- extended tag supported: true
- link port number: 0
- pri_supported: true
- rber_supported: true
- slot_and_root_status_msi_idx: 0
- tag 10bit completer supported: true
- tag 10bit requester supported: true
- aspm_optionality_compliant: true



* indicates parameter values that are fixed and cannot be overridden.

Example

```
"smmuv3testengine/smmute": {
    "device": 0,
    "function": 0,
}
```

12.6 Root port parameters

The following root port parameters are available.

Table 12-3: Root port parameters

Parameter	Description	Туре	Range	Default value
device_number	Device number on this bus.	int	0-31	0
device_id	PCI device ID.	int	O-0xfffe	0xdef
vendor_id	PCI vendor ID.	int	O-0xfffe	0x13B5
acs_supported	Access control services supported.	bool	-	false
aspm_optionality_compliant	Enable ASPM optionality compliance.	bool	-	true
ext_fmt_field_supported	Enable extended format field support.	bool	-	true
extended_tag_supported	Extended tag field support.	bool	-	true
link_port_number	Port number for PCIe link.	int	0-255	0
pcie_version	PCle version, bits[3:0] in capabilities register. 1 is PCle 3.0. 2 is PCle 4.0.		1-15	2
rber_supported	Enable role-based error reporting.	bool	-	true
slot_and_root_ status_msi_idx	MSI index for reporting slot and root status changes.	int	0-2047	0
tag_10bit_completer_ supported	Enable 10-bit tag completer support.	bool	-	true
tag_10bit_requester_ supported	Enable 10-bit tag requester support.	bool	-	true

Example

```
"rootport/rootport0": {
    "device_number": 5,
    "__downstream__": {
        "ahci/ahci1": {
        "device": 0,
        "function": 0,
        "image_path": "/path/to/image"
        }
}
```

12.7 Switch parameters

This topic lists the switch parameters with their default values and gives an example.

Table 12-4: Switch parameters

Parameter	Description	Туре	Range	Default value
device_number	Device number on this bus.	int	0-31	0
acs_supported	Access control services supported.	bool	-	false

Example

12.8 Root bridge parameters

The term *root bridge* is taken from the PCI Firmware Specification Revision 3.x. It refers to an abstraction for the platform's PCI config and memory I/O access mechanism. A root bridge can be used to create multiple ECAM and MMIO regions within the system's ECAM and MMIO limits.

Table 12-5: Root bridge parameters

Parameter	Description	Туре	Range
ecam_start	ECAM base address.	int	Min: <system base="" ecam=""></system>
			Max: <system -="" 1mb="" ecam="" end=""></system>
ecam_end_incl	ECAM end address.	int	Min: <system +="" 1mb="" base="" ecam=""></system>
			Max: <system ecam="" end=""></system>
mem32_start	32-bit memory window base	int	Min: <system base="" mem32=""></system>
	address.		Max: <system end="" mem32=""></system>
mem32_end_incl	32-bit memory window end	int	Min: <system base="" mem32=""></system>
	address.		Max: <system end="" mem32=""></system>
mem64_start	64-bit memory window base	int	Min: <system base="" mem64=""></system>
	address.		Max: <system end="" mem64=""></system>
mem64_end_incl	64-bit memory window base	int	Min: <system base="" mem64=""></system>
	address.		Max: <system end="" mem64=""></system>
ecam_ start bus number		int	Min: <system bus="" start=""></system>
			Max: <system bus="" end=""></system>
			Note: Each bus consumes 1MB of memory, so each ECAM should have enough space (ecam_start - ecam_end_incl) to accommodate the total number of buses (start_bus - end_bus) allocated to it.

Example

12.9 Example hierarchy for a single ECAM configuration

The absence of a root bridge before the beginning of the device hierarchy implies a single ECAM configuration.

```
"ahci/ahci0": {
    "device": 30,
    "function": 0,
"image_path": ""
     "express capability device type": 9
},
"smmuv3testengine/smmuv3testengine3": {
    "device": 15,
"function": 0,
    "express capability device type": 9
},
"rootport/rootport0": {
    rumber": 2,
     "device number": 2,
      downstream ":
         "ahci/ahcīī":
         "device": 0,
         "function": 0,
         "image_path": "",
"multi_function": true,
    }, ahci/ahci2": {
  "device": 0,
         "function": 1,
"image_path": ""
" downstream ": {
         "ahci/ahcī3": {
         "device": 0,
         "function": 0,
         "image path": ""
```

12.10 Example hierarchy for two ECAM configuration

This example shows the JSON file for two ECAMs.

```
"rootbridge/rb0": {
    "ecam_start": 0x60000000,
    "ecam end incl": 0x67ffffff,
    "mem32_start": 0x7000000,
"mem32_end_incl": 0x73ffffff,
"mem64_start": 0x500000000,
     "mem64_end_incl": 0x67fffffff,
     "ecam_start_bus_number": 0x0,
       downstream ":
         "ahci/ahci0":
              "device": 30,
              "function": 0,
"image_path": "",
              "express capability_device_type": 9
         "device": 31,
"function": 0,
              "express capability_device_type": 9,
              "image_path": ""
"ecam end incl": 0x6fffffff,
    "mem32_start": 0x74000000,
"mem32_end_incl": 0x77ffffff,
    "mem64 start": 0x680000000,
     "mem64_end_incl": 0x7ffffffff,
     "ecam_start_bus_number": 0x1,
       downstream
         "ahci/ahc\overline{10}":
              "device": 2,
              "function": 0,
"image_path": "/path/to/image",
              "express_capability_device_type": 9
     }
```

}

13. Base Platform FVPs

This chapter lists the Base Platform FVPs and the instances in them.

For the Base Platform memory map, see Base Platform memory map in the Fast Models Reference Guide.

13.1 FVP_Base_AEMvA-AEMvA

FVP_Base_AEMvA-AEMvA contains the following instances:

FVP Base AEMvA-AEMvA instances

FVP Base AEMvA AEMvA

Base Platform Compute Subsystem for AEMvACT and AEMvACT.

Type: FVP_Base_AEMvA_AEMvA.

FVP_Base_AEMvA_AEMvA.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base AEMvA AEMvA.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base AEMvA AEMvA.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_AEMvA_AEMvA.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base AEMvA AEMvA.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base AEMvA AEMvA.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP Base AEMvA AEMvA.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base AEMvA AEMvA.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_AEMvA_AEMvA.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_AEMvA_AEMvA.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP Base AEMvA AEMvA.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base AEMvA AEMvA.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_AEMvA_AEMvA.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_AEMvA_AEMvA.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_AEMvA_AEMvA.bp.dmc_phy}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_AEMvA_AEMvA.bp.dummy_local_dap_rom}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base AEMvA AEMvA.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base AEMvA AEMvA.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base AEMvA AEMvA.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base AEMvA AEMvA.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_AEMvA_AEMvA.bp.flash1

Intel Strata Flash J3 LISA+ model. Type: IntelStrataFlashJ3.

FVP Base AEMvA AEMvA.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_AEMvA_AEMvA.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base AEMvA AEMvA.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP_Base_AEMvA_AEMvA.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP_Base_AEMvA_AEMvA.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_AEMvA_AEMvA.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base AEMvA AEMvA.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base AEMvA AEMvA.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_AEMvA_AEMvA.bp.hdlcd0_labeller

Type: Labeller.

FVP Base AEMvA AEMvA.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base AEMvA AEMvA.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_AEMvA_AEMvA.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base AEMvA AEMvA.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_Base_AEMvA_AEMvA.bp.ns_dram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base AEMvA AEMvA.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base AEMvA AEMvA.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_AEMvA_AEMvA.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base AEMvA AEMvA.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base AEMvA AEMvA.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base AEMvA AEMvA.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_AEMvA_AEMvA.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base AEMvA AEMvA.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

${\tt FVP_Base_AEMvA_AEMvA.bp.pl050_kmi0.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_AEMvA_AEMvA.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_AEMvA_AEMvA.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP_Base_AEMvA_AEMvA.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base AEMvA AEMvA.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_AEMvA_AEMvA.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP Base AEMvA AEMvA.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base AEMvA AEMvA.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_AEMvA_AEMvA.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_AEMvA_AEMvA.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP_Base_AEMvA_AEMvA.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP Base AEMvA AEMvA.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP_Base_AEMvA_AEMvA.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base AEMvA AEMvA.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base AEMvA AEMvA.bp.reset or

Or Gate.
Type: orGate.

FVP Base AEMvA AEMvA.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base AEMvA AEMvA.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base AEMvA AEMvA.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base AEMvA AEMvA.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base AEMvA AEMvA.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base AEMvA AEMvA.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base AEMvA AEMvA.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base AEMvA AEMvA.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base AEMvA AEMvA.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base AEMvA AEMvA.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 sysctrl.

FVP Base AEMvA AEMvA.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_AEMvA_AEMvA.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_AEMvA_AEMvA.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base AEMvA AEMvA.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base AEMvA AEMvA.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base AEMvA AEMvA.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base AEMvA AEMvA.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base AEMvA AEMvA.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base AEMvA AEMvA.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP_Base_AEMvA_AEMvA.bp.trusted_watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base AEMvA AEMvA.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_Base_AEMvA_AEMvA.bp.ve_sysregs

Type: ve SysRegs.

FVP Base AEMvA AEMvA.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base AEMvA AEMvA.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_AEMvA_AEMvA.bp.virtio_net_labeller

Type: Labeller.

FVP_Base_AEMvA_AEMvA.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP_Base_AEMvA_AEMvA.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base AEMvA AEMvA.bp.virtioblockdevice labeller

Type: Labeller.

FVP Base AEMvA AEMvA.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base AEMvA AEMvA.bp.virtiop9device labeller

Type: Labeller.

FVP Base AEMvA AEMvA.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base AEMvA AEMvA.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base AEMvA AEMvA.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_AEMvA_AEMvA.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base AEMvA AEMvA.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base AEMvA AEMvA.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base AEMvA AEMvA.cluster0

ARM AEMvA Cluster CT model.

Type: Cluster_ARM_AEM-A_MP.

FVP Base AEMvA AEMvA.cluster0.cpu0

ARM AEM-A MP CT model.

Type: arm_aem-a_mp.

FVP Base AEMvA AEMvA.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base AEMvA AEMvA.cluster0.cpu0.lldcache

PV Cache.

Type: PVCache.

FVP Base AEMvA AEMvA.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base AEMvA AEMvA.cluster0.cpu1

ARM AEM-A MP CT model.

Type: arm_aem-a_mp.

FVP Base AEMvA AEMvA.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_AEMvA_AEMvA.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base AEMvA AEMvA.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_Base_AEMvA_AEMvA.cluster0.cpu2

ARM AFM-A MP CT model.

Type: arm_aem-a_mp.

FVP Base AEMvA AEMvA.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base AEMvA AEMvA.cluster0.cpu2.l1dcache

PV Cache.

Type: PvCache.

FVP Base AEMvA AEMvA.cluster0.cpu2.llicache

PV Cache.

Type: Pycache.

FVP Base AEMvA AEMvA.cluster0.cpu3

ARM AEM-A MP CT model.

Type: arm aem-a mp.

FVP_Base_AEMvA_AEMvA.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base AEMvA AEMvA.cluster0.cpu3.lldcache

PV Cache.

Type: PVCache.

FVP Base AEMvA AEMvA.cluster0.cpu3.llicache

PV Cache.

Type: PVCache.

FVP Base AEMvA AEMvA.cluster0.12 cache

PV Cache.

Type: PVCache.

FVP Base AEMvA AEMvA.cluster0 labeller

Type: Labeller.

FVP Base AEMvA AEMvA.cluster1

ARM AEMvA Cluster CT model.

Type: Cluster_ARM_AEM-A_MP.

FVP Base AEMvA AEMvA.cluster1.cpu0

ARM AEM-A MP CT model.

Type: arm_aem-a_mp.

FVP Base AEMvA AEMvA.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base AEMvA AEMvA.cluster1.cpu0.l1dcache

PV Cache.

Type: Pycache.

FVP_Base_AEMvA_AEMvA.cluster1.cpu0.llicache

PV Cache.

Type: PVCache.

FVP_Base_AEMvA_AEMvA.cluster1.cpu1

ARM AEM-A MP CT model.

Type: arm aem-a mp.

FVP Base AEMvA AEMvA.cluster1.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base AEMvA AEMvA.cluster1.cpu1.lldcache

PV Cache.

Type: PVCache.

${\tt FVP_Base_AEMvA_AEMvA.cluster1.cpu1.llicache}$

PV Cache.

Type: PVCache.

FVP_Base_AEMvA_AEMvA.cluster1.cpu2

ARM AEM-A MP CT model.

Type: arm_aem-a_mp.

FVP Base AEMvA AEMvA.cluster1.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base AEMvA AEMvA.cluster1.cpu2.l1dcache

PV Cache.

Type: Pycache.

FVP Base AEMvA AEMvA.cluster1.cpu2.l1icache

PV Cache.

Type: PvCache.

FVP_Base_AEMvA_AEMvA.cluster1.cpu3

ARM AEM-A MP CT model.

Type: arm aem-a mp.

FVP_Base_AEMvA_AEMvA.cluster1.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base AEMvA AEMvA.cluster1.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP Base AEMvA AEMvA.cluster1.cpu3.llicache

PV Cache.

Type: PvCache.

FVP_Base_AEMvA_AEMvA.cluster1.12_cache

PV Cache.

Type: PVCache.

FVP_Base_AEMvA_AEMvA.cluster1_labeller

Type: Labeller.

FVP_Base_AEMvA_AEMvA.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base AEMvA AEMvA.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base AEMvA AEMvA.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP Base AEMvA AEMvA.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.2 FVP_Base_Cortex-A32x1

FVP Base Cortex-A32x1 contains the following instances:

FVP Base Cortex-A32x1 instances

FVP Base Cortex A32x1

Base Platform Compute Subsystem for ARMCortexA32x1CT.

Type: FVP_Base_Cortex_A32x1.

FVP Base Cortex A32x1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A32x1.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A32x1.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x1.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x1.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A32x1.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A32x1.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A32x1.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x1.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A32x1.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A32x1.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A32x1.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A32x1.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A32x1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A32x1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A32x1.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A32x1.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x1.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x1.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A32x1.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A32x1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A32x1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A32x1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A32x1.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A32x1.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A32x1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A32x1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A32x1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A32x1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A32x1.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A32x1.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A32x1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A32x1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A32x1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A32x1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A32x1.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A32x1.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A32x1.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x1.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A32x1.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x1.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A32x1.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x1.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A32x1.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x1.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Cortex_A32x1.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A32x1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A32x1.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x1.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A32x1.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_A32x1.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP Base Cortex A32x1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A32x1.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A32x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A32x1.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A32x1.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A32x1.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A32x1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A32x1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A32x1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A32x1.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A32x1.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x1.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x1.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A32x1.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A32x1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A32x1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

FVP Base Cortex A32x1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A32x1.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_A32x1.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x1.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x1.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A32x1.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x1.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A32x1.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A32x1.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A32x1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A32x1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A32x1.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A32x1.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A32x1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A32x1.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A32x1.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A32x1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A32x1.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A32x1.bp.virtio net labeller

Type: Labeller.

FVP Base Cortex A32x1.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A32x1.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A32x1.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A32x1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A32x1.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_A32x1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A32x1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A32x1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A32x1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x1.cluster0

ARM Cortex-A32 Cluster CT model.

Type: Cluster ARM Cortex-A32.

FVP Base Cortex A32x1.cluster0.cpu0

ARM Cortex-A32 CT model.

Type: ARM Cortex-A32.

FVP_Base_Cortex_A32x1.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: тіьсаді.

FVP_Base_Cortex_A32x1.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A32x1.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A32x1.cluster0.12 cache

PV Cache.

Type: Pycache.

FVP Base Cortex A32x1.cluster0 labeller

Type: Labeller.

FVP Base Cortex A32x1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A32x1.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A32x1.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A32x1.pctl

Base Platforms Power Controller.
Type: Base PowerController.

13.3 FVP Base Cortex-A32x2

FVP_Base_Cortex-A32x2 contains the following instances:

FVP_Base_Cortex-A32x2 instances

FVP Base Cortex A32x2

Base Platform Compute Subsystem for ARMCortexA32x2CT.

Type: FVP Base Cortex A32x2.

FVP_Base_Cortex_A32x2.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A32x2.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

${\tt FVP_Base_Cortex_A32x2.bp.Timer_0_1.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x2.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x2.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A32x2.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A32x2.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP Base Cortex A32x2.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x2.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x2.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A32x2.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A32x2.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A32x2.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP_Base_Cortex_A32x2.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x2.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x2.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x2.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A32x2.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x2.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x2.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x2.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x2.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x2.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x2.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x2.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x2.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x2.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A32x2.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A32x2.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A32x2.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_Base_Cortex_A32x2.bp.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A32x2.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A32x2.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A32x2.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A32x2.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a

proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A32x2.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A32x2.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A32x2.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A32x2.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A32x2.bp.mmc

Generic Multimedia Card.

Type: MMC.

${\tt FVP_Base_Cortex_A32x2.bp.nontrustedrom}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_Base_Cortex_A32x2.bp.nontrustedromloader}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A32x2.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A32x2.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A32x2.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x2.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A32x2.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A32x2.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A32x2.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x2.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A32x2.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x2.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A32x2.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A32x2.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A32x2.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x2.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A32x2.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A32x2.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP Base Cortex A32x2.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A32x2.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A32x2.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A32x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A32x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A32x2.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A32x2.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A32x2.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A32x2.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A32x2.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A32x2.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A32x2.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A32x2.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x2.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A32x2.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x2.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A32x2.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A32x2.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A32x2.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A32x2.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A32x2.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A32x2.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP Base Cortex A32x2.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x2.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x2.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x2.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x2.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x2.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A32x2.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A32x2.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A32x2.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A32x2.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A32x2.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A32x2.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP_Base_Cortex_A32x2.bp.trusted_watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A32x2.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC_400.

FVP_Base_Cortex_A32x2.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A32x2.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A32x2.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A32x2.bp.virtio_net_labeller

Type: Labeller.

FVP Base Cortex A32x2.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

${\tt FVP_Base_Cortex_A32x2.bp.virtioblockdevice}$

virtio block device.

Type: VirtioBlockDevice.

${\tt FVP_Base_Cortex_A32x2.bp.virtioblockdevice_labeller}$

Type: Labeller.

FVP Base Cortex A32x2.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A32x2.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A32x2.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A32x2.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A32x2.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x2.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x2.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x2.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_Base_Cortex_A32x2.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x2.cluster0

ARM Cortex-A32 Cluster CT model.

Type: Cluster_ARM_Cortex-A32.

FVP_Base_Cortex_A32x2.cluster0.cpu0

ARM Cortex-A32 CT model.

Type: ARM Cortex-A32.

FVP Base Cortex A32x2.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A32x2.cluster0.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A32x2.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A32x2.cluster0.cpu1

ARM Cortex-A32 CT model.

Type: ARM_Cortex-A32.

FVP Base Cortex A32x2.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A32x2.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A32x2.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A32x2.cluster0.12_cache

PV Cache.

Type: PVCache.

FVP Base Cortex A32x2.cluster0 labeller

Type: Labeller.

FVP_Base_Cortex_A32x2.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A32x2.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A32x2.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A32x2.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.4 FVP Base Cortex-A32x4

FVP Base Cortex-A32x4 contains the following instances:

FVP Base Cortex-A32x4 instances

FVP Base Cortex A32x4

Base Platform Compute Subsystem for ARMCortexA32x4CT.

Type: FVP_Base_Cortex_A32x4.

FVP Base Cortex A32x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A32x4.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A32x4.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x4.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x4.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A32x4.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A32x4.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A32x4.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x4.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A32x4.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A32x4.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A32x4.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A32x4.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A32x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A32x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x4.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A32x4.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A32x4.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A32x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A32x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A32x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A32x4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A32x4.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A32x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A32x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A32x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A32x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A32x4.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A32x4.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A32x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A32x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A32x4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A32x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A32x4.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A32x4.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A32x4.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x4.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A32x4.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x4.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A32x4.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x4.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A32x4.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x4.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Cortex_A32x4.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A32x4.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A32x4.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x4.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A32x4.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x4.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_A32x4.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP Base Cortex A32x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A32x4.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A32x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A32x4.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A32x4.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A32x4.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A32x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A32x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A32x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A32x4.bp.reset or

Or Gate.

Type: orGate.

FVP Base Cortex A32x4.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x4.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A32x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A32x4.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A32x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A32x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A32x4.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A32x4.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP_Base_Cortex_A32x4.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x4.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x4.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A32x4.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x4.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A32x4.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A32x4.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A32x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A32x4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A32x4.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A32x4.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A32x4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A32x4.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A32x4.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A32x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A32x4.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A32x4.bp.virtio net labeller

Type: Labeller.

FVP Base Cortex A32x4.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A32x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A32x4.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A32x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A32x4.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_A32x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A32x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A32x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A32x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A32x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A32x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A32x4.cluster0

ARM Cortex-A32 Cluster CT model.

Type: Cluster ARM Cortex-A32.

FVP Base Cortex A32x4.cluster0.cpu0

ARM Cortex-A32 CT model.

Type: ARM_Cortex-A32.

FVP_Base_Cortex_A32x4.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: тіьсаді.

FVP_Base_Cortex_A32x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex A32x4.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A32x4.cluster0.cpu1

ARM Cortex-A32 CT model.

Type: ARM Cortex-A32.

FVP_Base_Cortex_A32x4.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A32x4.cluster0.cpu1.l1dcache

PV Cache. Type: pvcache.

FVP Base Cortex A32x4.cluster0.cpu1.llicache

PV Cache.
Type: Pycache.

FVP Base Cortex A32x4.cluster0.cpu2

ARM Cortex-A32 CT model.

Type: ARM_Cortex-A32.

FVP_Base_Cortex_A32x4.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A32x4.cluster0.cpu2.l1dcache

PV Cache. Type: pvcache.

FVP_Base_Cortex_A32x4.cluster0.cpu2.l1icache

PV Cache.
Type: PVCache.

FVP Base Cortex A32x4.cluster0.cpu3

ARM Cortex-A32 CT model.

Type: ARM_Cortex-A32.

FVP_Base_Cortex_A32x4.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A32x4.cluster0.cpu3.l1dcache

PV Cache.
Type: PVCache.

FVP Base Cortex A32x4.cluster0.cpu3.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A32x4.cluster0.12 cache

PV Cache.
Type: Pycache.

FVP_Base_Cortex_A32x4.cluster0_labeller

Type: Labeller.

FVP_Base_Cortex_A32x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A32x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A32x4.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A32x4.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.5 FVP_Base_Cortex-A35x1

FVP Base Cortex-A35x1 contains the following instances:

FVP_Base_Cortex-A35x1 instances

FVP_Base_Cortex_A35x1

Base Platform Compute Subsystem for ARMCortexA35x1CT.

Type: FVP Base Cortex A35x1.

FVP Base Cortex A35x1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A35x1.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A35x1.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x1.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x1.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A35x1.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A35x1.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A35x1.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x1.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x1.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A35x1.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A35x1.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A35x1.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A35x1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x1.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x1.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x1.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x1.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x1.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A35x1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A35x1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A35x1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A35x1.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A35x1.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A35x1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A35x1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A35x1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component

which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A35x1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A35x1.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A35x1.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A35x1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A35x1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A35x1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A35x1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A35x1.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x1.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A35x1.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x1.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A35x1.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A35x1.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A35x1.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x1.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A35x1.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x1.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A35x1.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A35x1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Туре: PL050_кмі.

FVP_Base_Cortex_A35x1.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x1.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A35x1.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base_Cortex_A35x1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A35x1.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A35x1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A35x1.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A35x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A35x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A35x1.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A35x1.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A35x1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A35x1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A35x1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A35x1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A35x1.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A35x1.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x1.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A35x1.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A35x1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x1.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A35x1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A35x1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A35x1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A35x1.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP Base Cortex A35x1.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x1.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x1.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x1.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x1.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A35x1.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A35x1.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A35x1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A35x1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A35x1.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A35x1.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A35x1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A35x1.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC_400.

FVP_Base_Cortex_A35x1.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A35x1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A35x1.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A35x1.bp.virtio_net_labeller

Type: Labeller.

FVP Base Cortex A35x1.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A35x1.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A35x1.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A35x1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A35x1.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A35x1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A35x1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A35x1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

${\tt FVP_Base_Cortex_A35x1.clockdivider0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x1.cluster0

ARM Cortex-A35 Cluster CT model.

Type: Cluster_ARM_Cortex-A35.

FVP_Base_Cortex_A35x1.cluster0.cpu0

ARM Cortex-A35 CT model.

Type: ARM Cortex-A35.

FVP Base Cortex A35x1.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A35x1.cluster0.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A35x1.cluster0.cpu0.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A35x1.cluster0.12 cache

PV Cache.

Type: PvCache.

FVP Base Cortex A35x1.cluster0 labeller

Type: Labeller.

FVP Base Cortex A35x1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A35x1.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A35x1.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP_Base_Cortex_A35x1.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.6 FVP_Base_Cortex-A35x2

FVP_Base_Cortex-A35x2 contains the following instances:

FVP_Base_Cortex-A35x2 instances

FVP Base Cortex A35x2

Base Platform Compute Subsystem for ARMCortexA35x2CT.

Type: FVP_Base_Cortex_A35x2.

FVP_Base_Cortex_A35x2.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A35x2.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP Base Cortex A35x2.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x2.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A35x2.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A35x2.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A35x2.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A35x2.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x2.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x2.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A35x2.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A35x2.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A35x2.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut_SDL.

FVP Base Cortex A35x2.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x2.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x2.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x2.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x2.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x2.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x2.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x2.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x2.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x2.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x2.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x2.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x2.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A35x2.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A35x2.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A35x2.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A35x2.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_Base_Cortex_A35x2.bp.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A35x2.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A35x2.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A35x2.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A35x2.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A35x2.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A35x2.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A35x2.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A35x2.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

${\tt FVP_Base_Cortex_A35x2.bp.mmc}$

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A35x2.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A35x2.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A35x2.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x2.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A35x2.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x2.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A35x2.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x2.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A35x2.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x2.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A35x2.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x2.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A35x2.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP_Base_Cortex_A35x2.bp.p1050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A35x2.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A35x2.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A35x2.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x2.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A35x2.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A35x2.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A35x2.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A35x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A35x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A35x2.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A35x2.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP_Base_Cortex_A35x2.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A35x2.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A35x2.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x2.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A35x2.bp.reset_or

Or Gate.
Type: orgate.

FVP Base Cortex A35x2.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x2.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x2.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x2.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A35x2.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x2.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A35x2.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A35x2.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_Base_Cortex_A35x2.bp.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A35x2.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP_Base_Cortex_A35x2.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x2.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x2.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x2.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x2.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x2.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A35x2.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A35x2.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A35x2.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A35x2.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A35x2.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A35x2.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A35x2.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A35x2.bp.tzc_400

TrustZone Address Space Controller.

Туре: тzc 400.

FVP_Base_Cortex_A35x2.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A35x2.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A35x2.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A35x2.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A35x2.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A35x2.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A35x2.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A35x2.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A35x2.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A35x2.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A35x2.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_Base_Cortex_A35x2.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x2.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x2.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x2.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A35x2.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A35x2.cluster0

ARM Cortex-A35 Cluster CT model. Type: cluster ARM Cortex-A35.

FVP Base Cortex A35x2.cluster0.cpu0

ARM Cortex-A35 CT model.

Type: ARM_Cortex-A35.

${\tt FVP_Base_Cortex_A35x2.cluster0.cpu0.dtlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A35x2.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A35x2.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A35x2.cluster0.cpu1

ARM Cortex-A35 CT model.

Type: ARM Cortex-A35.

FVP Base Cortex A35x2.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A35x2.cluster0.cpu1.11dcache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A35x2.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A35x2.cluster0.12 cache

PV Cache.

Type: Pycache.

FVP_Base_Cortex_A35x2.cluster0_labeller

Type: Labeller.

FVP Base Cortex A35x2.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A35x2.elfloader

ELF loader component.

Type: ElfLoader.

FVP_Base_Cortex_A35x2.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A35x2.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.7 FVP_Base_Cortex-A35x4

FVP_Base_Cortex-A35x4 contains the following instances:

FVP Base Cortex-A35x4 instances

FVP Base Cortex A35x4

Base Platform Compute Subsystem for ARMCortexA35x4CT.

Type: FVP Base Cortex A35x4.

FVP Base Cortex A35x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A35x4.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A35x4.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x4.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x4.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A35x4.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A35x4.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: sp804_Timer.

FVP_Base_Cortex_A35x4.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A35x4.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x4.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A35x4.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A35x4.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A35x4.bp.audioout

SDL based Audio Output for PLO41 AACI.

Type: AudioOut SDL.

FVP Base Cortex A35x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A35x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A35x4.bp.dmc_phy}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x4.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A35x4.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A35x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A35x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A35x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_Base_Cortex_A35x4.bp.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A35x4.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A35x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A35x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A35x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a

proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A35x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A35x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A35x4.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A35x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A35x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

${\tt FVP_Base_Cortex_A35x4.bp.nontrustedrom}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A35x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A35x4.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x4.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A35x4.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x4.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A35x4.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A35x4.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A35x4.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x4.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A35x4.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x4.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Cortex_A35x4.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A35x4.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Туре: PL050_кмі.

FVP_Base_Cortex_A35x4.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x4.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A35x4.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base_Cortex_A35x4.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP Base Cortex A35x4.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A35x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A35x4.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A35x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A35x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A35x4.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A35x4.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A35x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A35x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A35x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A35x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A35x4.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A35x4.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A35x4.bp.rt_dram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A35x4.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A35x4.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A35x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A35x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A35x4.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A35x4.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP Base Cortex A35x4.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x4.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A35x4.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x4.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x4.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A35x4.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A35x4.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A35x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A35x4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A35x4.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A35x4.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A35x4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A35x4.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC_400.

FVP_Base_Cortex_A35x4.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A35x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A35x4.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A35x4.bp.virtio_net_labeller

Type: Labeller.

FVP Base Cortex A35x4.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A35x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

${\tt FVP_Base_Cortex_A35x4.bp.virtioblockdevice_labeller}$

Type: Labeller.

FVP Base Cortex A35x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A35x4.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A35x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A35x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A35x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A35x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A35x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A35x4.cluster0

ARM Cortex-A35 Cluster CT model.

Type: Cluster_ARM_Cortex-A35.

FVP_Base_Cortex_A35x4.cluster0.cpu0

ARM Cortex-A35 CT model.

Type: ARM Cortex-A35.

FVP Base Cortex A35x4.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A35x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A35x4.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A35x4.cluster0.cpu1

ARM Cortex-A35 CT model.

Type: ARM_Cortex-A35.

FVP Base Cortex A35x4.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A35x4.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A35x4.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A35x4.cluster0.cpu2

ARM Cortex-A35 CT model.

Type: ARM_Cortex-A35.

FVP Base Cortex A35x4.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A35x4.cluster0.cpu2.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A35x4.cluster0.cpu2.l1icache

PV Cache.

Type: Pycache.

FVP Base Cortex A35x4.cluster0.cpu3

ARM Cortex-A35 CT model.

Type: ARM Cortex-A35.

FVP_Base_Cortex_A35x4.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A35x4.cluster0.cpu3.l1dcache

PV Cache. Type: pvcache.

FVP Base Cortex A35x4.cluster0.cpu3.llicache

PV Cache.
Type: Pycache.

FVP Base Cortex A35x4.cluster0.12 cache

PV Cache.
Type: pvcache.

FVP Base Cortex A35x4.cluster0 labeller

Type: Labeller.

FVP Base Cortex A35x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A35x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A35x4.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A35x4.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.8 FVP_Base_Cortex-A510

FVP_Base_Cortex-A510 contains the following instances:

FVP_Base_Cortex-A510 instances

FVP Base Cortex A510

Base Platform Compute Subsystem for ARMCortexA510CT.

Type: FVP_Base_Cortex_A510.

FVP Base Cortex A510.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A510.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A510.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A510.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A510.bp.Timer_0_1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A510.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A510.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: sp804_Timer.

FVP_Base_Cortex_A510.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A510.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A510.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A510.bp.audioout

SDL based Audio Output for PLO41 AACI.

Type: AudioOut_SDL.

FVP_Base_Cortex_A510.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A510.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_Base_Cortex_A510.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A510.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A510.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A510.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A510.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A510.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A510.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A510.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A510.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A510.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A510.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A510.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_Base_Cortex_A510.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A510.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A510.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A510.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A510.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A510.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A510.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A510.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A510.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A510.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A510.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A510.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A510.bp.pl050 kmil.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A510.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

${\tt FVP_Base_Cortex_A510.bp.pl111_clcd.pl11x_clcd.timer}$

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A510.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A510.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A510.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A510.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A510.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP_Base_Cortex_A510.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP Base Cortex A510.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A510.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A510.bp.reset_or

Or Gate.
Type: orgate.

FVP Base Cortex A510.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A510.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A510.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A510.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A510.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A510.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP Base Cortex A510.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A510.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A510.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A510.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A510.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A510.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A510.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A510.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP_Base_Cortex_A510.bp.tzc_400

TrustZone Address Space Controller.

Туре: тzc 400.

FVP_Base_Cortex_A510.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A510.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A510.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A510.bp.virtio net labeller

Type: Labeller.

FVP Base Cortex A510.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A510.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A510.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A510.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A510.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A510.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A510.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_Base_Cortex_A510.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A510.bp.vram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A510.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A510.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A510.cluster0

ARM Cortex-A510Cluster CT model. Type: cluster ARM Cortex-A510.

FVP Base Cortex A510.cluster0.cpu0

ARM Cortex-A510CT model.

Type: ARM Cortex-A510.

FVP Base Cortex A510.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A510.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A510.cluster0.cpu0.l1icache

PV Cache.

Type: PvCache.

FVP Base Cortex A510.cluster0.cpu0.12cache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A510.cluster0.cpu1

ARM Cortex-A510CT model.

Type: ARM Cortex-A510.

FVP_Base_Cortex_A510.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A510.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

${\tt FVP_Base_Cortex_A510.cluster0.cpu1.llicache}$

PV Cache.

Type: Pycache.

FVP Base Cortex A510.cluster0.cpu1.12cache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A510.cluster0.cpu2

ARM Cortex-A510CT model.

Type: ARM_Cortex-A510.

FVP Base Cortex A510.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A510.cluster0.cpu2.l1dcache

PV Cache.

Type: Pycache.

FVP Base Cortex A510.cluster0.cpu2.l1icache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A510.cluster0.cpu2.12cache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A510.cluster0.cpu3

ARM Cortex-A510CT model.

Type: ARM_Cortex-A510.

FVP Base Cortex A510.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A510.cluster0.cpu3.l1dcache

PV Cache.

Type: Pycache.

FVP_Base_Cortex_A510.cluster0.cpu3.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A510.cluster0.cpu3.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A510.cluster0.cpu4

ARM Cortex-A510CT model.

Type: ARM Cortex-A510.

FVP Base Cortex A510.cluster0.cpu4.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A510.cluster0.cpu4.l1dcache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A510.cluster0.cpu4.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A510.cluster0.cpu4.12cache

PV Cache. Type: pvcache.

FVP Base Cortex A510.cluster0.cpu5

ARM Cortex-A510CT model. Type: ARM Cortex-A510.

FVP Base Cortex A510.cluster0.cpu5.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A510.cluster0.cpu5.l1dcache

PV Cache. Type: pvcache.

FVP Base Cortex A510.cluster0.cpu5.llicache

PV Cache.
Type: PVCache.

FVP_Base_Cortex_A510.cluster0.cpu5.12cache

PV Cache. Type: pvcache.

FVP Base Cortex_A510.cluster0.cpu6

ARM Cortex-A510CT model. Type: ARM Cortex-A510.

FVP Base Cortex A510.cluster0.cpu6.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A510.cluster0.cpu6.l1dcache

PV Cache.
Type: PVCache.

FVP Base Cortex A510.cluster0.cpu6.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A510.cluster0.cpu6.12cache

PV Cache. Type: pvcache.

FVP Base Cortex A510.cluster0.cpu7

ARM Cortex-A510CT model.

Type: ARM Cortex-A510.

FVP_Base_Cortex_A510.cluster0.cpu7.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A510.cluster0.cpu7.lldcache

PV Cache. Type: pvcache.

FVP Base Cortex A510.cluster0.cpu7.llicache

PV Cache.
Type: Pycache.

FVP Base Cortex A510.cluster0.cpu7.12cache

PV Cache.
Type: PVCache.

FVP Base Cortex A510.cluster0 labeller

Type: Labeller.

FVP Base Cortex A510.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A510.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A510.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A510.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.9 FVP_Base_Cortex-A510x4+Cortex-A710x4

FVP_Base_Cortex-A510x4+Cortex-A710x4 contains the following instances:

FVP Base Cortex-A510x4+Cortex-A710x4 instances

FVP Base Cortex A510x4 Cortex A710x4

Base Platform Compute Subsystem for ARMCortexA510x4CT_CortexA710x4CT.

Type: FVP_Base_Cortex_A510x4_Cortex_A710x4.

FVP Base Cortex A510x4 Cortex A710x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A510x4 Cortex A710x4.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A510x4 Cortex A710x4.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510x4 Cortex A710x4.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510x4 Cortex A710x4.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A510x4 Cortex A710x4.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.ap_refclk}$

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A510x4 Cortex A710x4.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut_SDL.

FVP Base Cortex A510x4 Cortex A710x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510x4 Cortex A710x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510x4 Cortex A710x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.clock50Hz}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510x4 Cortex A710x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510x4 Cortex A710x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510x4 Cortex A710x4.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510x4 Cortex A710x4.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510x4 Cortex A710x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510x4 Cortex A710x4.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A510x4 Cortex A710x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A510x4 Cortex A710x4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A510x4 Cortex A710x4.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A510x4 Cortex A710x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A510x4 Cortex A710x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base_Cortex_A510x4_Cortex_A710x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A510x4 Cortex A710x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

${\tt FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.hdlcd0_labeller}$

Type: Labeller.

FVP Base Cortex A510x4 Cortex A710x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

${\tt FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.nontrustedrom}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A510x4 Cortex A710x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A510x4 Cortex A710x4.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510x4 Cortex A710x4.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A510x4 Cortex A710x4.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510x4 Cortex A710x4.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A510x4 Cortex A710x4.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A510x4 Cortex A710x4.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510x4 Cortex A710x4.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510x4 Cortex A710x4.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A510x4 Cortex A710x4.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A510x4 Cortex A710x4.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510x4 Cortex A710x4.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A510x4 Cortex A710x4.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A510x4 Cortex A710x4.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A510x4 Cortex A710x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A510x4 Cortex A710x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A510x4 Cortex A710x4.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A510x4 Cortex A710x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP Base Cortex A510x4 Cortex A710x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A510x4 Cortex A710x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510x4 Cortex A710x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.reset_or

Or Gate.
Type: orgate.

FVP Base Cortex A510x4 Cortex A710x4.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510x4 Cortex A710x4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.s_dram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510x4 Cortex A710x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510x4 Cortex A710x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510x4 Cortex A710x4.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A510x4 Cortex A710x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A510x4 Cortex A710x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A510x4 Cortex A710x4.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510x4 Cortex A710x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A510x4 Cortex A710x4.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A510x4 Cortex A710x4.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A510x4 Cortex A710x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A510x4 Cortex A710x4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A510x4 Cortex A710x4.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A510x4 Cortex A710x4.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A510x4 Cortex A710x4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.tzc_400

TrustZone Address Space Controller.

Туре: тzc 400.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A510x4 Cortex A710x4.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A510x4 Cortex A710x4.bp.virtio net labeller

Type: Labeller.

FVP Base Cortex A510x4 Cortex A710x4.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A510x4 Cortex A710x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A510x4 Cortex A710x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A510x4 Cortex A710x4.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A510x4 Cortex A710x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A510x4 Cortex A710x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A510x4 Cortex A710x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510x4 Cortex A710x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A510x4_Cortex_A710x4.bp.vram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A510x4_Cortex_A710x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A510x4 Cortex A710x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A510x4 Cortex A710x4.cluster0

ARM Cortex-A710 CT heterogeneous cluster model.

Type: Cluster_ARM_CortexA710_Heterogeneous_Cluster.

FVP Base Cortex A510x4 Cortex A710x4.cluster0.subcluster0

ARM Cortex-A510 CT Model in Heterogeneous SubCluster.

Type: Subcluster ARM Cortex-A510.

FVP Base Cortex A510x4 Cortex A710x4.cluster0.subcluster0.cpu0

ARM Cortex-A510 CT Model in Heterogeneous Cluster.

Type: Cluster_ARM_Cortex-A510.

FVP Base Cortex A510x4 Cortex A710x4.cluster0.subcluster0.cpu1

ARM Cortex-A510 CT Model in Heterogeneous Cluster.

Type: Cluster ARM Cortex-A510.

FVP Base Cortex A510x4 Cortex A710x4.cluster0.subcluster0.cpu2

ARM Cortex-A510 CT Model in Heterogeneous Cluster.

Type: Cluster ARM Cortex-A510.

FVP Base Cortex A510x4 Cortex A710x4.cluster0.subcluster0.cpu3

ARM Cortex-A510 CT Model in Heterogeneous Cluster.

Type: Cluster ARM Cortex-A510.

FVP Base Cortex A510x4 Cortex A710x4.cluster0.subcluster1

ARM Cortex-A710 Cluster CT model.

Type: Subcluster ARM CortexA710.

FVP Base Cortex A510x4 Cortex A710x4.cluster0.subcluster1.cpu0

ARM Cortex-A710 CT Model in Heterogeneous Cluster.

Type: Cluster_ARM_CortexA710.

FVP_Base_Cortex_A510x4_Cortex_A710x4.cluster0.subcluster1.cpu1

ARM Cortex-A710 CT Model in Heterogeneous Cluster.

Type: Cluster ARM CortexA710.

FVP Base Cortex A510x4 Cortex A710x4.cluster0.subcluster1.cpu2

ARM Cortex-A710 CT Model in Heterogeneous Cluster.

Type: Cluster ARM CortexA710.

FVP Base Cortex A510x4 Cortex A710x4.cluster0.subcluster1.cpu3

ARM Cortex-A710 CT Model in Heterogeneous Cluster.

Type: Cluster ARM CortexA710.

FVP_Base_Cortex_A510x4_Cortex_A710x4.cluster0_labeller

Type: Labeller.

FVP Base Cortex A510x4 Cortex A710x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A510x4_Cortex_A710x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A510x4 Cortex A710x4.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP_Base_Cortex_A510x4_Cortex_A710x4.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.10 FVP_Base_Cortex-A53x1

FVP_Base_Cortex-A53x1 contains the following instances:

FVP_Base_Cortex-A53x1 instances

FVP Base Cortex A53x1

Base Platform Compute Subsystem for ARMCortexA53x1CT.

Type: FVP Base Cortex A53x1.

FVP_Base_Cortex_A53x1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A53x1.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

${\tt FVP_Base_Cortex_A53x1.bp.Timer_0_1.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A53x1.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A53x1.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP Base Cortex A53x1.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x1.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x1.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A53x1.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A53x1.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A53x1.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A53x1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x1.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x1.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x1.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x1.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A53x1.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A53x1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A53x1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A53x1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_Base_Cortex_A53x1.bp.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A53x1.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A53x1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A53x1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A53x1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a

proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A53x1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A53x1.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A53x1.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A53x1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A53x1.bp.mmc

Generic Multimedia Card.

Type: MMC.

${\tt FVP_Base_Cortex_A53x1.bp.nontrustedrom}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A53x1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A53x1.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x1.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A53x1.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A53x1.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A53x1.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A53x1.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x1.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A53x1.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x1.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A53x1.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A53x1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Туре: PL050_кмі.

FVP_Base_Cortex_A53x1.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A53x1.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base_Cortex_A53x1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP Base Cortex A53x1.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A53x1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A53x1.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A53x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A53x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A53x1.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A53x1.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A53x1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A53x1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A53x1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A53x1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A53x1.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A53x1.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x1.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A53x1.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A53x1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A53x1.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A53x1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A53x1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A53x1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A53x1.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP Base Cortex A53x1.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x1.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x1.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

, .

${\tt FVP_Base_Cortex_A53x1.bp.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A53x1.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A53x1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A53x1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A53x1.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A53x1.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP_Base_Cortex_A53x1.bp.trusted_watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP_Base_Cortex_A53x1.bp.tzc_400

TrustZone Address Space Controller.

Type: TZC_400.

FVP_Base_Cortex_A53x1.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A53x1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A53x1.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A53x1.bp.virtio_net_labeller

Type: Labeller.

FVP Base Cortex A53x1.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

${\tt FVP_Base_Cortex_A53x1.bp.virtioblockdevice}$

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A53x1.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A53x1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A53x1.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A53x1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A53x1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A53x1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

${\tt FVP_Base_Cortex_A53x1.clockdivider0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x1.cluster0

ARM Cortex-A53 Cluster CT model.

Type: Cluster_ARM_Cortex-A53.

FVP_Base_Cortex_A53x1.cluster0.cpu0

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP Base Cortex A53x1.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A53x1.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A53x1.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A53x1.cluster0.12 cache

PV Cache.

Type: PvCache.

FVP Base Cortex A53x1.cluster0 labeller

Type: Labeller.

FVP Base Cortex A53x1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A53x1.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A53x1.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP_Base_Cortex_A53x1.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.11 FVP_Base_Cortex-A53x2

FVP_Base_Cortex-A53x2 contains the following instances:

FVP_Base_Cortex-A53x2 instances

FVP Base Cortex A53x2

Base Platform Compute Subsystem for ARMCortexA53x2CT.

Type: FVP_Base_Cortex_A53x2.

FVP_Base_Cortex_A53x2.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A53x2.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A53x2.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x2.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x2.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A53x2.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A53x2.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A53x2.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x2.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x2.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A53x2.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A53x2.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A53x2.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut_SDL.

FVP Base Cortex A53x2.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x2.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x2.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x2.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x2.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x2.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x2.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x2.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x2.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x2.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x2.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x2.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A53x2.bp.dummy_usb}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A53x2.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A53x2.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A53x2.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A53x2.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_Base_Cortex_A53x2.bp.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A53x2.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A53x2.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A53x2.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A53x2.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A53x2.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A53x2.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A53x2.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A53x2.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

${\tt FVP_Base_Cortex_A53x2.bp.mmc}$

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A53x2.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A53x2.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A53x2.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x2.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A53x2.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x2.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A53x2.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x2.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A53x2.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x2.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A53x2.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x2.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A53x2.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP_Base_Cortex_A53x2.bp.p1050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A53x2.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A53x2.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A53x2.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x2.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A53x2.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

${\tt FVP_Base_Cortex_A53x2.bp.pl111_clcd.pl11x_clcd.timer}$

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A53x2.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A53x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A53x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A53x2.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A53x2.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A53x2.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A53x2.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A53x2.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A53x2.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A53x2.bp.reset_or

Or Gate.
Type: orgate.

FVP Base Cortex A53x2.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x2.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x2.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x2.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A53x2.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x2.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A53x2.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A53x2.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A53x2.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A53x2.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP Base Cortex A53x2.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x2.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x2.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x2.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x2.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x2.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A53x2.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A53x2.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A53x2.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A53x2.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A53x2.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A53x2.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A53x2.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A53x2.bp.tzc_400

TrustZone Address Space Controller.

Туре: тzc 400.

FVP_Base_Cortex_A53x2.bp.ve_sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A53x2.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A53x2.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A53x2.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A53x2.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A53x2.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A53x2.bp.virtioblockdevice_labeller

Type: Labeller.

FVP_Base_Cortex_A53x2.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A53x2.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A53x2.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A53x2.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_Base_Cortex_A53x2.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x2.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x2.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x2.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A53x2.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A53x2.cluster0

ARM Cortex-A53 Cluster CT model. Type: cluster ARM Cortex-A53.

FVP Base Cortex A53x2.cluster0.cpu0

ARM Cortex-A53 CT model.

Type: ARM_Cortex-A53.

${\tt FVP_Base_Cortex_A53x2.cluster0.cpu0.dtlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A53x2.cluster0.cpu0.l1dcache

PV Cache.
Type: Pycache.

FVP Base Cortex A53x2.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A53x2.cluster0.cpu1

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

${\tt FVP_Base_Cortex_A53x2.cluster0.cpu1.dtlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A53x2.cluster0.cpu1.11dcache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A53x2.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A53x2.cluster0.12_cache

PV Cache.

Type: Pycache.

FVP Base Cortex A53x2.cluster0 labeller

Type: Labeller.

FVP Base Cortex A53x2.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A53x2.elfloader

ELF loader component.

Type: ElfLoader.

FVP_Base_Cortex_A53x2.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A53x2.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.12 FVP_Base_Cortex-A53x4

FVP Base Cortex-A53x4 contains the following instances:

FVP Base Cortex-A53x4 instances

FVP Base Cortex A53x4

Base Platform Compute Subsystem for ARMCortexA53x4CT.

Type: FVP Base Cortex A53x4.

FVP Base Cortex A53x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A53x4.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A53x4.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A53x4.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A53x4.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A53x4.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A53x4.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A53x4.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A53x4.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A53x4.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A53x4.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP Base Cortex A53x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A53x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A53x4.bp.dmc_phy}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x4.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A53x4.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A53x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A53x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A53x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_Base_Cortex_A53x4.bp.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A53x4.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A53x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A53x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A53x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a

proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A53x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A53x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A53x4.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A53x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A53x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

${\tt FVP_Base_Cortex_A53x4.bp.nontrustedrom}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_Base_Cortex_A53x4.bp.nontrustedromloader}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A53x4.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A53x4.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A53x4.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A53x4.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A53x4.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A53x4.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x4.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A53x4.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x4.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A53x4.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A53x4.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_A53x4.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A53x4.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A53x4.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP Base Cortex A53x4.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A53x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A53x4.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A53x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A53x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A53x4.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A53x4.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A53x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A53x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A53x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A53x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A53x4.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A53x4.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A53x4.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A53x4.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A53x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A53x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A53x4.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A53x4.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP Base Cortex A53x4.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A53x4.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x4.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A53x4.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A53x4.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A53x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A53x4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A53x4.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A53x4.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A53x4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A53x4.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC_400.

${\tt FVP_Base_Cortex_A53x4.bp.ve_sysregs}$

Type: ve_sysRegs.

FVP_Base_Cortex_A53x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A53x4.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A53x4.bp.virtio_net_labeller

Type: Labeller.

FVP Base Cortex A53x4.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A53x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A53x4.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A53x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A53x4.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A53x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A53x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A53x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A53x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

${\tt FVP_Base_Cortex_A53x4.clockdivider0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A53x4.cluster0

ARM Cortex-A53 Cluster CT model.

Type: Cluster_ARM_Cortex-A53.

FVP_Base_Cortex_A53x4.cluster0.cpu0

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP Base Cortex A53x4.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A53x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A53x4.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A53x4.cluster0.cpu1

ARM Cortex-A53 CT model.

Type: ARM_Cortex-A53.

FVP Base Cortex A53x4.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A53x4.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A53x4.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A53x4.cluster0.cpu2

ARM Cortex-A53 CT model.

Type: ARM_Cortex-A53.

FVP Base Cortex A53x4.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A53x4.cluster0.cpu2.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A53x4.cluster0.cpu2.llicache

PV Cache.

Type: Pycache.

FVP Base Cortex A53x4.cluster0.cpu3

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP_Base_Cortex_A53x4.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A53x4.cluster0.cpu3.l1dcache

PV Cache. Type: pvcache.

FVP Base Cortex A53x4.cluster0.cpu3.llicache

PV Cache.
Type: Pycache.

FVP Base Cortex A53x4.cluster0.12 cache

PV Cache.
Type: PVCache.

FVP Base Cortex A53x4.cluster0 labeller

Type: Labeller.

FVP Base Cortex A53x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A53x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP_Base_Cortex_A53x4.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP Base Cortex A53x4.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.13 FVP_Base_Cortex-A55

FVP_Base_Cortex-A55 contains the following instances:

FVP_Base_Cortex-A55 instances

FVP Base Cortex A55

Base Platform Compute Subsystem for ARMCortexA55CT.

Type: FVP_Base_Cortex_A55.

FVP Base Cortex A55.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A55.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_Base_Cortex_A55.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A55.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A55.bp.Timer_0_1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A55.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A55.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP_Base_Cortex_A55.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A55.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A55.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A55.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A55.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A55.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A55.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A55.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A55.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A55.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A55.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_Base_Cortex_A55.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A55.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A55.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A55.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A55.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_A55.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A55.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A55.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A55.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP_Base_Cortex_A55.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A55.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A55.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A55.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A55.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A55.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A55.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A55.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A55.bp.reset_or

Or Gate.
Type: orGate.

FVP_Base_Cortex_A55.bp.rl_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_Base_Cortex_A55.bp.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A55.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP Base Cortex A55.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A55.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A55.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A55.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A55.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A55.bp.tzc_400

TrustZone Address Space Controller.

Туре: тzc 400.

FVP_Base_Cortex_A55.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A55.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A55.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A55.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A55.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A55.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A55.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A55.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A55.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A55.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A55.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_Base_Cortex_A55.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A55.bp.vram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A55.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55.cluster0

ARM Cortex-A55 Cluster CT model. Type: cluster ARM Cortex-A55.

FVP Base Cortex A55.cluster0.cpu0

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP Base Cortex A55.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A55.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A55.cluster0.cpu0.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A55.cluster0.cpu0.12cache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A55.cluster0.cpu1

ARM Cortex-A55 CT model.

Type: ARM_Cortex-A55.

FVP_Base_Cortex_A55.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A55.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A55.cluster0.cpu1.llicache

PV Cache.

Type: Pycache.

FVP Base Cortex A55.cluster0.cpu1.12cache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A55.cluster0.cpu2

ARM Cortex-A55 CT model.

Type: ARM_Cortex-A55.

FVP Base Cortex A55.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A55.cluster0.cpu2.l1dcache

PV Cache.

Type: Pycache.

FVP Base Cortex A55.cluster0.cpu2.l1icache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A55.cluster0.cpu2.12cache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A55.cluster0.cpu3

ARM Cortex-A55 CT model.

Type: ARM_Cortex-A55.

FVP Base Cortex A55.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A55.cluster0.cpu3.l1dcache

PV Cache.

Type: Pycache.

FVP_Base_Cortex_A55.cluster0.cpu3.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A55.cluster0.cpu3.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A55.cluster0.cpu4

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP Base Cortex A55.cluster0.cpu4.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A55.cluster0.cpu4.l1dcache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A55.cluster0.cpu4.l1icache

PV Cache.

Type: PVCache.

FVP Base Cortex A55.cluster0.cpu4.12cache

PV Cache.
Type: PVCache.

FVP Base Cortex A55.cluster0.cpu5

ARM Cortex-A55 CT model.

Type: ARM_Cortex-A55.

FVP Base Cortex A55.cluster0.cpu5.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A55.cluster0.cpu5.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A55.cluster0.cpu5.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A55.cluster0.cpu5.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A55.cluster0.cpu6

ARM Cortex-A55 CT model.

Type: ARM_Cortex-A55.

FVP_Base_Cortex_A55.cluster0.cpu6.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A55.cluster0.cpu6.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A55.cluster0.cpu6.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A55.cluster0.cpu6.12cache

PV Cache.

Type: Pycache.

FVP_Base_Cortex_A55.cluster0.cpu7

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP_Base_Cortex_A55.cluster0.cpu7.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A55.cluster0.cpu7.l1dcache

PV Cache. Type: pvcache.

FVP Base Cortex A55.cluster0.cpu7.llicache

PV Cache.
Type: Pycache.

FVP Base Cortex A55.cluster0.cpu7.12cache

PV Cache. Type: pvcache.

FVP Base Cortex A55.cluster0 labeller

Type: Labeller.

FVP Base Cortex A55.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A55.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A55.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: GIC IRI.

FVP Base Cortex A55.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.14 FVP_Base_Cortex-A55+Cortex-A76

FVP_Base_Cortex-A55+Cortex-A76 contains the following instances:

FVP Base Cortex-A55+Cortex-A76 instances

FVP Base Cortex A55 Cortex A76

Base Platform Compute Subsystem for ARMCortexA55CT CortexA76CT.

Type: FVP_Base_Cortex_A55_Cortex_A76.

FVP Base Cortex A55 Cortex A76.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A55_Cortex_A76.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A55 Cortex A76.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55 Cortex A76.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55 Cortex A76.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55_Cortex_A76.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55 Cortex A76.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_Base_Cortex_A55_Cortex_A76.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55 Cortex A76.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55 Cortex A76.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55 Cortex A76.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55_Cortex_A76.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A55 Cortex A76.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A55 Cortex A76.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55 Cortex A76.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55_Cortex_A76.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55 Cortex A76.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55 Cortex A76.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55 Cortex A76.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55 Cortex A76.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55 Cortex A76.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55 Cortex A76.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55 Cortex A76.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55 Cortex A76.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55_Cortex_A76.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55 Cortex A76.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55 Cortex A76.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A55 Cortex A76.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55 Cortex A76.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A55_Cortex_A76.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A55_Cortex_A76.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55 Cortex A76.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A55 Cortex A76.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A55 Cortex A76.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A55 Cortex A76.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A55_Cortex_A76.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A55 Cortex A76.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A55_Cortex_A76.bp.hdlcd0_labeller

Type: Labeller.

FVP_Base_Cortex_A55_Cortex_A76.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_Base_Cortex_A55_Cortex_A76.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A55_Cortex_A76.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55 Cortex A76.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55 Cortex A76.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55 Cortex A76.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55 Cortex A76.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55 Cortex A76.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55 Cortex A76.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55_Cortex_A76.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55 Cortex A76.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55 Cortex A76.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A55_Cortex_A76.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55_Cortex_A76.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A55 Cortex A76.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A55 Cortex A76.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_A55_Cortex_A76.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55 Cortex A76.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A55 Cortex A76.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55_Cortex_A76.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A55 Cortex A76.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A55 Cortex A76.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP_Base_Cortex_A55_Cortex_A76.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A55 Cortex A76.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A55 Cortex A76.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A55 Cortex A76.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A55_Cortex_A76.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP_Base_Cortex_A55_Cortex_A76.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A55 Cortex A76.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A55 Cortex A76.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55_Cortex_A76.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A55_Cortex_A76.bp.reset_or

Or Gate.
Type: orgate.

FVP Base Cortex A55 Cortex A76.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55 Cortex A76.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55_Cortex_A76.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55 Cortex A76.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55_Cortex_A76.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55 Cortex A76.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55 Cortex A76.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55 Cortex A76.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_Base_Cortex_A55_Cortex_A76.bp.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A55 Cortex A76.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP Base Cortex A55 Cortex A76.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55_Cortex_A76.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55_Cortex_A76.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55_Cortex_A76.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55 Cortex A76.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55 Cortex A76.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A55_Cortex_A76.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A55_Cortex_A76.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55 Cortex A76.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55 Cortex A76.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A55 Cortex A76.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A55 Cortex A76.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A55 Cortex A76.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A55_Cortex_A76.bp.tzc_400

TrustZone Address Space Controller.

Туре: тzc 400.

FVP_Base_Cortex_A55_Cortex_A76.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A55_Cortex_A76.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A55 Cortex A76.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A55 Cortex A76.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A55_Cortex_A76.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A55 Cortex A76.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A55_Cortex_A76.bp.virtioblockdevice_labeller

Type: Labeller.

FVP_Base_Cortex_A55_Cortex_A76.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A55 Cortex A76.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_A55_Cortex_A76.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A55 Cortex A76.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A55 Cortex A76.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55 Cortex A76.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55_Cortex_A76.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55_Cortex_A76.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A55 Cortex A76.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55 Cortex A76.cluster0

ARM Cortex-A55_Cortex-A76 Cluster CT model. Type: cluster_ARM_Cortex-A55_Cortex-A76.

FVP Base Cortex A55 Cortex A76.cluster0.subcluster0

ARM Cortex-A55 Cluster CT model. Type: Subcluster ARM Cortex-A55.

FVP Base Cortex A55 Cortex A76.cluster0.subcluster0.cpu0

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP_Base_Cortex_A55_Cortex_A76.cluster0.subcluster1

ARM Cortex-A76 Cluster CT model. Type: Subcluster_ARM_Cortex-A76.

FVP Base Cortex A55 Cortex A76.cluster0.subcluster1.cpu0

ARM Cortex-A76 CT model. Type: ARM Cortex-A76.

FVP Base Cortex A55 Cortex A76.cluster0 labeller

Type: Labeller.

FVP Base Cortex A55 Cortex A76.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A55 Cortex A76.elfloader

ELF loader component.

Type: ElfLoader.

FVP_Base_Cortex_A55_Cortex_A76.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A55 Cortex A76.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.15 FVP_Base_Cortex-A55x1+Cortex-A75x1

FVP_Base_Cortex-A55x1+Cortex-A75x1 contains the following instances:

FVP Base Cortex-A55x1+Cortex-A75x1 instances

FVP Base Cortex A55x1 Cortex A75x1

Base Platform Compute Subsystem for ARMCortexA55x1CT_CortexA75x1CT.

Type: FVP_Base_Cortex_A55x1_Cortex_A75x1.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A55x1 Cortex A75x1.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A55x1 Cortex A75x1.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x1 Cortex A75x1.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55x1 Cortex A75x1.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A55x1 Cortex A75x1.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x1 Cortex A75x1.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x1 Cortex A75x1.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55x1 Cortex A75x1.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55x1 Cortex A75x1.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP Base Cortex A55x1 Cortex A75x1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x1 Cortex A75x1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x1 Cortex A75x1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x1 Cortex A75x1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x1 Cortex A75x1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x1 Cortex A75x1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x1 Cortex A75x1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x1 Cortex A75x1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x1 Cortex A75x1.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x1 Cortex A75x1.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A55x1 Cortex A75x1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x1 Cortex A75x1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x1 Cortex A75x1.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A55x1 Cortex A75x1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A55x1 Cortex A75x1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A55x1 Cortex A75x1.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A55x1 Cortex A75x1.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A55x1 Cortex A75x1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x1 Cortex A75x1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x1 Cortex A75x1.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x1 Cortex A75x1.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55x1 Cortex A75x1.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x1 Cortex A75x1.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55x1 Cortex A75x1.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x1 Cortex A75x1.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55x1 Cortex A75x1.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x1 Cortex A75x1.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A55x1 Cortex A75x1.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041_AACI.

FVP Base Cortex A55x1 Cortex A75x1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A55x1 Cortex A75x1.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x1 Cortex A75x1.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP Base Cortex A55x1 Cortex A75x1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.pl111_clcd.pl11x_clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A55x1 Cortex A75x1.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A55x1 Cortex A75x1.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

${\tt FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.ps2keyboard}$

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A55x1 Cortex A75x1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A55x1 Cortex A75x1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x1 Cortex A75x1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.reset_or

Or Gate.

Type: orGate.

FVP Base Cortex A55x1 Cortex A75x1.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x1 Cortex A75x1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x1 Cortex A75x1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A55x1 Cortex A75x1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.sp810_sysctr1

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP Base Cortex A55x1 Cortex A75x1.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x1 Cortex A75x1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x1 Cortex A75x1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x1 Cortex A75x1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A55x1 Cortex A75x1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A55x1 Cortex A75x1.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A55x1 Cortex A75x1.bp.ve sysregs

Type: ve sysRegs.

FVP Base Cortex A55x1 Cortex A75x1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A55x1 Cortex A75x1.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A55x1 Cortex A75x1.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A55x1 Cortex A75x1.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.virtiop9device_labeller

Type: Labeller.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A55x1 Cortex A75x1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x1_Cortex_A75x1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x1 Cortex A75x1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_Base_Cortex_A55x1_Cortex_A75x1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x1 Cortex A75x1.cluster0

ARM Cortex-A55 Cortex-A75 Cluster CT model.

Type: Cluster ARM Cortex-A55 Cortex-A75.

FVP Base Cortex A55x1 Cortex A75x1.cluster0.subcluster0

ARM Cortex-A55 Cluster CT model.

Type: Subcluster_ARM_Cortex-A55.

${\tt FVP_Base_Cortex_A55x1_Cortex_A75x1.cluster0.subcluster0.cpu0}$

ARM Cortex-A55 CT model.

Type: ARM_Cortex-A55.

FVP_Base_Cortex_A55x1_Cortex_A75x1.cluster0.subcluster1

ARM Cortex-A75 Cluster CT model.

Type: Subcluster ARM Cortex-A75.

FVP Base Cortex A55x1 Cortex A75x1.cluster0.subcluster1.cpu0

ARM Cortex-A75 CT model.

Type: ARM_Cortex-A75.

FVP Base Cortex A55x1 Cortex A75x1.cluster0 labeller

Type: Labeller.

FVP Base Cortex A55x1 Cortex A75x1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A55x1 Cortex A75x1.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A55x1 Cortex A75x1.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP_Base_Cortex_A55x1_Cortex_A75x1.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.16 FVP_Base_Cortex-A55x2+Cortex-A75x2

FVP_Base_Cortex-A55x2+Cortex-A75x2 contains the following instances:

FVP_Base_Cortex-A55x2+Cortex-A75x2 instances

FVP Base Cortex A55x2 Cortex A75x2

Base Platform Compute Subsystem for ARMCortexA55x2CT CortexA75x2CT.

Type: FVP Base Cortex A55x2 Cortex A75x2.

FVP Base Cortex A55x2 Cortex A75x2.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A55x2 Cortex A75x2.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55x2 Cortex A75x2.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55x2 Cortex A75x2.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A55x2 Cortex A75x2.bp.audioout

SDL based Audio Output for PLO41 AACI.

Type: AudioOut SDL.

FVP Base Cortex A55x2 Cortex A75x2.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x2 Cortex A75x2.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x2 Cortex A75x2.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x2 Cortex A75x2.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x2 Cortex A75x2.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A55x2 Cortex A75x2.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x2 Cortex A75x2.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A55x2 Cortex A75x2.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A55x2 Cortex A75x2.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A55x2 Cortex A75x2.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a

proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A55x2 Cortex A75x2.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A55x2 Cortex A75x2.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A55x2 Cortex A75x2.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A55x2 Cortex A75x2.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A55x2 Cortex A75x2.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A55x2 Cortex A75x2.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x2 Cortex A75x2.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55x2 Cortex A75x2.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55x2 Cortex A75x2.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55x2 Cortex A75x2.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A55x2 Cortex A75x2.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A55x2 Cortex A75x2.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A55x2 Cortex A75x2.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A55x2 Cortex A75x2.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A55x2 Cortex A75x2.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A55x2 Cortex A75x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A55x2 Cortex A75x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A55x2 Cortex A75x2.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP Base Cortex A55x2 Cortex A75x2.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A55x2 Cortex A75x2.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A55x2 Cortex A75x2.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x2 Cortex A75x2.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x2 Cortex A75x2.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x2 Cortex A75x2.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x2 Cortex A75x2.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A55x2 Cortex A75x2.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A55x2 Cortex A75x2.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP Base Cortex A55x2 Cortex A75x2.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x2 Cortex A75x2.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x2 Cortex A75x2.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x2 Cortex A75x2.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x2 Cortex A75x2.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A55x2 Cortex A75x2.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A55x2 Cortex A75x2.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.trusted_watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.tzc_400

TrustZone Address Space Controller.

Type: TZC_400.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.virtio_net_labeller

Type: Labeller.

FVP Base Cortex A55x2 Cortex A75x2.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

${\tt FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.virtioblockdevice}$

virtio block device.

Type: VirtioBlockDevice.

${\tt FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.virtioblockdevice_labeller}$

Type: Labeller.

FVP Base Cortex A55x2 Cortex A75x2.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A55x2 Cortex A75x2.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A55x2 Cortex A75x2.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A55x2_Cortex_A75x2.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A55x2 Cortex A75x2.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x2 Cortex A75x2.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x2 Cortex A75x2.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

${\tt FVP_Base_Cortex_A55x2_Cortex_A75x2.clockdivider0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x2 Cortex A75x2.cluster0

ARM Cortex-A55 Cortex-A75 Cluster CT model.

Type: Cluster ARM Cortex-A55 Cortex-A75.

FVP_Base_Cortex_A55x2_Cortex_A75x2.cluster0.subcluster0

ARM Cortex-A55 Cluster CT model.

Type: Subcluster ARM Cortex-A55.

FVP Base Cortex A55x2 Cortex A75x2.cluster0.subcluster0.cpu0

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP Base Cortex A55x2 Cortex A75x2.cluster0.subcluster0.cpu1

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP Base Cortex A55x2 Cortex A75x2.cluster0.subcluster1

ARM Cortex-A75 Cluster CT model.

Type: Subcluster_ARM_Cortex-A75.

FVP Base Cortex A55x2 Cortex A75x2.cluster0.subcluster1.cpu0

ARM Cortex-A75 CT model.

Type: ARM Cortex-A75.

FVP Base Cortex A55x2 Cortex A75x2.cluster0.subcluster1.cpu1

ARM Cortex-A75 CT model.

Type: ARM Cortex-A75.

FVP Base Cortex A55x2 Cortex A75x2.cluster0 labeller

Type: Labeller.

FVP Base Cortex A55x2 Cortex A75x2.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A55x2_Cortex_A75x2.elfloader

ELF loader component.

Type: ElfLoader.

FVP_Base_Cortex_A55x2_Cortex_A75x2.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP_Base_Cortex_A55x2_Cortex_A75x2.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.17 FVP_Base_Cortex-A55x4+Cortex-A75x1

FVP Base Cortex-A55x4+Cortex-A75x1 contains the following instances:

FVP_Base_Cortex-A55x4+Cortex-A75x1 instances

FVP Base Cortex A55x4 Cortex A75x1

Base Platform Compute Subsystem for ARMCortexA55x4CT_CortexA75x1CT.

Type: FVP Base Cortex A55x4 Cortex A75x1.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A55x4 Cortex A75x1.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x4 Cortex A75x1.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x1.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A55x4 Cortex A75x1.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x4 Cortex A75x1.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x1.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55x4 Cortex A75x1.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A55x4 Cortex A75x1.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut_SDL.

FVP Base Cortex A55x4 Cortex A75x1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP Base Cortex A55x4 Cortex A75x1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x4 Cortex A75x1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x1.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x1.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A55x4 Cortex A75x1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A75x1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x4 Cortex A75x1.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x4 Cortex A75x1.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A55x4 Cortex A75x1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP Base Cortex A55x4 Cortex A75x1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A55x4 Cortex A75x1.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.hdlcd0_labeller

Type: Labeller.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A55x4 Cortex A75x1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A75x1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x4 Cortex A75x1.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x1.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x1.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55x4 Cortex A75x1.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A55x4 Cortex A75x1.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP Base Cortex A55x4 Cortex A75x1.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A55x4 Cortex A75x1.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.pl050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A55x4 Cortex A75x1.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x4 Cortex A75x1.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A55x4 Cortex A75x1.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A55x4 Cortex A75x1.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke

wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.pl111_clcd.pl11x_clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A55x4 Cortex A75x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A55x4 Cortex A75x1.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A55x4 Cortex A75x1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A55x4 Cortex A75x1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP Base Cortex A55x4 Cortex A75x1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.reset_or

Or Gate.
Type: orgate.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.rl_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x1.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x1.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x1.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A75x1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x4 Cortex A75x1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A55x4 Cortex A75x1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A55x4 Cortex A75x1.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP Base Cortex A55x4 Cortex A75x1.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x1.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP Base Cortex A55x4 Cortex A75x1.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x4 Cortex A75x1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x1.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x4 Cortex A75x1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x4 Cortex A75x1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.trusted_watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A55x4 Cortex A75x1.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

${\tt FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.ve_sysregs}$

Type: ve sysRegs.

FVP Base Cortex A55x4 Cortex A75x1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A55x4 Cortex A75x1.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A55x4 Cortex A75x1.bp.virtio net labeller

Type: Labeller.

FVP Base Cortex A55x4 Cortex A75x1.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A55x4 Cortex A75x1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.virtiop9device_labeller

Type: Labeller.

FVP Base Cortex A55x4 Cortex A75x1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A55x4 Cortex A75x1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A55x4_Cortex_A75x1.bp.vis.recorder.recordingDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A55x4 Cortex A75x1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x1.cluster0

ARM Cortex-A55 Cortex-A75 Cluster CT model.

Type: Cluster ARM Cortex-A55 Cortex-A75.

FVP Base Cortex A55x4 Cortex A75x1.cluster0.subcluster0

ARM Cortex-A55 Cluster CT model.

Type: Subcluster ARM Cortex-A55.

FVP_Base_Cortex_A55x4_Cortex_A75x1.cluster0.subcluster0.cpu0

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP Base Cortex A55x4 Cortex A75x1.cluster0.subcluster0.cpu1

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP Base Cortex A55x4 Cortex A75x1.cluster0.subcluster0.cpu2

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP Base Cortex A55x4 Cortex A75x1.cluster0.subcluster0.cpu3

ARM Cortex-A55 CT model.

Type: ARM_Cortex-A55.

FVP_Base_Cortex_A55x4_Cortex_A75x1.cluster0.subcluster1

ARM Cortex-A75 Cluster CT model.

Type: Subcluster ARM Cortex-A75.

FVP_Base_Cortex_A55x4_Cortex_A75x1.cluster0.subcluster1.cpu0

ARM Cortex-A75 CT model.

Type: ARM Cortex-A75.

FVP_Base_Cortex_A55x4_Cortex_A75x1.cluster0_labeller

Type: Labeller.

FVP Base Cortex A55x4 Cortex A75x1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A55x4 Cortex A75x1.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A55x4 Cortex A75x1.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A55x4 Cortex A75x1.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.18 FVP_Base_Cortex-A55x4+Cortex-A75x2

FVP_Base_Cortex-A55x4+Cortex-A75x2 contains the following instances:

FVP_Base_Cortex-A55x4+Cortex-A75x2 instances

FVP Base Cortex A55x4 Cortex A75x2

Base Platform Compute Subsystem for ARMCortexA55x4CT CortexA75x2CT.

Type: FVP_Base_Cortex_A55x4_Cortex_A75x2.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A55x4 Cortex A75x2.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804_Timer.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x2.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55x4 Cortex A75x2.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x2.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A55x4 Cortex A75x2.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x2.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x4 Cortex A75x2.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP Base Cortex A55x4 Cortex A75x2.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x2.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x2.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x2.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.dummy_local_dap_rom}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x2.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x2.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x2.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A55x4 Cortex A75x2.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.flash1

Intel Strata Flash J3 LISA+ model. Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A75x2.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x4 Cortex A75x2.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A55x4 Cortex A75x2.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A55x4 Cortex A75x2.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A55x4 Cortex A75x2.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A55x4 Cortex A75x2.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A55x4 Cortex A75x2.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A55x4 Cortex A75x2.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A75x2.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x2.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A55x4 Cortex A75x2.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55x4 Cortex A75x2.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP Base Cortex A55x4 Cortex A75x2.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A55x4 Cortex A75x2.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x2.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x2.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PLO31).

Type: PL031_RTC.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A55x4 Cortex A75x2.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

${\tt FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.p1050_kmi0.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

${\tt FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.p1050_kmi1.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP Base Cortex A55x4 Cortex A75x2.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP Base Cortex A55x4 Cortex A75x2.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A55x4 Cortex A75x2.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP Base Cortex A55x4 Cortex A75x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A55x4 Cortex A75x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP Base Cortex A55x4 Cortex A75x2.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x2.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A55x4 Cortex A75x2.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A55x4 Cortex A75x2.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x2.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x2.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x2.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x2.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x2.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A75x2.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x4 Cortex A75x2.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP Base Cortex A55x4 Cortex A75x2.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x2.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.sram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x4 Cortex A75x2.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x4 Cortex A75x2.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x4 Cortex A75x2.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x4 Cortex A75x2.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A55x4 Cortex A75x2.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A55x4 Cortex A75x2.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.trusted_watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A55x4 Cortex A75x2.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.ve_sysregs

Type: ve_sysRegs.

FVP Base Cortex A55x4 Cortex A75x2.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A55x4 Cortex A75x2.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.virtio_net_labeller

Type: Labeller.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A55x4 Cortex A75x2.bp.virtioblockdevice labeller

Type: Labeller.

FVP Base Cortex A55x4 Cortex A75x2.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A55x4 Cortex A75x2.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A55x4 Cortex A75x2.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_Base_Cortex_A55x4_Cortex_A75x2.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x2.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x2.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x2.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_Base_Cortex_A55x4_Cortex_A75x2.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x2.cluster0

ARM Cortex-A55_Cortex-A75 Cluster CT model.

Type: Cluster ARM Cortex-A55 Cortex-A75.

FVP Base Cortex A55x4 Cortex A75x2.cluster0.subcluster0

ARM Cortex-A55 Cluster CT model.

Type: Subcluster_ARM_Cortex-A55.

FVP Base Cortex A55x4 Cortex A75x2.cluster0.subcluster0.cpu0

ARM Cortex-A55 CT model.

Type: ARM_Cortex-A55.

FVP_Base_Cortex_A55x4_Cortex_A75x2.cluster0.subcluster0.cpu1

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP Base Cortex A55x4 Cortex A75x2.cluster0.subcluster0.cpu2

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP Base Cortex A55x4 Cortex A75x2.cluster0.subcluster0.cpu3

ARM Cortex-A55 CT model.

Type: ARM_Cortex-A55.

FVP Base Cortex A55x4 Cortex A75x2.cluster0.subcluster1

ARM Cortex-A75 Cluster CT model.

Type: Subcluster_ARM_Cortex-A75.

FVP Base Cortex A55x4 Cortex A75x2.cluster0.subcluster1.cpu0

ARM Cortex-A75 CT model.

Type: ARM Cortex-A75.

FVP_Base_Cortex_A55x4_Cortex_A75x2.cluster0.subcluster1.cpu1

ARM Cortex-A75 CT model.

Type: ARM Cortex-A75.

FVP_Base_Cortex_A55x4_Cortex_A75x2.cluster0_labeller

Type: Labeller.

FVP Base Cortex A55x4 Cortex A75x2.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A55x4 Cortex A75x2.elfloader

ELF loader component.

Type: ElfLoader.

FVP_Base_Cortex_A55x4_Cortex_A75x2.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP_Base_Cortex_A55x4_Cortex_A75x2.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.19 FVP_Base_Cortex-A55x4+Cortex-A75x4

FVP Base Cortex-A55x4+Cortex-A75x4 contains the following instances:

FVP_Base_Cortex-A55x4+Cortex-A75x4 instances

FVP Base Cortex A55x4 Cortex A75x4

Base Platform Compute Subsystem for ARMCortexA55x4CT_CortexA75x4CT.

Type: FVP Base Cortex A55x4 Cortex A75x4.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A55x4 Cortex A75x4.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

${\tt FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.Timer_0_1.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x4 Cortex A75x4.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x4.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A55x4 Cortex A75x4.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x4.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x4.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55x4 Cortex A75x4.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A55x4 Cortex A75x4.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut_SDL.

FVP Base Cortex A55x4 Cortex A75x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP Base Cortex A55x4 Cortex A75x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x4 Cortex A75x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x4.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x4.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A55x4 Cortex A75x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A75x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x4 Cortex A75x4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x4 Cortex A75x4.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A55x4 Cortex A75x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP Base Cortex A55x4 Cortex A75x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A55x4 Cortex A75x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.hdlcd0_labeller

Type: Labeller.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A55x4 Cortex A75x4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A75x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x4 Cortex A75x4.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031_RTC.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.pl050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke

wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.pl111_clcd.pl11x_clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A55x4 Cortex A75x4.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A55x4 Cortex A75x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A55x4 Cortex A75x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP Base Cortex A55x4 Cortex A75x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.reset_or

Or Gate.
Type: orgate.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.rl_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x4.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A75x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x4 Cortex A75x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A55x4 Cortex A75x4.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A55x4 Cortex A75x4.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP Base Cortex A55x4 Cortex A75x4.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A75x4.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP Base Cortex A55x4 Cortex A75x4.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x4 Cortex A75x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x4.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x4 Cortex A75x4.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x4 Cortex A75x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x4 Cortex A75x4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.trusted_watchdog

ARM Watchdog Module(SP805).

Type: sp805_Watchdog.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.tzc_400

TrustZone Address Space Controller.

Type: <u>Tzc_400</u>.

${\tt FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.ve_sysregs}$

Type: ve sysRegs.

FVP Base Cortex A55x4 Cortex A75x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A55x4 Cortex A75x4.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A55x4 Cortex A75x4.bp.virtio net labeller

Type: Labeller.

FVP Base Cortex A55x4 Cortex A75x4.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A55x4 Cortex A75x4.bp.virtioblockdevice labeller

Type: Labeller.

FVP Base Cortex A55x4 Cortex A75x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.virtiop9device_labeller

Type: Labeller.

FVP Base Cortex A55x4 Cortex A75x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A55x4 Cortex A75x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.vis.recorder.recordingDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A75x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A55x4 Cortex A75x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A75x4.cluster0

ARM Cortex-A55 Cortex-A75 Cluster CT model.

Type: Cluster ARM Cortex-A55 Cortex-A75.

FVP Base Cortex A55x4 Cortex A75x4.cluster0.subcluster0

ARM Cortex-A55 Cluster CT model.

Type: Subcluster_ARM_Cortex-A55.

FVP_Base_Cortex_A55x4_Cortex_A75x4.cluster0.subcluster0.cpu0

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP Base Cortex A55x4 Cortex A75x4.cluster0.subcluster0.cpu1

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP Base Cortex A55x4 Cortex A75x4.cluster0.subcluster0.cpu2

ARM Cortex-A55 CT model.

Type: ARM_Cortex-A55.

FVP_Base_Cortex_A55x4_Cortex_A75x4.cluster0.subcluster0.cpu3

ARM Cortex-A55 CT model.

Type: ARM_Cortex-A55.

FVP_Base_Cortex_A55x4_Cortex_A75x4.cluster0.subcluster1

ARM Cortex-A75 Cluster CT model.

Type: Subcluster ARM Cortex-A75.

FVP_Base_Cortex_A55x4_Cortex_A75x4.cluster0.subcluster1.cpu0

ARM Cortex-A75 CT model.

Type: ARM Cortex-A75.

FVP Base Cortex A55x4 Cortex A75x4.cluster0.subcluster1.cpu1

ARM Cortex-A75 CT model.

Type: ARM Cortex-A75.

FVP Base Cortex A55x4 Cortex A75x4.cluster0.subcluster1.cpu2

ARM Cortex-A75 CT model.

Type: ARM Cortex-A75.

FVP Base Cortex A55x4 Cortex A75x4.cluster0.subcluster1.cpu3

ARM Cortex-A75 CT model.

Type: ARM_Cortex-A75.

FVP Base Cortex A55x4 Cortex A75x4.cluster0 labeller

Type: Labeller.

FVP Base Cortex A55x4 Cortex A75x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A55x4 Cortex A75x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP_Base_Cortex_A55x4_Cortex_A75x4.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP_Base_Cortex_A55x4_Cortex_A75x4.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.20 FVP_Base_Cortex-A55x4+Cortex-A76x2

FVP Base Cortex-A55x4+Cortex-A76x2 contains the following instances:

FVP Base Cortex-A55x4+Cortex-A76x2 instances

FVP Base Cortex A55x4 Cortex A76x2

Base Platform Compute Subsystem for ARMCortexA55x4CT CortexA76x2CT.

Type: FVP_Base_Cortex_A55x4_Cortex_A76x2.

FVP Base Cortex A55x4 Cortex A76x2.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A55x4 Cortex A76x2.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55x4 Cortex A76x2.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55x4 Cortex A76x2.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55x4 Cortex A76x2.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55x4 Cortex A76x2.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A55x4 Cortex A76x2.bp.audioout

SDL based Audio Output for PLO41 AACI.

Type: AudioOut SDL.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A76x2.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A76x2.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A76x2.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A55x4 Cortex A76x2.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A76x2.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A76x2.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x4 Cortex A76x2.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A55x4 Cortex A76x2.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A55x4 Cortex A76x2.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A55x4 Cortex A76x2.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP Base Cortex A55x4 Cortex A76x2.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A55x4 Cortex A76x2.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A55x4 Cortex A76x2.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A55x4 Cortex A76x2.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A55x4 Cortex A76x2.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A55x4 Cortex A76x2.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A76x2.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55x4 Cortex A76x2.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55x4 Cortex A76x2.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A55x4 Cortex A76x2.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041_AACI.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.pl050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A55x4 Cortex A76x2.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A55x4 Cortex A76x2.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP Base Cortex A55x4 Cortex A76x2.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A55x4 Cortex A76x2.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A55x4 Cortex A76x2.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

${\tt FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.pl111_clcd.pl11x_clcd.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A55x4 Cortex A76x2.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A55x4 Cortex A76x2.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A76x2.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A55x4 Cortex A76x2.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A55x4 Cortex A76x2.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A76x2.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.secureSRAM}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A76x2.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x4 Cortex A76x2.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A55x4 Cortex A76x2.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x4 Cortex A76x2.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x4 Cortex A76x2.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.trusted_key_storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A55x4 Cortex A76x2.bp.trusted rng

Random Number Generator unit. Type: RandomNumberGenerator.

FVP Base Cortex A55x4 Cortex A76x2.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.tzc_400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A55x4 Cortex A76x2.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A55x4 Cortex A76x2.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A55x4 Cortex A76x2.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A55x4 Cortex A76x2.bp.virtioblockdevice labeller

Type: Labeller.

FVP Base Cortex A55x4 Cortex A76x2.bp.virtiop9device

virtio P9 server.
Type: virtioP9Device.

FVP Base Cortex A55x4 Cortex A76x2.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A55x4 Cortex A76x2.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A55x4 Cortex A76x2.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A55x4 Cortex A76x2.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A76x2.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A76x2.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A76x2.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A55x4 Cortex A76x2.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A76x2.cluster0

ARM Cortex-A55 Cortex-A76 Cluster CT model.

Type: Cluster ARM Cortex-A55 Cortex-A76.

FVP Base Cortex A55x4 Cortex A76x2.cluster0.subcluster0

ARM Cortex-A55 Cluster CT model.

Type: Subcluster_ARM_Cortex-A55.

FVP_Base_Cortex_A55x4_Cortex_A76x2.cluster0.subcluster0.cpu0

ARM Cortex-A55 CT model.

Type: ARM_Cortex-A55.

FVP Base Cortex A55x4 Cortex A76x2.cluster0.subcluster0.cpu1

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP_Base_Cortex_A55x4_Cortex_A76x2.cluster0.subcluster0.cpu2

ARM Cortex-A55 CT model.

Type: ARM_Cortex-A55.

FVP Base Cortex A55x4 Cortex A76x2.cluster0.subcluster0.cpu3

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP Base Cortex A55x4 Cortex A76x2.cluster0.subcluster1

ARM Cortex-A76 Cluster CT model.

Type: Subcluster_ARM_Cortex-A76.

FVP_Base_Cortex_A55x4_Cortex_A76x2.cluster0.subcluster1.cpu0

ARM Cortex-A76 CT model.

Type: ARM_Cortex-A76.

${\tt FVP_Base_Cortex_A55x4_Cortex_A76x2.cluster0.subcluster1.cpu1}$

ARM Cortex-A76 CT model.

Type: ARM_Cortex-A76.

FVP_Base_Cortex_A55x4_Cortex_A76x2.cluster0_labeller

Type: Labeller.

FVP_Base_Cortex_A55x4_Cortex_A76x2.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A55x4 Cortex A76x2.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A55x4 Cortex A76x2.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP_Base_Cortex_A55x4_Cortex_A76x2.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.21 FVP_Base_Cortex-A55x4+Cortex-A78x4

FVP_Base_Cortex-A55x4+Cortex-A78x4 contains the following instances:

FVP Base Cortex-A55x4+Cortex-A78x4 instances

FVP Base Cortex A55x4 Cortex A78x4

Base Platform Compute Subsystem for ARMCortexA55x4CT_CortexA78x4CT.

Type: FVP_Base_Cortex_A55x4_Cortex_A78x4.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A55x4 Cortex A78x4.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A55x4 Cortex A78x4.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.Timer_0_1.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A78x4.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A55x4 Cortex A78x4.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A78x4.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x4 Cortex A78x4.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55x4 Cortex A78x4.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A55x4 Cortex A78x4.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A55x4 Cortex A78x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A78x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A78x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A78x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A78x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A78x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A78x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A78x4.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A78x4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A78x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A55x4 Cortex A78x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A78x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A78x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x4 Cortex A78x4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A55x4 Cortex A78x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A55x4 Cortex A78x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A55x4 Cortex A78x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A55x4 Cortex A78x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A55x4 Cortex A78x4.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A55x4 Cortex A78x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A78x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x4 Cortex A78x4.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A78x4.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55x4 Cortex A78x4.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A55x4 Cortex A78x4.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A78x4.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A55x4 Cortex A78x4.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A78x4.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A55x4 Cortex A78x4.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A55x4 Cortex A78x4.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A55x4 Cortex A78x4.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A78x4.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP Base Cortex A55x4 Cortex A78x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.pl111_clcd.pl11x_clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A55x4 Cortex A78x4.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A55x4 Cortex A78x4.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A55x4 Cortex A78x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A55x4 Cortex A78x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A55x4 Cortex A78x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A78x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A55x4 Cortex A78x4.bp.reset or

Or Gate.

Type: orGate.

FVP Base Cortex A55x4 Cortex A78x4.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A78x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A55x4 Cortex A78x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A55x4 Cortex A78x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A55x4 Cortex A78x4.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP Base Cortex A55x4 Cortex A78x4.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A78x4.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A78x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x4 Cortex A78x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A55x4 Cortex A78x4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.trusted_watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A55x4 Cortex A78x4.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A55x4 Cortex A78x4.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A55x4 Cortex A78x4.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A55x4 Cortex A78x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A55x4 Cortex A78x4.bp.virtioblockdevice labeller

Type: Labeller.

${\tt FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.virtiop9 device}$

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A55x4 Cortex A78x4.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A55x4 Cortex A78x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A55x4_Cortex_A78x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A55x4 Cortex A78x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_Base_Cortex_A55x4_Cortex_A78x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A55x4 Cortex A78x4.cluster0

ARM Cortex-A55 Cortex-A78 Cluster CT model.

Type: Cluster ARM Cortex-A55 Cortex-A78.

FVP Base Cortex A55x4 Cortex A78x4.cluster0.subcluster0

ARM Cortex-A55 Cluster CT model.

Type: Subcluster ARM Cortex-A55.

FVP Base Cortex A55x4 Cortex A78x4.cluster0.subcluster0.cpu0

ARM Cortex-A55 CT model.

Type: ARM_Cortex-A55.

${\tt FVP_Base_Cortex_A55x4_Cortex_A78x4.cluster0.subcluster0.cpu1}$

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP Base Cortex A55x4 Cortex A78x4.cluster0.subcluster0.cpu2

ARM Cortex-A55 CT model.

Type: ARM_Cortex-A55.

FVP Base Cortex A55x4 Cortex A78x4.cluster0.subcluster0.cpu3

ARM Cortex-A55 CT model.

Type: ARM Cortex-A55.

FVP Base Cortex A55x4 Cortex A78x4.cluster0.subcluster1

ARM Cortex-A78 Cluster CT model.

Type: Subcluster_ARM_Cortex-A78.

FVP Base Cortex A55x4 Cortex A78x4.cluster0.subcluster1.cpu0

ARM Cortex-A78 CT model.

Type: ARM Cortex-A78.

FVP Base Cortex A55x4 Cortex A78x4.cluster0.subcluster1.cpu1

ARM Cortex-A78 CT model.

Type: ARM Cortex-A78.

FVP_Base_Cortex_A55x4_Cortex_A78x4.cluster0.subcluster1.cpu2

ARM Cortex-A78 CT model.

Type: ARM Cortex-A78.

FVP Base Cortex A55x4 Cortex A78x4.cluster0.subcluster1.cpu3

ARM Cortex-A78 CT model.

Type: ARM Cortex-A78.

FVP Base Cortex A55x4 Cortex A78x4.cluster0 labeller

Type: Labeller.

FVP_Base_Cortex_A55x4_Cortex_A78x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A55x4_Cortex_A78x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A55x4 Cortex A78x4.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP_Base_Cortex_A55x4_Cortex_A78x4.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.22 FVP_Base_Cortex-A57x1

FVP_Base_Cortex-A57x1 contains the following instances:

FVP_Base_Cortex-A57x1 instances

FVP Base Cortex A57x1

Base Platform Compute Subsystem for ARMCortexA57x1CT.

Type: FVP_Base_Cortex_A57x1.

FVP_Base_Cortex_A57x1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A57x1.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP Base Cortex A57x1.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x1.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x1.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x1.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A57x1.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x1.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x1.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A57x1.bp.audioout

SDL based Audio Output for PLO41_AACI.

Type: AudioOut_SDL.

FVP Base Cortex A57x1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A57x1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A57x1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_Base_Cortex_A57x1.bp.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A57x1.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A57x1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370_HDLCD.

FVP Base Cortex A57x1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A57x1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A57x1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A57x1.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A57x1.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A57x1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

${\tt FVP_Base_Cortex_A57x1.bp.mmc}$

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A57x1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x1.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A57x1.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A57x1.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A57x1.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A57x1.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A57x1.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A57x1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A57x1.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A57x1.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A57x1.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A57x1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A57x1.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A57x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A57x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A57x1.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A57x1.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A57x1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A57x1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A57x1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A57x1.bp.reset_or

Or Gate.
Type: orgate.

FVP Base Cortex A57x1.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A57x1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A57x1.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP Base Cortex A57x1.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A57x1.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x1.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A57x1.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A57x1.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A57x1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A57x1.bp.tzc_400

TrustZone Address Space Controller.

Туре: тzc 400.

FVP_Base_Cortex_A57x1.bp.ve_sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A57x1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A57x1.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A57x1.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A57x1.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A57x1.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A57x1.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A57x1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A57x1.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A57x1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A57x1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A57x1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A57x1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x1.cluster0

ARM Cortex-A57 Cluster CT model. Type: cluster ARM Cortex-A57.

FVP Base Cortex A57x1.cluster0.cpu0

ARM Cortex-A57 CT model. Type: ARM_Cortex-A57.

FVP Base Cortex A57x1.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x1.cluster0.cpu0.l1dcache

PV Cache.
Type: Pycache.

FVP Base Cortex A57x1.cluster0.cpu0.llicache

PV Cache. Type: pvcache.

FVP Base Cortex A57x1.cluster0.12 cache

PV Cache.
Type: PVCache.

FVP Base Cortex A57x1.cluster0 labeller

Type: Labeller.

FVP Base Cortex A57x1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A57x1.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A57x1.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A57x1.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.23 FVP_Base_Cortex-A57x1-A35x1

FVP_Base_Cortex-A57x1-A35x1 contains the following instances:

FVP_Base_Cortex-A57x1-A35x1 instances

FVP_Base_Cortex_A57x1_A35x1

Base Platform Compute Subsystem for ARMCortexA57x1CT and ARMCortexA35x1CT. Type: FVP_Base_Cortex_A57x1_A35x1.

FVP Base Cortex A57x1 A35x1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A57x1 A35x1.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A57x1 A35x1.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A35x1.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A35x1.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x1 A35x1.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x1_A35x1.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A57x1 A35x1.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A35x1.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x1 A35x1.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x1 A35x1.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x1 A35x1.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A57x1_A35x1.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut_SDL.

FVP Base Cortex A57x1 A35x1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A35x1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A35x1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A35x1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A35x1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x1 A35x1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A35x1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A35x1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A35x1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1 A35x1.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x1_A35x1.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1 A35x1.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1 A35x1.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A57x1_A35x1.bp.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A57x1 A35x1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x1 A35x1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x1 A35x1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x1 A35x1.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A57x1_A35x1.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A57x1 A35x1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP_Base_Cortex_A57x1_A35x1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A57x1 A35x1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A57x1_A35x1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A57x1 A35x1.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A57x1 A35x1.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A57x1 A35x1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A57x1 A35x1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A57x1_A35x1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x1 A35x1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x1 A35x1.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x1_A35x1.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A57x1 A35x1.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A35x1.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A57x1 A35x1.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A35x1.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A57x1_A35x1.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A35x1.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A57x1 A35x1.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A35x1.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A57x1 A35x1.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A57x1 A35x1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A57x1 A35x1.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A35x1.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A57x1_A35x1.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A35x1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_A57x1_A35x1.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP Base Cortex A57x1 A35x1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A57x1_A35x1.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A57x1 A35x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A57x1_A35x1.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A57x1 A35x1.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A57x1 A35x1.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A57x1 A35x1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A57x1 A35x1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A57x1 A35x1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1 A35x1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A57x1_A35x1.bp.reset_or

Or Gate.

Type: orGate.

FVP_Base_Cortex_A57x1_A35x1.bp.rl_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x1_A35x1.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x1_A35x1.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1 A35x1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1 A35x1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A57x1_A35x1.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x1 A35x1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x1 A35x1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A57x1 A35x1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A57x1_A35x1.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP_Base_Cortex_A57x1_A35x1.bp.sp810_sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A35x1.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A35x1.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A57x1_A35x1.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A35x1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x1_A35x1.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A57x1_A35x1.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A57x1_A35x1.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x1 A35x1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x1 A35x1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

${\tt FVP_Base_Cortex_A57x1_A35x1.bp.trusted_nv_counter}$

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A57x1_A35x1.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP_Base_Cortex_A57x1_A35x1.bp.trusted_watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A57x1 A35x1.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A57x1 A35x1.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A57x1_A35x1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A57x1_A35x1.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A57x1 A35x1.bp.virtio net labeller

Type: Labeller.

FVP Base Cortex A57x1 A35x1.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A57x1 A35x1.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A57x1 A35x1.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A57x1_A35x1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A57x1 A35x1.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_A57x1_A35x1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A57x1_A35x1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A57x1 A35x1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A35x1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A35x1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1 A35x1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A57x1 A35x1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A35x1.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A35x1.cluster0

ARM Cortex-A57 Cluster CT model.

Type: Cluster ARM Cortex-A57.

FVP Base Cortex A57x1 A35x1.cluster0.cpu0

ARM Cortex-A57 CT model.

Type: ARM Cortex-A57.

${\tt FVP_Base_Cortex_A57x1_A35x1.cluster0.cpu0.dtlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x1_A35x1.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x1 A35x1.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x1 A35x1.cluster0.12 cache

PV Cache. Type: pvcache.

FVP Base Cortex A57x1 A35x1.cluster0 labeller

Type: Labeller.

FVP Base Cortex A57x1 A35x1.cluster1

ARM Cortex-A35 Cluster CT model. Type: Cluster ARM Cortex-A35.

FVP_Base_Cortex_A57x1_A35x1.cluster1.cpu0

ARM Cortex-A35 CT model.

Type: ARM_Cortex-A35.

FVP_Base_Cortex_A57x1_A35x1.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x1_A35x1.cluster1.cpu0.l1dcache

PV Cache.

Type: PVCache.

${\tt FVP_Base_Cortex_A57x1_A35x1.cluster1.cpu0.llicache}$

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x1_A35x1.cluster1.12_cache

PV Cache.

Type: Pycache.

FVP_Base_Cortex_A57x1_A35x1.cluster1_labeller

Type: Labeller.

FVP_Base_Cortex_A57x1_A35x1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A57x1_A35x1.elfloader

ELF loader component.

Type: ElfLoader.

FVP_Base_Cortex_A57x1_A35x1.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A57x1 A35x1.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.24 FVP Base Cortex-A57x1-A53x1

FVP Base Cortex-A57x1-A53x1 contains the following instances:

FVP_Base_Cortex-A57x1-A53x1 instances

FVP_Base_Cortex_A57x1_A53x1

Base Platform Compute Subsystem for ARMCortexA57x1CT and ARMCortexA53x1CT. Type: FVP_Base_Cortex_A57x1_A53x1.

FVP_Base_Cortex_A57x1_A53x1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A57x1 A53x1.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A57x1 A53x1.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A53x1.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A57x1_A53x1.bp.Timer_0_1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x1 A53x1.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x1_A53x1.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A57x1 A53x1.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A53x1.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x1 A53x1.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x1 A53x1.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x1 A53x1.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A57x1_A53x1.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut_SDL.

FVP Base Cortex A57x1 A53x1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A53x1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A53x1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A53x1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A53x1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x1 A53x1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A53x1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A53x1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A53x1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1 A53x1.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x1_A53x1.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1 A53x1.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1 A53x1.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A57x1_A53x1.bp.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A57x1 A53x1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x1 A53x1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x1 A53x1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x1 A53x1.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A57x1_A53x1.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A57x1 A53x1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A57x1 A53x1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A57x1 A53x1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A57x1_A53x1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A57x1 A53x1.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A57x1 A53x1.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A57x1_A53x1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A57x1 A53x1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A57x1_A53x1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x1 A53x1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x1 A53x1.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1 A53x1.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A57x1 A53x1.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A53x1.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A57x1 A53x1.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A53x1.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A57x1_A53x1.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A53x1.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A57x1 A53x1.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A53x1.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A57x1 A53x1.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A57x1 A53x1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A57x1 A53x1.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A53x1.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A57x1_A53x1.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A53x1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_A57x1_A53x1.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A57x1 A53x1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A57x1_A53x1.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A57x1 A53x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A57x1_A53x1.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A57x1 A53x1.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A57x1 A53x1.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A57x1 A53x1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP Base Cortex A57x1 A53x1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A57x1 A53x1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1 A53x1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A57x1 A53x1.bp.reset or

Or Gate.

Type: orGate.

FVP_Base_Cortex_A57x1_A53x1.bp.rl_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x1_A53x1.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x1_A53x1.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1 A53x1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1 A53x1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A57x1_A53x1.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x1 A53x1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x1 A53x1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A57x1 A53x1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A57x1_A53x1.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP_Base_Cortex_A57x1_A53x1.bp.sp810_sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A53x1.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A53x1.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A57x1_A53x1.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A53x1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x1_A53x1.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A57x1_A53x1.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A57x1_A53x1.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x1 A53x1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x1 A53x1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

${\tt FVP_Base_Cortex_A57x1_A53x1.bp.trusted_nv_counter}$

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A57x1_A53x1.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A57x1 A53x1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A57x1 A53x1.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A57x1 A53x1.bp.ve sysregs

Type: ve sysRegs.

FVP Base Cortex A57x1 A53x1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A57x1_A53x1.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A57x1 A53x1.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A57x1_A53x1.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A57x1 A53x1.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A57x1 A53x1.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A57x1_A53x1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A57x1 A53x1.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A57x1 A53x1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A57x1_A53x1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A57x1 A53x1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A53x1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x1_A53x1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x1 A53x1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A57x1 A53x1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A53x1.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x1 A53x1.cluster0

ARM Cortex-A57 Cluster CT model.

Type: Cluster ARM Cortex-A57.

FVP Base Cortex A57x1 A53x1.cluster0.cpu0

ARM Cortex-A57 CT model.

Type: ARM_Cortex-A57.

${\tt FVP_Base_Cortex_A57x1_A53x1.cluster0.cpu0.dtlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x1_A53x1.cluster0.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x1 A53x1.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x1 A53x1.cluster0.12 cache

PV Cache. Type: pvcache.

FVP Base Cortex A57x1 A53x1.cluster0 labeller

Type: Labeller.

FVP Base Cortex A57x1 A53x1.cluster1

ARM Cortex-A53 Cluster CT model. Type: Cluster ARM Cortex-A53.

FVP_Base_Cortex_A57x1_A53x1.cluster1.cpu0

ARM Cortex-A53 CT model.

Type: ARM_Cortex-A53.

FVP_Base_Cortex_A57x1_A53x1.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x1_A53x1.cluster1.cpu0.l1dcache

PV Cache.

Type: PVCache.

${\tt FVP_Base_Cortex_A57x1_A53x1.cluster1.cpu0.llicache}$

PV Cache.
Type: PVCache.

FVP Base Cortex A57x1 A53x1.cluster1.12 cache

PV Cache.

Type: Pycache.

FVP_Base_Cortex_A57x1_A53x1.cluster1_labeller

Type: Labeller.

FVP_Base_Cortex_A57x1_A53x1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A57x1_A53x1.elfloader

ELF loader component.

Type: ElfLoader.

FVP_Base_Cortex_A57x1_A53x1.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A57x1 A53x1.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.25 FVP_Base_Cortex-A57x2

FVP Base Cortex-A57x2 contains the following instances:

FVP Base Cortex-A57x2 instances

FVP Base Cortex A57x2

Base Platform Compute Subsystem for ARMCortexA57x2CT.

Type: FVP_Base_Cortex_A57x2.

FVP Base Cortex A57x2.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A57x2.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A57x2.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x2.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x2.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A57x2.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x2.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x2.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x2.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A57x2.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A57x2.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x2.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x2.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x2.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x2.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A57x2.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x2.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x2.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x2.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x2.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A57x2.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A57x2.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A57x2.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A57x2.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A57x2.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A57x2.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A57x2.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A57x2.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A57x2.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x2.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x2.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A57x2.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A57x2.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A57x2.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A57x2.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Cortex_A57x2.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A57x2.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A57x2.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A57x2.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_A57x2.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP Base Cortex A57x2.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A57x2.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A57x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A57x2.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A57x2.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A57x2.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A57x2.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A57x2.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A57x2.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A57x2.bp.reset or

Or Gate.

Type: orgate.

FVP Base Cortex A57x2.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x2.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x2.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A57x2.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x2.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x2.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A57x2.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A57x2.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_A57x2.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A57x2.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_Base_Cortex_A57x2.bp.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A57x2.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x2.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x2.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A57x2.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A57x2.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A57x2.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A57x2.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A57x2.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A57x2.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A57x2.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A57x2.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A57x2.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A57x2.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A57x2.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A57x2.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A57x2.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_A57x2.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A57x2.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A57x2.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A57x2.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2.cluster0

ARM Cortex-A57 Cluster CT model.

Type: Cluster ARM Cortex-A57.

FVP Base Cortex A57x2.cluster0.cpu0

ARM Cortex-A57 CT model.

Type: ARM Cortex-A57.

FVP Base Cortex A57x2.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: тіьсаді.

FVP_Base_Cortex_A57x2.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x2.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x2.cluster0.cpu1

ARM Cortex-A57 CT model.

Type: ARM Cortex-A57.

FVP_Base_Cortex_A57x2.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x2.cluster0.cpu1.l1dcache

PV Cache. Type: pvcache.

FVP Base Cortex A57x2.cluster0.cpu1.llicache

PV Cache.
Type: Pycache.

FVP Base Cortex A57x2.cluster0.12 cache

PV Cache.
Type: PVCache.

FVP_Base_Cortex_A57x2.cluster0_labeller

Type: Labeller.

FVP Base Cortex A57x2.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A57x2.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A57x2.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A57x2.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.26 FVP_Base_Cortex-A57x2-A35x4

FVP_Base_Cortex-A57x2-A35x4 contains the following instances:

FVP Base Cortex-A57x2-A35x4 instances

FVP Base Cortex A57x2 A35x4

Base Platform Compute Subsystem for ARMCortexA57x2CT and ARMCortexA35x4CT.

Type: FVP_Base_Cortex_A57x2_A35x4.

FVP Base Cortex A57x2 A35x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A57x2_A35x4.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_Base_Cortex_A57x2_A35x4.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x2 A35x4.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A57x2_A35x4.bp.Timer_0_1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x2_A35x4.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x2 A35x4.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: sp804_Timer.

FVP_Base_Cortex_A57x2_A35x4.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A35x4.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A35x4.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x2 A35x4.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x2_A35x4.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A57x2 A35x4.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP Base Cortex A57x2 A35x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A35x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A35x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A35x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A57x2_A35x4.bp.clock35MHz}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A35x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A35x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A35x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A35x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A35x4.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A35x4.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A35x4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A35x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A35x4.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A57x2 A35x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A57x2_A35x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A57x2_A35x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x2 A35x4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x2 A35x4.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A57x2 A35x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A57x2 A35x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A57x2 A35x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A57x2 A35x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A57x2 A35x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A57x2_A35x4.bp.hdlcd0_labeller

Type: Labeller.

FVP_Base_Cortex_A57x2_A35x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_Base_Cortex_A57x2_A35x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A57x2_A35x4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x2 A35x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x2 A35x4.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x2_A35x4.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A57x2_A35x4.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A35x4.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A57x2 A35x4.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A35x4.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A57x2 A35x4.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x2 A35x4.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A57x2_A35x4.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A35x4.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A57x2 A35x4.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP_Base_Cortex_A57x2_A35x4.bp.p1050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_A57x2_A35x4.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A35x4.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A57x2 A35x4.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A35x4.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A57x2 A35x4.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A57x2 A35x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP_Base_Cortex_A57x2_A35x4.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A57x2 A35x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A57x2 A35x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A57x2 A35x4.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A57x2 A35x4.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A57x2 A35x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A57x2 A35x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A57x2 A35x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x2_A35x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A57x2_A35x4.bp.reset_or

Or Gate.
Type: orgate.

FVP Base Cortex A57x2 A35x4.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A35x4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x2_A35x4.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A35x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A35x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A35x4.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x2 A35x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x2 A35x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A57x2 A35x4.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A57x2_A35x4.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP Base Cortex A57x2 A35x4.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A35x4.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A35x4.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A35x4.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A35x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A35x4.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A57x2_A35x4.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x2 A35x4.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x2 A35x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x2 A35x4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A57x2 A35x4.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A57x2 A35x4.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A57x2 A35x4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A57x2_A35x4.bp.tzc_400

TrustZone Address Space Controller.

Туре: тzc 400.

FVP_Base_Cortex_A57x2_A35x4.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A57x2_A35x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A57x2 A35x4.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A57x2 A35x4.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A57x2_A35x4.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A57x2 A35x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A57x2_A35x4.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A57x2 A35x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A57x2 A35x4.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A57x2 A35x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A57x2 A35x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A57x2 A35x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A35x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A35x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x2_A35x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A57x2 A35x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x2 A35x4.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A35x4.cluster0

ARM Cortex-A57 Cluster CT model.

Type: Cluster_ARM_Cortex-A57.

FVP Base Cortex A57x2 A35x4.cluster0.cpu0

ARM Cortex-A57 CT model.

Type: ARM Cortex-A57.

FVP Base Cortex A57x2 A35x4.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x2_A35x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x2 A35x4.cluster0.cpu0.l1icache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A57x2_A35x4.cluster0.cpu1

ARM Cortex-A57 CT model.

Type: ARM_Cortex-A57.

${\tt FVP_Base_Cortex_A57x2_A35x4.cluster0.cpu1.dtlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x2_A35x4.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x2 A35x4.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x2 A35x4.cluster0.12 cache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x2 A35x4.cluster0 labeller

Type: Labeller.

FVP Base Cortex A57x2 A35x4.cluster1

ARM Cortex-A35 Cluster CT model.

Type: Cluster ARM Cortex-A35.

FVP Base Cortex A57x2 A35x4.cluster1.cpu0

ARM Cortex-A35 CT model.

Type: ARM Cortex-A35.

FVP_Base_Cortex_A57x2_A35x4.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x2_A35x4.cluster1.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x2_A35x4.cluster1.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x2 A35x4.cluster1.cpu1

ARM Cortex-A35 CT model.

Type: ARM Cortex-A35.

FVP Base Cortex A57x2 A35x4.cluster1.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x2_A35x4.cluster1.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x2_A35x4.cluster1.cpu1.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x2 A35x4.cluster1.cpu2

ARM Cortex-A35 CT model.

Type: ARM Cortex-A35.

FVP Base Cortex A57x2 A35x4.cluster1.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Cortex_A57x2_A35x4.cluster1.cpu2.l1dcache}$

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x2_A35x4.cluster1.cpu2.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x2 A35x4.cluster1.cpu3

ARM Cortex-A35 CT model.

Type: ARM_Cortex-A35.

FVP Base Cortex A57x2 A35x4.cluster1.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x2 A35x4.cluster1.cpu3.11dcache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A57x2_A35x4.cluster1.cpu3.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x2_A35x4.cluster1.12_cache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x2 A35x4.cluster1 labeller

Type: Labeller.

FVP Base Cortex A57x2 A35x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A57x2 A35x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A57x2 A35x4.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: GIC IRI.

FVP_Base_Cortex_A57x2_A35x4.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.27 FVP_Base_Cortex-A57x2-A53x4

FVP Base Cortex-A57x2-A53x4 contains the following instances:

FVP_Base_Cortex-A57x2-A53x4 instances

FVP Base Cortex A57x2 A53x4

Base Platform Compute Subsystem for ARMCortexA57x2CT and ARMCortexA53x4CT.

Type: FVP_Base_Cortex_A57x2_A53x4.

FVP Base Cortex A57x2 A53x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A57x2_A53x4.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A57x2_A53x4.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A53x4.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A53x4.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x2_A53x4.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x2 A53x4.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A57x2 A53x4.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A53x4.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A57x2_A53x4.bp.Timer_2_3.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x2 A53x4.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x2_A53x4.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A57x2 A53x4.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A57x2 A53x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A53x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A53x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A53x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A53x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x2 A53x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A53x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A53x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A53x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A53x4.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A53x4.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A53x4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A53x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x2_A53x4.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A57x2 A53x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x2 A53x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x2 A53x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x2 A53x4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x2 A53x4.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A57x2 A53x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A57x2 A53x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A57x2 A53x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A57x2 A53x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A57x2 A53x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A57x2 A53x4.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A57x2_A53x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A57x2 A53x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A57x2 A53x4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x2 A53x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x2 A53x4.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x2_A53x4.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A57x2_A53x4.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A53x4.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A57x2 A53x4.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A53x4.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A57x2 A53x4.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A53x4.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A57x2_A53x4.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A53x4.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A57x2 A53x4.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP_Base_Cortex_A57x2_A53x4.bp.p1050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A57x2 A53x4.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A53x4.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A57x2 A53x4.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A53x4.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP_Base_Cortex_A57x2_A53x4.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A57x2 A53x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A57x2 A53x4.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP Base Cortex A57x2 A53x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A57x2_A53x4.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A57x2_A53x4.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A57x2_A53x4.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A57x2 A53x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP Base Cortex A57x2 A53x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A57x2 A53x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A53x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A57x2_A53x4.bp.reset_or

Or Gate.
Type: orGate.

FVP_Base_Cortex_A57x2_A53x4.bp.rl_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A53x4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A53x4.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A53x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x2_A53x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A53x4.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x2 A53x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x2 A53x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

FVP_Base_Cortex_A57x2_A53x4.bp.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A57x2_A53x4.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP Base Cortex A57x2 A53x4.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A53x4.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A53x4.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A53x4.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A53x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A53x4.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x2 A53x4.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x2 A53x4.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A57x2_A53x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x2 A53x4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A57x2_A53x4.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A57x2 A53x4.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A57x2 A53x4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A57x2_A53x4.bp.tzc_400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_Base_Cortex_A57x2_A53x4.bp.ve_sysregs

Type: ve_sysRegs.

FVP Base Cortex A57x2 A53x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A57x2 A53x4.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A57x2 A53x4.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A57x2_A53x4.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A57x2 A53x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A57x2 A53x4.bp.virtioblockdevice labeller

Type: Labeller.

FVP Base Cortex A57x2 A53x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A57x2 A53x4.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A57x2 A53x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A57x2 A53x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_Base_Cortex_A57x2_A53x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x2_A53x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A53x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x2 A53x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A57x2 A53x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

${\tt FVP_Base_Cortex_A57x2_A53x4.clockdivider1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x2 A53x4.cluster0

ARM Cortex-A57 Cluster CT model.

Type: Cluster_ARM_Cortex-A57.

FVP_Base_Cortex_A57x2_A53x4.cluster0.cpu0

ARM Cortex-A57 CT model.

Type: ARM Cortex-A57.

FVP Base Cortex A57x2 A53x4.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x2 A53x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x2 A53x4.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x2_A53x4.cluster0.cpu1

ARM Cortex-A57 CT model.

Type: ARM Cortex-A57.

FVP Base Cortex A57x2 A53x4.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x2 A53x4.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x2 A53x4.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x2 A53x4.cluster0.12 cache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x2 A53x4.cluster0 labeller

Type: Labeller.

FVP_Base_Cortex_A57x2_A53x4.cluster1

ARM Cortex-A53 Cluster CT model.

Type: Cluster_ARM_Cortex-A53.

FVP Base Cortex A57x2 A53x4.cluster1.cpu0

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP Base Cortex A57x2 A53x4.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x2_A53x4.cluster1.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x2 A53x4.cluster1.cpu0.llicache

PV Cache.

Type: Pycache.

FVP_Base_Cortex_A57x2_A53x4.cluster1.cpu1

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP_Base_Cortex_A57x2_A53x4.cluster1.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x2 A53x4.cluster1.cpu1.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x2 A53x4.cluster1.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x2_A53x4.cluster1.cpu2

ARM Cortex-A53 CT model.

Type: ARM_Cortex-A53.

FVP_Base_Cortex_A57x2_A53x4.cluster1.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x2 A53x4.cluster1.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x2 A53x4.cluster1.cpu2.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x2 A53x4.cluster1.cpu3

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP_Base_Cortex_A57x2_A53x4.cluster1.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x2_A53x4.cluster1.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x2 A53x4.cluster1.cpu3.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x2 A53x4.cluster1.12 cache

PV Cache.

Type: Pycache.

FVP_Base_Cortex_A57x2_A53x4.cluster1_labeller

Type: Labeller.

FVP Base Cortex A57x2 A53x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A57x2_A53x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A57x2 A53x4.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP Base Cortex A57x2 A53x4.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.28 FVP_Base_Cortex-A57x4

FVP Base Cortex-A57x4 contains the following instances:

FVP Base Cortex-A57x4 instances

FVP Base Cortex A57x4

Base Platform Compute Subsystem for ARMCortexA57x4CT.

Type: FVP_Base_Cortex_A57x4.

FVP Base Cortex A57x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A57x4.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A57x4.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x4.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x4.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A57x4.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x4.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x4.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x4.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A57x4.bp.audioout

SDL based Audio Output for PLO41_AACI.

Type: AudioOut_SDL.

FVP Base Cortex A57x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x4.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x4.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A57x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A57x4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x4.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A57x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A57x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A57x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A57x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A57x4.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A57x4.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A57x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A57x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A57x4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x4.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A57x4.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A57x4.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A57x4.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A57x4.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Cortex_A57x4.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A57x4.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A57x4.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A57x4.bp.p1050_kmi1}$

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A57x4.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_A57x4.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP Base Cortex A57x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A57x4.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A57x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A57x4.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A57x4.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A57x4.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A57x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A57x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A57x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A57x4.bp.reset or

Or Gate.

Type: orGate.

FVP_Base_Cortex_A57x4.bp.rl_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A57x4.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A57x4.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A57x4.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_A57x4.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A57x4.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_Base_Cortex_A57x4.bp.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A57x4.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A57x4.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A57x4.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A57x4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A57x4.bp.tzc 400

TrustZone Address Space Controller.

Type: <u>Tzc_400</u>.

FVP Base Cortex A57x4.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A57x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A57x4.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A57x4.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A57x4.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A57x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A57x4.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A57x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A57x4.bp.virtiop9device labeller

Type: Labeller.

${\tt FVP_Base_Cortex_A57x4.bp.vis}$

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A57x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A57x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A57x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4.cluster0

ARM Cortex-A57 Cluster CT model.

Type: Cluster ARM Cortex-A57.

FVP Base Cortex A57x4.cluster0.cpu0

ARM Cortex-A57 CT model.

Type: ARM Cortex-A57.

${\tt FVP_Base_Cortex_A57x4.cluster0.cpu0.dtlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex A57x4.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x4.cluster0.cpu1

ARM Cortex-A57 CT model.

Type: ARM Cortex-A57.

FVP Base Cortex A57x4.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x4.cluster0.cpu1.l1dcache

PV Cache.
Type: Pycache.

FVP Base Cortex A57x4.cluster0.cpu1.llicache

PV Cache.
Type: Pycache.

FVP Base Cortex A57x4.cluster0.cpu2

ARM Cortex-A57 CT model.

Type: ARM_Cortex-A57.

FVP_Base_Cortex_A57x4.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x4.cluster0.cpu2.l1dcache

PV Cache.
Type: PVCache.

FVP_Base_Cortex_A57x4.cluster0.cpu2.llicache

PV Cache.
Type: PVCache.

FVP Base Cortex A57x4.cluster0.cpu3

ARM Cortex-A57 CT model.

Type: ARM_Cortex-A57.

FVP_Base_Cortex_A57x4.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x4.cluster0.cpu3.l1dcache

PV Cache. Type: pvcache.

FVP Base Cortex A57x4.cluster0.cpu3.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x4.cluster0.12 cache

PV Cache.
Type: Pycache.

FVP_Base_Cortex_A57x4.cluster0_labeller

Type: Labeller.

FVP_Base_Cortex_A57x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A57x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A57x4.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A57x4.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.29 FVP Base Cortex-A57x4-A35x4

FVP Base Cortex-A57x4-A35x4 contains the following instances:

FVP_Base_Cortex-A57x4-A35x4 instances

FVP_Base_Cortex_A57x4_A35x4

Base Platform Compute Subsystem for ARMCortexA57x4CT and ARMCortexA35x4CT. Type: FVP Base Cortex A57x4 A35x4.

FVP Base Cortex A57x4 A35x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A57x4_A35x4.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A57x4_A35x4.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A35x4.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A35x4.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x4 A35x4.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x4 A35x4.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A57x4_A35x4.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A35x4.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A35x4.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x4 A35x4.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x4_A35x4.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A57x4 A35x4.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A57x4 A35x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A35x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A35x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A35x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A35x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A35x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A35x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A35x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A35x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A35x4.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A35x4.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A35x4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A35x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A35x4.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_Base_Cortex_A57x4_A35x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x4 A35x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x4 A35x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x4 A35x4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A57x4_A35x4.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A57x4 A35x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A57x4 A35x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A57x4 A35x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component

which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A57x4 A35x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A57x4 A35x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A57x4 A35x4.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A57x4 A35x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A57x4 A35x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A57x4 A35x4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x4 A35x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x4 A35x4.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A35x4.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A57x4_A35x4.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A35x4.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A57x4 A35x4.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x4 A35x4.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A57x4 A35x4.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A35x4.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A57x4_A35x4.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A35x4.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A57x4 A35x4.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A57x4 A35x4.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_A57x4_A35x4.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A35x4.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A57x4 A35x4.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A57x4_A35x4.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A57x4 A35x4.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A57x4 A35x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A57x4 A35x4.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A57x4 A35x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A57x4 A35x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A57x4_A35x4.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A57x4_A35x4.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A57x4 A35x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A57x4_A35x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP Base Cortex A57x4 A35x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x4_A35x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A57x4 A35x4.bp.reset or

Or Gate.
Type: orGate.

FVP Base Cortex A57x4 A35x4.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A35x4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x4_A35x4.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A35x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A35x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x4_A35x4.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x4 A35x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x4 A35x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_Base_Cortex_A57x4_A35x4.bp.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP_Base_Cortex_A57x4_A35x4.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP Base Cortex A57x4 A35x4.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A35x4.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A35x4.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A35x4.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A35x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A35x4.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_Base_Cortex_A57x4_A35x4.bp.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x4 A35x4.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x4 A35x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x4 A35x4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A57x4_A35x4.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A57x4 A35x4.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A57x4 A35x4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A57x4_A35x4.bp.tzc_400

TrustZone Address Space Controller.

Type: TZC_400.

FVP_Base_Cortex_A57x4_A35x4.bp.ve_sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A57x4_A35x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A57x4_A35x4.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A57x4_A35x4.bp.virtio_net_labeller

Type: Labeller.

FVP Base Cortex A57x4 A35x4.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

${\tt FVP_Base_Cortex_A57x4_A35x4.bp.virtioblockdevice}$

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A57x4 A35x4.bp.virtioblockdevice labeller

Type: Labeller.

FVP Base Cortex A57x4 A35x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A57x4 A35x4.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A57x4 A35x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A57x4_A35x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A57x4 A35x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A35x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A35x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A35x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A57x4 A35x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A35x4.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A35x4.cluster0

ARM Cortex-A57 Cluster CT model.

Type: Cluster ARM Cortex-A57.

FVP Base Cortex A57x4 A35x4.cluster0.cpu0

ARM Cortex-A57 CT model.

Type: ARM Cortex-A57.

FVP Base Cortex A57x4 A35x4.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x4 A35x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x4 A35x4.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x4 A35x4.cluster0.cpu1

ARM Cortex-A57 CT model.

Type: ARM_Cortex-A57.

FVP Base Cortex A57x4 A35x4.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x4_A35x4.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x4 A35x4.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x4 A35x4.cluster0.cpu2

ARM Cortex-A57 CT model.

Type: ARM Cortex-A57.

FVP Base Cortex A57x4 A35x4.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x4_A35x4.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x4_A35x4.cluster0.cpu2.l1icache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x4 A35x4.cluster0.cpu3

ARM Cortex-A57 CT model.

Type: ARM_Cortex-A57.

FVP Base Cortex A57x4 A35x4.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x4 A35x4.cluster0.cpu3.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x4 A35x4.cluster0.cpu3.llicache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A57x4_A35x4.cluster0.12_cache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x4_A35x4.cluster0_labeller

Type: Labeller.

FVP_Base_Cortex_A57x4_A35x4.cluster1

ARM Cortex-A35 Cluster CT model.

Type: Cluster_ARM_Cortex-A35.

FVP Base Cortex A57x4 A35x4.cluster1.cpu0

ARM Cortex-A35 CT model.

Type: ARM Cortex-A35.

FVP_Base_Cortex_A57x4_A35x4.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x4_A35x4.cluster1.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x4 A35x4.cluster1.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base_Cortex_A57x4_A35x4.cluster1.cpu1

ARM Cortex-A35 CT model.

Type: ARM Cortex-A35.

FVP_Base_Cortex_A57x4_A35x4.cluster1.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x4_A35x4.cluster1.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x4_A35x4.cluster1.cpu1.l1icache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x4 A35x4.cluster1.cpu2

ARM Cortex-A35 CT model.

Type: ARM Cortex-A35.

FVP Base Cortex A57x4 A35x4.cluster1.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x4_A35x4.cluster1.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x4_A35x4.cluster1.cpu2.l1icache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x4 A35x4.cluster1.cpu3

ARM Cortex-A35 CT model.

Type: ARM Cortex-A35.

FVP_Base_Cortex_A57x4_A35x4.cluster1.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Cortex_A57x4_A35x4.cluster1.cpu3.l1dcache}$

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x4_A35x4.cluster1.cpu3.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x4 A35x4.cluster1.12 cache

PV Cache.

Type: PvCache.

${\tt FVP_Base_Cortex_A57x4_A35x4.cluster1_labeller}$

Type: Labeller.

FVP Base Cortex A57x4 A35x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A57x4 A35x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A57x4 A35x4.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP_Base_Cortex_A57x4_A35x4.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.30 FVP_Base_Cortex-A57x4-A53x4

FVP_Base_Cortex-A57x4-A53x4 contains the following instances:

FVP_Base_Cortex-A57x4-A53x4 instances

FVP Base Cortex A57x4 A53x4

Base Platform Compute Subsystem for ARMCortexA57x4CT and ARMCortexA53x4CT. Type: FVP Base Cortex A57x4 A53x4.

FVP Base Cortex A57x4 A53x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A57x4 A53x4.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_Base_Cortex_A57x4_A53x4.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A53x4.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A53x4.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x4 A53x4.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A57x4 A53x4.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP Base Cortex A57x4 A53x4.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A53x4.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A57x4_A53x4.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x4_A53x4.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A57x4_A53x4.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A57x4_A53x4.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP Base Cortex A57x4 A53x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A53x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x4 A53x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A53x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x4 A53x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A53x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A53x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A53x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A57x4 A53x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A57x4_A53x4.bp.dmc_phy}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x4_A53x4.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A53x4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A53x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A53x4.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A57x4 A53x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A57x4_A53x4.bp.flash1

Intel Strata Flash J3 LISA+ model. Type: IntelStrataFlashJ3.

FVP Base Cortex A57x4 A53x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A57x4_A53x4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A57x4_A53x4.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP_Base_Cortex_A57x4_A53x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A57x4 A53x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A57x4_A53x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A57x4 A53x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A57x4 A53x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A57x4 A53x4.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A57x4 A53x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A57x4 A53x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A57x4 A53x4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x4 A53x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_Base_Cortex_A57x4_A53x4.bp.ns_dram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A53x4.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A57x4 A53x4.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A53x4.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A57x4 A53x4.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A53x4.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A57x4_A53x4.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A53x4.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A57x4_A53x4.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A53x4.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Cortex_A57x4_A53x4.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A57x4 A53x4.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A57x4 A53x4.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A53x4.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

${\tt FVP_Base_Cortex_A57x4_A53x4.bp.p1050_kmi1.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A53x4.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP_Base_Cortex_A57x4_A53x4.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_Base_Cortex_A57x4_A53x4.bp.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A57x4 A53x4.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A57x4 A53x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A57x4 A53x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A57x4_A53x4.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A57x4_A53x4.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP_Base_Cortex_A57x4_A53x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP Base Cortex A57x4 A53x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP_Base_Cortex_A57x4_A53x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A53x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A57x4 A53x4.bp.reset or

Or Gate.
Type: orGate.

FVP Base Cortex A57x4 A53x4.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A53x4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A53x4.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A53x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A53x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x4_A53x4.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A57x4 A53x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A57x4 A53x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A57x4 A53x4.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A57x4 A53x4.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP Base Cortex A57x4 A53x4.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A53x4.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A53x4.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A57x4_A53x4.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A53x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A57x4_A53x4.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x4 A53x4.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x4 A53x4.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_Base_Cortex_A57x4_A53x4.bp.terminal_3}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A57x4 A53x4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A57x4 A53x4.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A57x4 A53x4.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A57x4 A53x4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A57x4 A53x4.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_Base_Cortex_A57x4_A53x4.bp.ve_sysregs

Type: ve_sysRegs.

FVP Base Cortex A57x4 A53x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A57x4 A53x4.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A57x4_A53x4.bp.virtio_net_labeller

Type: Labeller.

FVP_Base_Cortex_A57x4_A53x4.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP_Base_Cortex_A57x4_A53x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A57x4 A53x4.bp.virtioblockdevice labeller

Type: Labeller.

FVP Base Cortex A57x4 A53x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A57x4 A53x4.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A57x4 A53x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A57x4 A53x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_Base_Cortex_A57x4_A53x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A53x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A53x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A57x4 A53x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_Base_Cortex_A57x4_A53x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A53x4.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A57x4 A53x4.cluster0

ARM Cortex-A57 Cluster CT model.

Type: Cluster_ARM_Cortex-A57.

FVP Base Cortex A57x4 A53x4.cluster0.cpu0

ARM Cortex-A57 CT model.

Type: ARM Cortex-A57.

FVP Base Cortex A57x4 A53x4.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x4 A53x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x4 A53x4.cluster0.cpu0.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x4 A53x4.cluster0.cpu1

ARM Cortex-A57 CT model.

Type: ARM_Cortex-A57.

FVP Base Cortex A57x4 A53x4.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x4 A53x4.cluster0.cpu1.lldcache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x4 A53x4.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x4_A53x4.cluster0.cpu2

ARM Cortex-A57 CT model.

Type: ARM_Cortex-A57.

FVP Base Cortex A57x4 A53x4.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x4 A53x4.cluster0.cpu2.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A57x4 A53x4.cluster0.cpu2.llicache

PV Cache.

Type: Pycache.

FVP_Base_Cortex_A57x4_A53x4.cluster0.cpu3

ARM Cortex-A57 CT model.

Type: ARM Cortex-A57.

FVP_Base_Cortex_A57x4_A53x4.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x4 A53x4.cluster0.cpu3.l1dcache

PV Cache.
Type: PVCache.

FVP Base Cortex A57x4 A53x4.cluster0.cpu3.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x4 A53x4.cluster0.12 cache

PV Cache.
Type: PVCache.

FVP Base Cortex A57x4 A53x4.cluster0 labeller

Type: Labeller.

FVP Base Cortex A57x4 A53x4.cluster1

ARM Cortex-A53 Cluster CT model. Type: cluster ARM_Cortex-A53.

FVP Base Cortex A57x4 A53x4.cluster1.cpu0

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP Base Cortex A57x4 A53x4.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Cortex_A57x4_A53x4.cluster1.cpu0.l1dcache}$

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x4_A53x4.cluster1.cpu0.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x4_A53x4.cluster1.cpu1

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP Base Cortex A57x4 A53x4.cluster1.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x4 A53x4.cluster1.cpu1.lldcache

PV Cache.

Type: PVCache.

${\tt FVP_Base_Cortex_A57x4_A53x4.cluster1.cpu1.llicache}$

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x4_A53x4.cluster1.cpu2

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP Base Cortex A57x4 A53x4.cluster1.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A57x4 A53x4.cluster1.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A57x4 A53x4.cluster1.cpu2.llicache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A57x4_A53x4.cluster1.cpu3

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP_Base_Cortex_A57x4_A53x4.cluster1.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A57x4_A53x4.cluster1.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x4_A53x4.cluster1.cpu3.llicache

PV Cache.

Type: Pycache.

FVP_Base_Cortex_A57x4_A53x4.cluster1.12_cache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A57x4_A53x4.cluster1_labeller

Type: Labeller.

FVP_Base_Cortex_A57x4_A53x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A57x4 A53x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A57x4 A53x4.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP Base Cortex A57x4 A53x4.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.31 FVP_Base_Cortex-A65

FVP Base Cortex-A65 contains the following instances:

FVP Base Cortex-A65 instances

FVP_Base_Cortex_A65

Base Platform Compute Subsystem for ARMCortexA65CT.

Type: FVP Base Cortex A65.

FVP Base Cortex A65.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A65.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A65.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A65.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A65.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A65.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A65.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A65.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A65.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A65.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP Base Cortex A65.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A65.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A65.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A65.bp.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A65.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A65.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A65.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A65.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A65.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A65.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A65.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A65.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A65.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A65.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A65.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A65.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A65.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A65.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A65.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A65.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A65.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A65.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A65.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A65.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A65.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Cortex_A65.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A65.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A65.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A65.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A65.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A65.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A65.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A65.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A65.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A65.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A65.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

${\tt FVP_Base_Cortex_A65.bp.ps2keyboard}$

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A65.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A65.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A65.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A65.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A65.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A65.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A65.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A65.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A65.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

FVP Base Cortex A65.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A65.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_A65.bp.sp810_sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A65.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_Base_Cortex_A65.bp.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A65.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A65.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A65.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A65.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A65.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A65.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A65.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A65.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A65.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A65.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A65.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A65.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A65.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A65.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A65.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A65.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_A65.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A65.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A65.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A65.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65.cluster0

ARM Cortex-A65 Cluster CT model.

Type: Cluster ARM Cortex-A65.

FVP Base Cortex A65.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Cortex_A65.cluster0.cpu0.l1dcache}$

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A65.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A65.cluster0.cpu0.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A65.cluster0.cpu0.thread0

ARM Cortex-A65 CT model.

Type: ARM Cortex-A65.

FVP Base Cortex A65.cluster0.cpu0.thread1

ARM Cortex-A65 CT model.

Type: ARM Cortex-A65.

FVP Base Cortex A65.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A65.cluster0.cpu1.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A65.cluster0.cpu1.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A65.cluster0.cpu1.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A65.cluster0.cpu1.thread0

ARM Cortex-A65 CT model.

Type: ARM Cortex-A65.

FVP_Base_Cortex_A65.cluster0.cpu1.thread1

ARM Cortex-A65 CT model.

Type: ARM Cortex-A65.

FVP_Base_Cortex_A65.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A65.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A65.cluster0.cpu2.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A65.cluster0.cpu2.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A65.cluster0.cpu2.thread0

ARM Cortex-A65 CT model.

Type: ARM Cortex-A65.

FVP_Base_Cortex_A65.cluster0.cpu2.thread1

ARM Cortex-A65 CT model.

Type: ARM Cortex-A65.

FVP_Base_Cortex_A65.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A65.cluster0.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A65.cluster0.cpu3.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A65.cluster0.cpu3.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex A65.cluster0.cpu3.thread0

ARM Cortex-A65 CT model.

Type: ARM_Cortex-A65.

FVP Base Cortex A65.cluster0.cpu3.thread1

ARM Cortex-A65 CT model.

Type: ARM Cortex-A65.

FVP_Base_Cortex_A65.cluster0.cpu4.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A65.cluster0.cpu4.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A65.cluster0.cpu4.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A65.cluster0.cpu4.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A65.cluster0.cpu4.thread0

ARM Cortex-A65 CT model.

Type: ARM Cortex-A65.

FVP Base Cortex A65.cluster0.cpu4.thread1

ARM Cortex-A65 CT model.

Type: ARM Cortex-A65.

FVP_Base_Cortex_A65.cluster0.cpu5.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A65.cluster0.cpu5.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A65.cluster0.cpu5.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A65.cluster0.cpu5.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex A65.cluster0.cpu5.thread0

ARM Cortex-A65 CT model.

Type: ARM Cortex-A65.

FVP_Base_Cortex_A65.cluster0.cpu5.thread1

ARM Cortex-A65 CT model.

Type: ARM_Cortex-A65.

FVP Base Cortex A65.cluster0.cpu6.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A65.cluster0.cpu6.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A65.cluster0.cpu6.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A65.cluster0.cpu6.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A65.cluster0.cpu6.thread0

ARM Cortex-A65 CT model.

Type: ARM Cortex-A65.

FVP Base Cortex A65.cluster0.cpu6.thread1

ARM Cortex-A65 CT model.

Type: ARM_Cortex-A65.

FVP Base Cortex A65.cluster0.cpu7.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A65.cluster0.cpu7.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A65.cluster0.cpu7.llicache

PV Cache.

Type: PVCache.

${\tt FVP_Base_Cortex_A65.cluster0.cpu7.12cache}$

PV Cache. Type: pvcache.

FVP Base Cortex A65.cluster0.cpu7.thread0

ARM Cortex-A65 CT model. Type: ARM Cortex-A65.

FVP Base Cortex A65.cluster0.cpu7.thread1

ARM Cortex-A65 CT model. Type: ARM_Cortex-A65.

FVP Base Cortex A65.cluster0 labeller

Type: Labeller.

FVP Base Cortex A65.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A65.elfloader

ELF loader component.

Type: ElfLoader.

FVP_Base_Cortex_A65.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP Base Cortex A65.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.32 FVP Base Cortex-A65AE

FVP_Base_Cortex-A65AE contains the following instances:

FVP_Base_Cortex-A65AE instances

FVP Base Cortex A65AE

Base Platform Compute Subsystem for ARMCortexA65AECT.

Type: FVP_Base_Cortex_A65AE.

FVP Base Cortex A65AE.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A65AE.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_Base_Cortex_A65AE.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A65AE.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A65AE.bp.Timer_0_1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A65AE.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A65AE.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A65AE.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AE.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AE.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A65AE.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A65AE.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A65AE.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP_Base_Cortex_A65AE.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AE.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AE.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AE.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AE.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AE.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AE.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AE.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AE.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AE.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A65AE.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A65AE.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AE.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AE.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_Base_Cortex_A65AE.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A65AE.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A65AE.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A65AE.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A65AE.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A65AE.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A65AE.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A65AE.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A65AE.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A65AE.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A65AE.bp.hdlcd0_labeller

Type: Labeller.

FVP Base Cortex A65AE.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_Base_Cortex_A65AE.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A65AE.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A65AE.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A65AE.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AE.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A65AE.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AE.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A65AE.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AE.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A65AE.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AE.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A65AE.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AE.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A65AE.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP_Base_Cortex_A65AE.bp.p1050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_A65AE.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A65AE.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A65AE.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AE.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A65AE.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A65AE.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A65AE.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A65AE.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A65AE.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A65AE.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A65AE.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A65AE.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP Base Cortex A65AE.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP Base Cortex A65AE.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A65AE.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A65AE.bp.reset_or

Or Gate.
Type: orgate.

FVP Base Cortex A65AE.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AE.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AE.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AE.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A65AE.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AE.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A65AE.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A65AE.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_Base_Cortex_A65AE.bp.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A65AE.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

${\tt FVP_Base_Cortex_A65AE.bp.sp810_sysctrl.clkdiv_clk0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AE.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AE.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AE.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AE.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AE.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A65AE.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A65AE.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A65AE.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A65AE.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A65AE.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A65AE.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A65AE.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A65AE.bp.tzc_400

TrustZone Address Space Controller.

Туре: тzc 400.

FVP_Base_Cortex_A65AE.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A65AE.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A65AE.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A65AE.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A65AE.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A65AE.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A65AE.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A65AE.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A65AE.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A65AE.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A65AE.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A65AE.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AE.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AE.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AE.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A65AE.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A65AE.cluster0

ARM Cortex-A65AE Cluster CT model. Type: cluster ARM Cortex-A65AE.

FVP Base Cortex A65AE.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A65AE.cluster0.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A65AE.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A65AE.cluster0.cpu0.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A65AE.cluster0.cpu0.thread0

ARM Cortex-A65AE CT model.

Type: ARM_Cortex-A65AE.

${\tt FVP_Base_Cortex_A65AE.cluster0.cpu0.thread1}$

ARM Cortex-A65AE CT model.

Type: ARM_Cortex-A65AE.

FVP_Base_Cortex_A65AE.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A65AE.cluster0.cpu1.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A65AE.cluster0.cpu1.llicache

PV Cache.

Type: Pycache.

FVP Base Cortex A65AE.cluster0.cpu1.12cache

PV Cache.

Type: PVCache.

${\tt FVP_Base_Cortex_A65AE.cluster0.cpu1.thread0}$

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP Base Cortex A65AE.cluster0.cpu1.thread1

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP Base Cortex A65AE.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A65AE.cluster0.cpu2.l1dcache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A65AE.cluster0.cpu2.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A65AE.cluster0.cpu2.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A65AE.cluster0.cpu2.thread0

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP Base Cortex A65AE.cluster0.cpu2.thread1

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP_Base_Cortex_A65AE.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A65AE.cluster0.cpu3.11dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A65AE.cluster0.cpu3.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A65AE.cluster0.cpu3.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex A65AE.cluster0.cpu3.thread0

ARM Cortex-A65AE CT model.

Type: ARM_Cortex-A65AE.

FVP_Base_Cortex_A65AE.cluster0.cpu3.thread1

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP Base Cortex A65AE.cluster0.cpu4.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A65AE.cluster0.cpu4.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A65AE.cluster0.cpu4.llicache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A65AE.cluster0.cpu4.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A65AE.cluster0.cpu4.thread0

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP_Base_Cortex_A65AE.cluster0.cpu4.thread1

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP Base Cortex A65AE.cluster0.cpu5.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Cortex_A65AE.cluster0.cpu5.11dcache}$

PV Cache.

Type: PVCache.

FVP Base Cortex A65AE.cluster0.cpu5.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A65AE.cluster0.cpu5.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex A65AE.cluster0.cpu5.thread0

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP Base Cortex A65AE.cluster0.cpu5.thread1

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP_Base_Cortex_A65AE.cluster0.cpu6.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A65AE.cluster0.cpu6.l1dcache

PV Cache.
Type: PVCache.

FVP Base Cortex A65AE.cluster0.cpu6.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A65AE.cluster0.cpu6.12cache

PV Cache.
Type: pvcache.

FVP Base Cortex A65AE.cluster0.cpu6.thread0

ARM Cortex-A65AE CT model.

Type: ARM_Cortex-A65AE.

FVP Base Cortex A65AE.cluster0.cpu6.thread1

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP_Base_Cortex_A65AE.cluster0.cpu7.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A65AE.cluster0.cpu7.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A65AE.cluster0.cpu7.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A65AE.cluster0.cpu7.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A65AE.cluster0.cpu7.thread0

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP Base Cortex A65AE.cluster0.cpu7.thread1

ARM Cortex-A65AE CT model.

Type: ARM_Cortex-A65AE.

FVP_Base_Cortex_A65AE.cluster0_labeller

Type: Labeller.

FVP_Base_Cortex_A65AE.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A65AE.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A65AE.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A65AE.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.33 FVP Base Cortex-A65AEx2+Cortex-A76AEx2

FVP Base Cortex-A65AEx2+Cortex-A76AEx2 contains the following instances:

FVP_Base_Cortex-A65AEx2+Cortex-A76AEx2 instances

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2

Base Platform Compute Subsystem for ARMCortexA65AEx2CT_CortexA76AEx2CT. Type: FVP Base Cortex A65AEx2 Cortex A76AEx2.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component

which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.reset_or

Or Gate.
Type: orgate.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.trusted_key_storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.trusted_watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.tzc_400

TrustZone Address Space Controller.

Type: TZC_400.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.virtio_net_labeller

Type: Labeller.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx2 Cortex A76AEx2.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx2 Cortex A76AEx2.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx2 Cortex A76AEx2.cluster0

ARM Cortex-A65AE Cortex-A76AE Cluster CT model.

Type: Cluster ARM Cortex-A65AE Cortex-A76AE.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.cluster0.subcluster0

ARM Cortex-A65AE Cluster CT model.

Type: Subcluster ARM Cortex-A65AE.

FVP Base Cortex A65AEx2 Cortex A76AEx2.cluster0.subcluster0.cpu0.thread0

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.cluster0.subcluster0.cpu0.thread1

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP Base Cortex A65AEx2 Cortex A76AEx2.cluster0.subcluster0.cpu1.thread0

ARM Cortex-A65AE CT model.

Type: ARM_Cortex-A65AE.

FVP Base Cortex A65AEx2 Cortex A76AEx2.cluster0.subcluster0.cpu1.thread1

ARM Cortex-A65AE CT model.

Type: ARM_Cortex-A65AE.

FVP Base Cortex A65AEx2 Cortex A76AEx2.cluster0.subcluster1

ARM Cortex-A76AE Cluster CT model.

Type: Subcluster ARM Cortex-A76AE.

FVP Base Cortex A65AEx2 Cortex A76AEx2.cluster0.subcluster1.cpu0

ARM Cortex-A76AE CT model.

Type: ARM Cortex-A76AE.

FVP Base Cortex A65AEx2 Cortex A76AEx2.cluster0.subcluster1.cpu1

ARM Cortex-A76AE CT model.

Type: ARM Cortex-A76AE.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.cluster0_labeller

Type: Labeller.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A65AEx2_Cortex_A76AEx2.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A65AEx2 Cortex A76AEx2.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A65AEx2 Cortex A76AEx2.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.34 FVP Base Cortex-A65AEx4+Cortex-A76AEx4

FVP_Base_Cortex-A65AEx4+Cortex-A76AEx4 contains the following instances:

FVP Base Cortex-A65AEx4+Cortex-A76AEx4 instances

FVP Base Cortex A65AEx4 Cortex A76AEx4

Base Platform Compute Subsystem for ARMCortexA65AEx4CT_CortexA76AEx4CT. Type: FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.audioout

SDL based Audio Output for PLO41 AACI.

Type: AudioOut SDL.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.pl111_clcd.pl11x_clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.reset_or

Or Gate.

Type: orGate.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.rl_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.ve sysregs

Type: ve sysRegs.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A65AEx4 Cortex A76AEx4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A65AEx4 Cortex A76AEx4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A65AEx4 Cortex A76AEx4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A65AEx4 Cortex A76AEx4.cluster0

ARM Cortex-A65AE Cortex-A76AE Cluster CT model.

Type: Cluster ARM Cortex-A65AE Cortex-A76AE.

FVP Base Cortex A65AEx4 Cortex A76AEx4.cluster0.subcluster0

ARM Cortex-A65AE Cluster CT model.

Type: Subcluster ARM Cortex-A65AE.

${\tt FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.cluster0.subcluster0.cpu0.thread0}$

ARM Cortex-A65AE CT model.

Type: ARM_Cortex-A65AE.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.cluster0.subcluster0.cpu0.thread1

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP Base Cortex A65AEx4 Cortex A76AEx4.cluster0.subcluster0.cpu1.thread0

ARM Cortex-A65AE CT model.

Type: ARM_Cortex-A65AE.

FVP Base Cortex A65AEx4 Cortex A76AEx4.cluster0.subcluster0.cpu1.thread1

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP Base Cortex A65AEx4 Cortex A76AEx4.cluster0.subcluster0.cpu2.thread0

ARM Cortex-A65AE CT model.

Type: ARM_Cortex-A65AE.

FVP Base Cortex A65AEx4 Cortex A76AEx4.cluster0.subcluster0.cpu2.thread1

ARM Cortex-A65AE CT model.

Type: ARM_Cortex-A65AE.

FVP Base Cortex A65AEx4 Cortex A76AEx4.cluster0.subcluster0.cpu3.thread0

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP Base Cortex A65AEx4 Cortex A76AEx4.cluster0.subcluster0.cpu3.thread1

ARM Cortex-A65AE CT model.

Type: ARM Cortex-A65AE.

FVP Base Cortex A65AEx4 Cortex A76AEx4.cluster0.subcluster1

ARM Cortex-A76AE Cluster CT model.

Type: Subcluster_ARM_Cortex-A76AE.

FVP Base Cortex A65AEx4 Cortex A76AEx4.cluster0.subcluster1.cpu0

ARM Cortex-A76AE CT model.

Type: ARM Cortex-A76AE.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.cluster0.subcluster1.cpu1

ARM Cortex-A76AE CT model.

Type: ARM Cortex-A76AE.

FVP Base Cortex A65AEx4 Cortex A76AEx4.cluster0.subcluster1.cpu2

ARM Cortex-A76AE CT model.

Type: ARM_Cortex-A76AE.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.cluster0.subcluster1.cpu3

ARM Cortex-A76AE CT model.

Type: ARM Cortex-A76AE.

FVP Base Cortex A65AEx4 Cortex A76AEx4.cluster0 labeller

Type: Labeller.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A65AEx4 Cortex A76AEx4.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A65AEx4 Cortex A76AEx4.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP_Base_Cortex_A65AEx4_Cortex_A76AEx4.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.35 FVP Base Cortex-A710

FVP Base Cortex-A710 contains the following instances:

FVP Base Cortex-A710 instances

FVP Base Cortex A710

Base Platform Compute Subsystem for ARMCortexA710CT.

Type: FVP_Base_Cortex_A710.

FVP Base Cortex A710.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A710.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A710.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A710.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A710.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A710.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A710.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A710.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A710.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A710.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A710.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A710.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A710.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A710.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A710.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A710.bp.clock300MHz}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A710.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A710.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A710.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A710.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A710.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A710.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A710.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A710.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A710.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A710.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A710.bp.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A710.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A710.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A710.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A710.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A710.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A710.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A710.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A710.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A710.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A710.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A710.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A710.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A710.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A710.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A710.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A710.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A710.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A710.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A710.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A710.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A710.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A710.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A710.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A710.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A710.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A710.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A710.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A710.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A710.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A710.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A710.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A710.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP Base Cortex A710.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A710.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A710.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A710.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A710.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A710.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A710.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A710.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A710.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A710.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A710.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A710.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A710.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A710.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A710.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A710.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A710.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A710.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A710.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A710.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A710.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_A710.bp.sp810_sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A710.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A710.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A710.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A710.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A710.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A710.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A710.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A710.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A710.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A710.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A710.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A710.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A710.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A710.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A710.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A710.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A710.bp.virtio net labeller

Type: Labeller.

FVP Base Cortex A710.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A710.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A710.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A710.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A710.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_A710.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A710.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A710.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A710.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A710.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A710.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A710.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A710.cluster0

ARM Cortex-A710 Cluster CT model.

Type: Cluster ARM CortexA710.

FVP Base Cortex A710.cluster0.cpu0

ARM Cortex-A710 CT model.

Type: ARM Cortex-A710.

FVP Base Cortex A710.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: тіьсаді.

FVP_Base_Cortex_A710.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A710.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A710.cluster0.cpu0.12cache

PV Cache.

Type: Pycache.

FVP Base Cortex A710.cluster0.cpu1

ARM Cortex-A710 CT model.

Type: ARM_Cortex-A710.

FVP Base Cortex A710.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A710.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A710.cluster0.cpu1.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A710.cluster0.cpu1.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex A710.cluster0.cpu2

ARM Cortex-A710 CT model.

Type: ARM Cortex-A710.

FVP Base Cortex A710.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A710.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A710.cluster0.cpu2.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A710.cluster0.cpu2.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex A710.cluster0.cpu3

ARM Cortex-A710 CT model.

Type: ARM_Cortex-A710.

FVP Base Cortex A710.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A710.cluster0.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A710.cluster0.cpu3.l1icache

PV Cache.

Type: PVCache.

FVP Base Cortex A710.cluster0.cpu3.12cache

PV Cache. Type: pvcache.

FVP Base Cortex A710.cluster0.cpu4

ARM Cortex-A710 CT model. Type: ARM Cortex-A710.

FVP Base Cortex A710.cluster0.cpu4.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A710.cluster0.cpu4.l1dcache

PV Cache.
Type: PVCache.

FVP Base Cortex A710.cluster0.cpu4.llicache

PV Cache.
Type: PVCache.

FVP_Base_Cortex_A710.cluster0.cpu4.12cache

PV Cache. Type: pvcache.

FVP Base Cortex A710.cluster0.cpu5

ARM Cortex-A710 CT model.

Type: ARM_Cortex-A710.

FVP_Base_Cortex_A710.cluster0.cpu5.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A710.cluster0.cpu5.l1dcache

PV Cache.
Type: PVCache.

FVP Base Cortex A710.cluster0.cpu5.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A710.cluster0.cpu5.12cache

PV Cache.
Type: pvcache.

FVP Base Cortex A710.cluster0.cpu6

ARM Cortex-A710 CT model.

Type: ARM Cortex-A710.

FVP_Base_Cortex_A710.cluster0.cpu6.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A710.cluster0.cpu6.l1dcache

PV Cache. Type: pvcache.

FVP Base Cortex A710.cluster0.cpu6.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A710.cluster0.cpu6.12cache

PV Cache.
Type: PVCache.

FVP Base Cortex A710.cluster0.cpu7

ARM Cortex-A710 CT model. Type: ARM_Cortex-A710.

FVP Base Cortex A710.cluster0.cpu7.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A710.cluster0.cpu7.l1dcache

PV Cache. Type: pvcache.

FVP Base Cortex A710.cluster0.cpu7.llicache

PV Cache.
Type: Pycache.

FVP_Base_Cortex_A710.cluster0.cpu7.12cache

PV Cache.
Type: PvCache.

FVP Base Cortex A710.cluster0 labeller

Type: Labeller.

FVP_Base_Cortex_A710.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A710.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A710.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP_Base_Cortex_A710.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.36 FVP_Base_Cortex-A715

FVP Base Cortex-A715 contains the following instances:

FVP Base Cortex-A715 instances

FVP Base Cortex A715

Base Platform Compute Subsystem for ARMCortexA715CT.

Type: FVP_Base_Cortex_A715.

FVP Base Cortex A715.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A715.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A715.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A715.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A715.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A715.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A715.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A715.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A715.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A715.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A715.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A715.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A715.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut_SDL.

FVP Base Cortex A715.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A715.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A715.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A715.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A715.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A715.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A715.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A715.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A715.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A715.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A715.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A715.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A715.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A715.bp.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A715.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A715.bp.flash1

Intel Strata Flash J3 LISA+ model. Type: IntelStrataFlashJ3.

FVP Base Cortex A715.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A715.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A715.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A715.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A715.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A715.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A715.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A715.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A715.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A715.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A715.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A715.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A715.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A715.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A715.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A715.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A715.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A715.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A715.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A715.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A715.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A715.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A715.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A715.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A715.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A715.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A715.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A715.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A715.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A715.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A715.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A715.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A715.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A715.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A715.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A715.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A715.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A715.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A715.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A715.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A715.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A715.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A715.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A715.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A715.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A715.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A715.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A715.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A715.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A715.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A715.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP_Base_Cortex_A715.bp.sp810_sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A715.bp.sp810 sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A715.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A715.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A715.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A715.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_Base_Cortex_A715.bp.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A715.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A715.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A715.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A715.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A715.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A715.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A715.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A715.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A715.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A715.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A715.bp.virtio net labeller

Type: Labeller.

FVP Base Cortex A715.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A715.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A715.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A715.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A715.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_A715.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A715.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A715.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A715.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A715.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A715.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A715.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A715.cluster0

ARM CortexA715 Cluster CT model.

Type: Cluster ARM CortexA715.

FVP Base Cortex A715.cluster0.cpu0

ARM CortexA715 CT model.

Type: ARM Cortex-A715.

FVP Base Cortex A715.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: тіьсаді.

FVP_Base_Cortex_A715.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A715.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A715.cluster0.cpu0.12cache

PV Cache.

Type: Pycache.

FVP Base Cortex A715.cluster0.cpu1

ARM CortexA715 CT model.

Type: ARM Cortex-A715.

FVP Base Cortex A715.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A715.cluster0.cpu1.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A715.cluster0.cpu1.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A715.cluster0.cpu1.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex A715.cluster0.cpu2

ARM CortexA715 CT model.

Type: ARM Cortex-A715.

FVP_Base_Cortex_A715.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A715.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A715.cluster0.cpu2.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A715.cluster0.cpu2.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A715.cluster0.cpu3

ARM CortexA715 CT model.

Type: ARM_Cortex-A715.

FVP Base Cortex A715.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A715.cluster0.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A715.cluster0.cpu3.l1icache

PV Cache.

Type: PVCache.

FVP Base Cortex A715.cluster0.cpu3.12cache

PV Cache.
Type: Pycache.

FVP Base Cortex A715.cluster0.cpu4

ARM CortexA715 CT model.

Type: ARM_Cortex-A715.

FVP Base Cortex A715.cluster0.cpu4.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A715.cluster0.cpu4.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A715.cluster0.cpu4.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A715.cluster0.cpu4.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A715.cluster0.cpu5

ARM CortexA715 CT model.

Type: ARM_Cortex-A715.

FVP_Base_Cortex_A715.cluster0.cpu5.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A715.cluster0.cpu5.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A715.cluster0.cpu5.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A715.cluster0.cpu5.12cache

PV Cache.

Type: Pycache.

FVP Base Cortex A715.cluster0.cpu6

ARM CortexA715 CT model.

Type: ARM Cortex-A715.

FVP_Base_Cortex_A715.cluster0.cpu6.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A715.cluster0.cpu6.l1dcache

PV Cache. Type: pvcache.

FVP Base Cortex A715.cluster0.cpu6.llicache

PV Cache.
Type: Pycache.

FVP Base Cortex A715.cluster0.cpu6.12cache

PV Cache.
Type: PVCache.

FVP Base Cortex A715.cluster0.cpu7

ARM CortexA715 CT model. Type: ARM_Cortex-A715.

FVP Base Cortex A715.cluster0.cpu7.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A715.cluster0.cpu7.l1dcache

PV Cache. Type: pvcache.

FVP Base Cortex A715.cluster0.cpu7.llicache

PV Cache.
Type: PVCache.

FVP_Base_Cortex_A715.cluster0.cpu7.12cache

PV Cache. Type: PvCache.

FVP Base Cortex A715.cluster0 labeller

Type: Labeller.

FVP_Base_Cortex_A715.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A715.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A715.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP_Base_Cortex_A715.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.37 FVP_Base_Cortex-A72x1

FVP Base Cortex-A72x1 contains the following instances:

FVP Base Cortex-A72x1 instances

FVP_Base_Cortex_A72x1

Base Platform Compute Subsystem for ARMCortexA72x1CT.

Type: FVP_Base_Cortex_A72x1.

FVP Base Cortex A72x1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A72x1.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A72x1.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x1.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A72x1.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A72x1.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A72x1.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A72x1.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A72x1.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A72x1.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A72x1.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A72x1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A72x1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x1.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x1.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A72x1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A72x1.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A72x1.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A72x1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A72x1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A72x1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A72x1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A72x1.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A72x1.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A72x1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A72x1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A72x1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A72x1.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A72x1.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A72x1.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x1.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A72x1.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x1.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A72x1.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Cortex_A72x1.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A72x1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A72x1.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A72x1.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_A72x1.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A72x1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A72x1.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A72x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A72x1.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A72x1.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A72x1.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A72x1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A72x1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A72x1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A72x1.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A72x1.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A72x1.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A72x1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A72x1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A72x1.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_A72x1.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x1.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A72x1.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A72x1.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A72x1.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A72x1.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A72x1.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A72x1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A72x1.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A72x1.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A72x1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A72x1.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A72x1.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A72x1.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A72x1.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A72x1.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A72x1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A72x1.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_A72x1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A72x1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A72x1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A72x1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1.cluster0

ARM Cortex-A72 Cluster CT model.

Type: Cluster ARM Cortex-A72.

FVP Base Cortex A72x1.cluster0.cpu0

ARM Cortex-A72 CT model.

Type: ARM Cortex-A72.

${\tt FVP_Base_Cortex_A72x1.cluster0.cpu0.dtlb}$

TLB - instruction, data or unified.

Type: тіьсаді.

FVP_Base_Cortex_A72x1.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x1.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x1.cluster0.12 cache

PV Cache.

Type: Pycache.

FVP Base Cortex A72x1.cluster0 labeller

Type: Labeller.

FVP Base Cortex A72x1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A72x1.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A72x1.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A72x1.pctl

Base Platforms Power Controller.
Type: Base PowerController.

13.38 FVP Base Cortex-A72x1-A53x1

FVP_Base_Cortex-A72x1-A53x1 contains the following instances:

FVP_Base_Cortex-A72x1-A53x1 instances

FVP Base Cortex A72x1 A53x1

Base Platform Compute Subsystem for ARMCortexA72x1CT and ARMCortexA53x1CT. Type: FVP Base Cortex A72x1 A53x1.

FVP_Base_Cortex_A72x1_A53x1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A72x1 A53x1.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_Base_Cortex_A72x1_A53x1.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A72x1_A53x1.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A72x1_A53x1.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP Base Cortex A72x1 A53x1.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x1_A53x1.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x1_A53x1.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A72x1_A53x1.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A72x1_A53x1.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A72x1 A53x1.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP_Base_Cortex_A72x1_A53x1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x1_A53x1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A72x1 A53x1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1 A53x1.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1 A53x1.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x1_A53x1.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1 A53x1.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1 A53x1.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A72x1 A53x1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x1 A53x1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A72x1_A53x1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_Base_Cortex_A72x1_A53x1.bp.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A72x1 A53x1.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A72x1 A53x1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A72x1 A53x1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A72x1 A53x1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a

proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A72x1 A53x1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A72x1 A53x1.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A72x1 A53x1.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A72x1 A53x1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A72x1 A53x1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A72x1_A53x1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_Base_Cortex_A72x1_A53x1.bp.nontrustedromloader}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A72x1_A53x1.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x1_A53x1.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A72x1 A53x1.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A72x1 A53x1.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A72x1_A53x1.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A72x1_A53x1.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x1_A53x1.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A72x1_A53x1.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x1_A53x1.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A72x1 A53x1.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A72x1 A53x1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_A72x1_A53x1.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A72x1 A53x1.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A72x1_A53x1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A72x1 A53x1.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A72x1 A53x1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A72x1 A53x1.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A72x1 A53x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A72x1 A53x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A72x1_A53x1.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A72x1_A53x1.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A72x1 A53x1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A72x1_A53x1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP Base Cortex A72x1 A53x1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x1_A53x1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A72x1 A53x1.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A72x1 A53x1.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1 A53x1.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x1_A53x1.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1 A53x1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1 A53x1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1 A53x1.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x1 A53x1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A72x1 A53x1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_Base_Cortex_A72x1_A53x1.bp.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A72x1_A53x1.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP Base Cortex A72x1 A53x1.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x1_A53x1.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1 A53x1.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_Base_Cortex_A72x1_A53x1.bp.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x1 A53x1.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x1 A53x1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x1 A53x1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A72x1 A53x1.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A72x1 A53x1.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A72x1 A53x1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A72x1_A53x1.bp.tzc_400

TrustZone Address Space Controller.

Type: TZC_400.

FVP_Base_Cortex_A72x1_A53x1.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A72x1_A53x1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A72x1_A53x1.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A72x1_A53x1.bp.virtio_net_labeller

Type: Labeller.

FVP Base Cortex A72x1 A53x1.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

${\tt FVP_Base_Cortex_A72x1_A53x1.bp.virtioblockdevice}$

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A72x1_A53x1.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A72x1 A53x1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A72x1 A53x1.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A72x1 A53x1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A72x1_A53x1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A72x1 A53x1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x1 A53x1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_Base_Cortex_A72x1_A53x1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x1_A53x1.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x1 A53x1.cluster0

ARM Cortex-A72 Cluster CT model.

Type: Cluster ARM Cortex-A72.

FVP Base Cortex A72x1 A53x1.cluster0.cpu0

ARM Cortex-A72 CT model.

Type: ARM_Cortex-A72.

FVP Base Cortex A72x1 A53x1.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A72x1 A53x1.cluster0.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A72x1 A53x1.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A72x1_A53x1.cluster0.12_cache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A72x1_A53x1.cluster0_labeller

Type: Labeller.

FVP Base Cortex A72x1 A53x1.cluster1

ARM Cortex-A53 Cluster CT model.

Type: Cluster_ARM_Cortex-A53.

FVP_Base_Cortex_A72x1_A53x1.cluster1.cpu0

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP_Base_Cortex_A72x1_A53x1.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A72x1 A53x1.cluster1.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x1 A53x1.cluster1.cpu0.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A72x1_A53x1.cluster1.12_cache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A72x1_A53x1.cluster1_labeller

Type: Labeller.

FVP Base Cortex A72x1 A53x1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A72x1 A53x1.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A72x1 A53x1.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A72x1 A53x1.pctl

Base Platforms Power Controller.
Type: Base PowerController.

13.39 FVP Base Cortex-A72x2

FVP Base Cortex-A72x2 contains the following instances:

FVP_Base_Cortex-A72x2 instances

FVP Base Cortex A72x2

Base Platform Compute Subsystem for ARMCortexA72x2CT.

Type: FVP Base Cortex A72x2.

FVP_Base_Cortex_A72x2.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A72x2.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

${\tt FVP_Base_Cortex_A72x2.bp.Timer_0_1.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A72x2.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A72x2.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP Base Cortex A72x2.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A72x2.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A72x2.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A72x2.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A72x2.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x2.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A72x2.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A72x2.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x2.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_Base_Cortex_A72x2.bp.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A72x2.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A72x2.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A72x2.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A72x2.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a

proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A72x2.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A72x2.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A72x2.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A72x2.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A72x2.bp.mmc

Generic Multimedia Card.

Type: MMC.

${\tt FVP_Base_Cortex_A72x2.bp.nontrustedrom}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x2.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A72x2.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x2.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A72x2.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A72x2.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A72x2.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A72x2.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A72x2.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A72x2.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A72x2.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A72x2.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A72x2.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A72x2.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A72x2.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A72x2.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A72x2.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A72x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A72x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A72x2.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A72x2.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A72x2.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A72x2.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A72x2.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x2.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A72x2.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A72x2.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x2.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x2.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A72x2.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A72x2.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A72x2.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A72x2.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810_sysCtrl.

FVP Base Cortex A72x2.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_Base_Cortex_A72x2.bp.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x2.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x2.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x2.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A72x2.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A72x2.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A72x2.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A72x2.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC_400.

FVP_Base_Cortex_A72x2.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A72x2.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A72x2.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A72x2.bp.virtio_net_labeller

Type: Labeller.

FVP Base Cortex A72x2.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A72x2.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

${\tt FVP_Base_Cortex_A72x2.bp.virtioblockdevice_labeller}$

Type: Labeller.

FVP Base Cortex A72x2.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A72x2.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A72x2.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A72x2.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A72x2.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_Base_Cortex_A72x2.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2.cluster0

ARM Cortex-A72 Cluster CT model.

Type: Cluster_ARM_Cortex-A72.

FVP_Base_Cortex_A72x2.cluster0.cpu0

ARM Cortex-A72 CT model.

Type: ARM Cortex-A72.

FVP Base Cortex A72x2.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A72x2.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x2.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x2.cluster0.cpu1

ARM Cortex-A72 CT model.

Type: ARM_Cortex-A72.

FVP Base Cortex A72x2.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A72x2.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x2.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A72x2.cluster0.12_cache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x2.cluster0 labeller

Type: Labeller.

FVP_Base_Cortex_A72x2.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A72x2.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A72x2.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP_Base_Cortex_A72x2.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.40 FVP_Base_Cortex-A72x2-A53x4

FVP_Base_Cortex-A72x2-A53x4 contains the following instances:

FVP_Base_Cortex-A72x2-A53x4 instances

FVP Base Cortex A72x2 A53x4

Base Platform Compute Subsystem for ARMCortexA72x2CT and ARMCortexA53x4CT. Type: FVP_Base_Cortex_A72x2_A53x4.

FVP Base Cortex A72x2 A53x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A72x2 A53x4.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A72x2 A53x4.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2 A53x4.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A72x2_A53x4.bp.Timer_0_1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A72x2 A53x4.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A72x2_A53x4.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A72x2 A53x4.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2_A53x4.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A72x2 A53x4.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A72x2 A53x4.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A72x2 A53x4.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A72x2 A53x4.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut_SDL.

FVP Base Cortex A72x2 A53x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2_A53x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2 A53x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2 A53x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2 A53x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A72x2 A53x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2_A53x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2_A53x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2 A53x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x2_A53x4.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x2_A53x4.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2 A53x4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2 A53x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x2_A53x4.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A72x2 A53x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x2 A53x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x2 A53x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A72x2_A53x4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A72x2 A53x4.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A72x2 A53x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A72x2 A53x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A72x2 A53x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A72x2_A53x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A72x2 A53x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A72x2 A53x4.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A72x2 A53x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A72x2 A53x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A72x2_A53x4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x2 A53x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A72x2 A53x4.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x2_A53x4.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A72x2 A53x4.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2 A53x4.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A72x2_A53x4.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2_A53x4.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A72x2_A53x4.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2_A53x4.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A72x2 A53x4.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2 A53x4.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A72x2 A53x4.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A72x2 A53x4.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A72x2 A53x4.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2_A53x4.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A72x2_A53x4.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2_A53x4.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_A72x2_A53x4.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP Base Cortex A72x2 A53x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A72x2_A53x4.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A72x2 A53x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A72x2_A53x4.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A72x2 A53x4.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A72x2 A53x4.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A72x2 A53x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP Base Cortex A72x2 A53x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A72x2 A53x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2 A53x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A72x2_A53x4.bp.reset_or

Or Gate.

Type: orGate.

FVP_Base_Cortex_A72x2_A53x4.bp.rl_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2 A53x4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2 A53x4.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2 A53x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2 A53x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A72x2_A53x4.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x2 A53x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A72x2 A53x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A72x2 A53x4.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A72x2_A53x4.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP_Base_Cortex_A72x2_A53x4.bp.sp810_sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2_A53x4.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2 A53x4.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A72x2_A53x4.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2 A53x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2 A53x4.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A72x2_A53x4.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A72x2_A53x4.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x2 A53x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x2 A53x4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

${\tt FVP_Base_Cortex_A72x2_A53x4.bp.trusted_nv_counter}$

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A72x2_A53x4.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A72x2 A53x4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A72x2 A53x4.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A72x2 A53x4.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A72x2_A53x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A72x2_A53x4.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A72x2 A53x4.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A72x2_A53x4.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A72x2 A53x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

${\tt FVP_Base_Cortex_A72x2_A53x4.bp.virtioblockdevice_labeller}$

Type: Labeller.

FVP_Base_Cortex_A72x2_A53x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A72x2 A53x4.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A72x2 A53x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A72x2_A53x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A72x2 A53x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2_A53x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x2_A53x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x2 A53x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A72x2 A53x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2 A53x4.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x2 A53x4.cluster0

ARM Cortex-A72 Cluster CT model.

Type: Cluster ARM Cortex-A72.

FVP Base Cortex A72x2 A53x4.cluster0.cpu0

ARM Cortex-A72 CT model.

Type: ARM Cortex-A72.

${\tt FVP_Base_Cortex_A72x2_A53x4.cluster0.cpu0.dtlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A72x2_A53x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x2 A53x4.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x2 A53x4.cluster0.cpu1

ARM Cortex-A72 CT model.

Type: ARM Cortex-A72.

FVP Base Cortex A72x2 A53x4.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A72x2 A53x4.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A72x2_A53x4.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A72x2_A53x4.cluster0.12_cache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A72x2_A53x4.cluster0_labeller

Type: Labeller.

FVP_Base_Cortex_A72x2_A53x4.cluster1

ARM Cortex-A53 Cluster CT model.

Type: Cluster_ARM_Cortex-A53.

FVP Base Cortex A72x2 A53x4.cluster1.cpu0

ARM Cortex-A53 CT model.

Type: ARM_Cortex-A53.

FVP_Base_Cortex_A72x2_A53x4.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A72x2_A53x4.cluster1.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A72x2 A53x4.cluster1.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x2 A53x4.cluster1.cpu1

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP_Base_Cortex_A72x2_A53x4.cluster1.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A72x2_A53x4.cluster1.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A72x2_A53x4.cluster1.cpu1.l1icache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x2 A53x4.cluster1.cpu2

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP Base Cortex A72x2 A53x4.cluster1.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A72x2_A53x4.cluster1.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A72x2_A53x4.cluster1.cpu2.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x2 A53x4.cluster1.cpu3

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP Base Cortex A72x2 A53x4.cluster1.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Cortex_A72x2_A53x4.cluster1.cpu3.l1dcache}$

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A72x2_A53x4.cluster1.cpu3.l1icache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x2 A53x4.cluster1.12 cache

PV Cache.

Type: PvCache.

FVP Base Cortex A72x2 A53x4.cluster1 labeller

Type: Labeller.

${\tt FVP_Base_Cortex_A72x2_A53x4.dapmemlogger}$

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A72x2 A53x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A72x2 A53x4.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A72x2 A53x4.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.41 FVP_Base_Cortex-A72x4

FVP_Base_Cortex-A72x4 contains the following instances:

FVP_Base_Cortex-A72x4 instances

FVP_Base_Cortex_A72x4

Base Platform Compute Subsystem for ARMCortexA72x4CT.

Type: FVP_Base_Cortex_A72x4.

FVP_Base_Cortex_A72x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A72x4.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_Base_Cortex_A72x4.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A72x4.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A72x4.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A72x4.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A72x4.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A72x4.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A72x4.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP Base Cortex A72x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A72x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x4.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x4.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x4.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A72x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x4.bp.flash1

Intel Strata Flash J3 LISA+ model. Type: IntelStrataFlashJ3.

FVP Base Cortex A72x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A72x4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A72x4.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP_Base_Cortex_A72x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A72x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A72x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A72x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A72x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A72x4.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A72x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A72x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

${\tt FVP_Base_Cortex_A72x4.bp.nontrustedrom}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A72x4.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x4.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A72x4.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A72x4.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A72x4.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A72x4.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Cortex_A72x4.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A72x4.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A72x4.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP Base Cortex A72x4.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A72x4.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A72x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A72x4.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A72x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A72x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A72x4.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A72x4.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP_Base_Cortex_A72x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP Base Cortex A72x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP_Base_Cortex_A72x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A72x4.bp.reset_or

Or Gate.
Type: orGate.

FVP Base Cortex A72x4.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x4.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x4.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A72x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A72x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_Base_Cortex_A72x4.bp.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A72x4.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810_sysCtrl.

FVP Base Cortex A72x4.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x4.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x4.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x4.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A72x4.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A72x4.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A72x4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A72x4.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_Base_Cortex_A72x4.bp.ve_sysregs

Type: ve_sysRegs.

FVP Base Cortex A72x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A72x4.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A72x4.bp.virtio_net_labeller

Type: Labeller.

FVP_Base_Cortex_A72x4.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP_Base_Cortex_A72x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A72x4.bp.virtioblockdevice labeller

Type: Labeller.

FVP Base Cortex A72x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A72x4.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_A72x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A72x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A72x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A72x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4.cluster0

ARM Cortex-A72 Cluster CT model.

Type: Cluster ARM Cortex-A72.

FVP Base Cortex A72x4.cluster0.cpu0

ARM Cortex-A72 CT model.

Type: ARM Cortex-A72.

FVP_Base_Cortex_A72x4.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A72x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x4.cluster0.cpu0.llicache

PV Cache.
Type: PVCache.

FVP Base Cortex A72x4.cluster0.cpu1

ARM Cortex-A72 CT model.

Type: ARM Cortex-A72.

FVP Base Cortex A72x4.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A72x4.cluster0.cpu1.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A72x4.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A72x4.cluster0.cpu2

ARM Cortex-A72 CT model.

Type: ARM Cortex-A72.

FVP Base Cortex A72x4.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A72x4.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x4.cluster0.cpu2.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x4.cluster0.cpu3

ARM Cortex-A72 CT model.

Type: ARM_Cortex-A72.

FVP Base Cortex A72x4.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Cortex_A72x4.cluster0.cpu3.11dcache}$

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A72x4.cluster0.cpu3.l1icache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x4.cluster0.12 cache

PV Cache. Type: pvcache.

FVP Base Cortex A72x4.cluster0 labeller

Type: Labeller.

FVP Base Cortex A72x4.dapmemlogger

Bus Logger.
Type: PVBusLogger.

FVP_Base_Cortex_A72x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A72x4.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A72x4.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.42 FVP Base Cortex-A72x4-A53x4

FVP Base Cortex-A72x4-A53x4 contains the following instances:

FVP Base Cortex-A72x4-A53x4 instances

FVP_Base_Cortex_A72x4_A53x4

Base Platform Compute Subsystem for ARMCortexA72x4CT and ARMCortexA53x4CT.

Type: FVP Base Cortex A72x4 A53x4.

FVP Base Cortex A72x4 A53x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A72x4 A53x4.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP Base Cortex A72x4 A53x4.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4 A53x4.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4_A53x4.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_Base_Cortex_A72x4_A53x4.bp.Timer_0_1.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A72x4_A53x4.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A72x4 A53x4.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4 A53x4.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4_A53x4.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A72x4 A53x4.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A72x4_A53x4.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A72x4 A53x4.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut_SDL.

FVP Base Cortex A72x4 A53x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4 A53x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A72x4 A53x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4 A53x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4_A53x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4 A53x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4 A53x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4 A53x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4 A53x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x4 A53x4.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x4 A53x4.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x4 A53x4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x4_A53x4.bp.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x4_A53x4.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_Base_Cortex_A72x4_A53x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x4 A53x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x4 A53x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A72x4_A53x4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A72x4_A53x4.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A72x4 A53x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP_Base_Cortex_A72x4_A53x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A72x4_A53x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP Base Cortex A72x4 A53x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A72x4 A53x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A72x4 A53x4.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A72x4 A53x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A72x4 A53x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A72x4 A53x4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x4 A53x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A72x4 A53x4.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x4_A53x4.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A72x4 A53x4.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4_A53x4.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A72x4 A53x4.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4 A53x4.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A72x4_A53x4.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4 A53x4.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A72x4_A53x4.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4_A53x4.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Cortex_A72x4_A53x4.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041_AACI.

FVP_Base_Cortex_A72x4_A53x4.bp.pl050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A72x4 A53x4.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4_A53x4.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A72x4 A53x4.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4 A53x4.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_A72x4_A53x4.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A72x4 A53x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A72x4 A53x4.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP_Base_Cortex_A72x4_A53x4.bp.pl111_clcd.pl11x_clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A72x4_A53x4.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A72x4 A53x4.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A72x4_A53x4.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A72x4 A53x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A72x4_A53x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP_Base_Cortex_A72x4_A53x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x4_A53x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A72x4 A53x4.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A72x4 A53x4.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x4_A53x4.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x4_A53x4.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x4_A53x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x4_A53x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A72x4_A53x4.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A72x4 A53x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A72x4 A53x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A72x4 A53x4.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A72x4_A53x4.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP Base Cortex A72x4 A53x4.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4_A53x4.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4 A53x4.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A72x4 A53x4.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4 A53x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A72x4_A53x4.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x4 A53x4.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A72x4 A53x4.bp.terminal 2

Telnet terminal interface.
Type: TelnetTerminal.

FVP Base Cortex A72x4 A53x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A72x4_A53x4.bp.trusted_key_storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A72x4_A53x4.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A72x4 A53x4.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A72x4 A53x4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A72x4_A53x4.bp.tzc_400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_Base_Cortex_A72x4_A53x4.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A72x4_A53x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A72x4 A53x4.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A72x4 A53x4.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A72x4_A53x4.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A72x4 A53x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A72x4 A53x4.bp.virtioblockdevice labeller

Type: Labeller.

FVP Base Cortex A72x4 A53x4.bp.virtiop9device

virtio P9 server.
Type: VirtioP9Device.

FVP Base Cortex A72x4 A53x4.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A72x4 A53x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A72x4 A53x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A72x4 A53x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4 A53x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4_A53x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A72x4 A53x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A72x4 A53x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A72x4_A53x4.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A72x4 A53x4.cluster0

ARM Cortex-A72 Cluster CT model.

Type: Cluster_ARM_Cortex-A72.

FVP Base Cortex A72x4 A53x4.cluster0.cpu0

ARM Cortex-A72 CT model.

Type: ARM Cortex-A72.

FVP_Base_Cortex_A72x4_A53x4.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A72x4 A53x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A72x4_A53x4.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x4 A53x4.cluster0.cpu1

ARM Cortex-A72 CT model.

Type: ARM Cortex-A72.

FVP Base Cortex A72x4 A53x4.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A72x4 A53x4.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x4 A53x4.cluster0.cpu1.llicache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A72x4_A53x4.cluster0.cpu2

ARM Cortex-A72 CT model.

Type: ARM Cortex-A72.

FVP_Base_Cortex_A72x4_A53x4.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A72x4 A53x4.cluster0.cpu2.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A72x4 A53x4.cluster0.cpu2.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x4 A53x4.cluster0.cpu3

ARM Cortex-A72 CT model.

Type: ARM Cortex-A72.

FVP Base Cortex A72x4 A53x4.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A72x4 A53x4.cluster0.cpu3.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A72x4 A53x4.cluster0.cpu3.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A72x4_A53x4.cluster0.12_cache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x4 A53x4.cluster0 labeller

Type: Labeller.

FVP Base Cortex A72x4 A53x4.cluster1

ARM Cortex-A53 Cluster CT model.

Type: Cluster ARM Cortex-A53.

FVP Base Cortex A72x4 A53x4.cluster1.cpu0

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP Base Cortex A72x4 A53x4.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A72x4_A53x4.cluster1.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A72x4 A53x4.cluster1.cpu0.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A72x4 A53x4.cluster1.cpu1

ARM Cortex-A53 CT model.

Type: ARM_Cortex-A53.

FVP Base Cortex A72x4 A53x4.cluster1.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A72x4 A53x4.cluster1.cpu1.lldcache

PV Cache.
Type: PVCache.

FVP Base Cortex A72x4 A53x4.cluster1.cpu1.llicache

PV Cache.
Type: Pycache.

FVP Base Cortex A72x4 A53x4.cluster1.cpu2

ARM Cortex-A53 CT model.

Type: ARM_Cortex-A53.

FVP Base Cortex A72x4 A53x4.cluster1.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A72x4_A53x4.cluster1.cpu2.l1dcache

PV Cache.
Type: PVCache.

FVP_Base_Cortex_A72x4_A53x4.cluster1.cpu2.llicache

PV Cache. Type: pvcache.

FVP Base Cortex A72x4 A53x4.cluster1.cpu3

ARM Cortex-A53 CT model.

Type: ARM_Cortex-A53.

FVP_Base_Cortex_A72x4_A53x4.cluster1.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A72x4 A53x4.cluster1.cpu3.l1dcache

PV Cache.
Type: PVCache.

FVP Base Cortex A72x4 A53x4.cluster1.cpu3.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A72x4 A53x4.cluster1.12 cache

PV Cache.
Type: Pycache.

FVP_Base_Cortex_A72x4_A53x4.cluster1_labeller

Type: Labeller.

FVP_Base_Cortex_A72x4_A53x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A72x4 A53x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A72x4 A53x4.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A72x4 A53x4.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.43 FVP_Base_Cortex-A73x1

FVP Base Cortex-A73x1 contains the following instances:

FVP_Base_Cortex-A73x1 instances

FVP_Base_Cortex_A73x1

Base Platform Compute Subsystem for ARMCortexA73x1CT.

Type: FVP Base Cortex A73x1.

FVP Base Cortex A73x1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A73x1.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A73x1.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x1.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x1.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A73x1.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x1.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A73x1.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A73x1.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A73x1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A73x1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A73x1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x1.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A73x1.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A73x1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A73x1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A73x1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component

which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A73x1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A73x1.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A73x1.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A73x1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A73x1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A73x1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x1.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A73x1.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A73x1.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A73x1.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A73x1.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A73x1.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A73x1.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A73x1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_A73x1.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A73x1.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A73x1.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A73x1.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A73x1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A73x1.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A73x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A73x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A73x1.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A73x1.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A73x1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A73x1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A73x1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A73x1.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A73x1.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x1.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A73x1.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A73x1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A73x1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A73x1.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP Base Cortex A73x1.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A73x1.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x1.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A73x1.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A73x1.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A73x1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A73x1.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC_400.

${\tt FVP_Base_Cortex_A73x1.bp.ve_sysregs}$

Type: ve_sysRegs.

FVP_Base_Cortex_A73x1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A73x1.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A73x1.bp.virtio_net_labeller

Type: Labeller.

FVP Base Cortex A73x1.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

${\tt FVP_Base_Cortex_A73x1.bp.virtioblockdevice}$

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A73x1.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A73x1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A73x1.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A73x1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A73x1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A73x1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A73x1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1.cluster0

ARM Cortex-A73 Cluster CT model.

Type: Cluster_ARM_Cortex-A73.

FVP_Base_Cortex_A73x1.cluster0.cpu0

ARM Cortex-A73 CT model.

Type: ARM Cortex-A73.

FVP Base Cortex A73x1.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A73x1.cluster0.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A73x1.cluster0.cpu0.llicache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A73x1.cluster0.12_cache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x1.cluster0 labeller

Type: Labeller.

FVP Base Cortex A73x1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A73x1.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A73x1.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP_Base_Cortex_A73x1.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.44 FVP_Base_Cortex-A73x1-A53x1

FVP_Base_Cortex-A73x1-A53x1 contains the following instances:

FVP_Base_Cortex-A73x1-A53x1 instances

FVP Base Cortex A73x1 A53x1

Base Platform Compute Subsystem for ARMCortexA73x1CT and ARMCortexA53x1CT.

Type: FVP_Base_Cortex_A73x1_A53x1.

FVP_Base_Cortex_A73x1_A53x1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A73x1_A53x1.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A73x1_A53x1.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1_A53x1.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1_A53x1.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x1 A53x1.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A73x1_A53x1.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A73x1_A53x1.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1_A53x1.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1_A53x1.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x1 A53x1.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A73x1_A53x1.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A73x1 A53x1.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut_SDL.

FVP Base Cortex A73x1 A53x1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1 A53x1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1 A53x1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1_A53x1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1_A53x1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1 A53x1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1 A53x1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1_A53x1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1 A53x1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1 A53x1.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1 A53x1.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1 A53x1.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A73x1_A53x1.bp.dummy_usb}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x1_A53x1.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A73x1 A53x1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x1 A53x1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x1 A53x1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A73x1_A53x1.bp.flashloader1

A device that can preload a gripped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A73x1_A53x1.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A73x1 A53x1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370_HDLCD.

FVP Base Cortex A73x1 A53x1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A73x1 A53x1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A73x1 A53x1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A73x1_A53x1.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A73x1 A53x1.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A73x1 A53x1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_Base_Cortex_A73x1_A53x1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A73x1_A53x1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x1 A53x1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x1 A53x1.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x1_A53x1.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A73x1_A53x1.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1_A53x1.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A73x1_A53x1.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1_A53x1.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A73x1 A53x1.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A73x1 A53x1.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A73x1_A53x1.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1 A53x1.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A73x1 A53x1.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A73x1 A53x1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_A73x1_A53x1.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1 A53x1.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A73x1 A53x1.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1_A53x1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A73x1 A53x1.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A73x1 A53x1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP_Base_Cortex_A73x1_A53x1.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A73x1 A53x1.bp.pl1111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A73x1 A53x1.bp.pl1111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A73x1 A53x1.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A73x1 A53x1.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP_Base_Cortex_A73x1_A53x1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A73x1 A53x1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A73x1 A53x1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x1_A53x1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A73x1_A53x1.bp.reset_or

Or Gate.
Type: orgate.

FVP Base Cortex A73x1 A53x1.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1 A53x1.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x1_A53x1.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1 A53x1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1 A53x1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1 A53x1.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x1 A53x1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x1 A53x1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A73x1 A53x1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A73x1_A53x1.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP_Base_Cortex_A73x1_A53x1.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1_A53x1.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1_A53x1.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1_A53x1.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1 A53x1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x1_A53x1.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A73x1_A53x1.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x1 A53x1.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x1 A53x1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x1 A53x1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A73x1 A53x1.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A73x1 A53x1.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A73x1 A53x1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A73x1_A53x1.bp.tzc_400

TrustZone Address Space Controller.

Туре: тzc 400.

FVP_Base_Cortex_A73x1_A53x1.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A73x1_A53x1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A73x1 A53x1.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A73x1 A53x1.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A73x1_A53x1.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A73x1 A53x1.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A73x1_A53x1.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A73x1 A53x1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A73x1 A53x1.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A73x1 A53x1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A73x1 A53x1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A73x1 A53x1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x1 A53x1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1_A53x1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x1 A53x1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A73x1 A53x1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A73x1 A53x1.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x1_A53x1.cluster0

ARM Cortex-A73 Cluster CT model.

Type: Cluster_ARM_Cortex-A73.

FVP Base Cortex A73x1 A53x1.cluster0.cpu0

ARM Cortex-A73 CT model.

Type: ARM Cortex-A73.

FVP Base Cortex A73x1 A53x1.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A73x1_A53x1.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x1 A53x1.cluster0.cpu0.llicache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A73x1_A53x1.cluster0.12_cache

PV Cache.

Type: PvCache.

FVP Base Cortex A73x1 A53x1.cluster0 labeller

Type: Labeller.

FVP Base Cortex A73x1 A53x1.cluster1

ARM Cortex-A53 Cluster CT model.

Type: Cluster_ARM_Cortex-A53.

FVP_Base_Cortex_A73x1_A53x1.cluster1.cpu0

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP_Base_Cortex_A73x1_A53x1.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A73x1 A53x1.cluster1.cpu0.l1dcache

PV Cache. Type: pvcache.

FVP Base Cortex A73x1 A53x1.cluster1.cpu0.llicache

PV Cache.
Type: Pycache.

FVP_Base_Cortex_A73x1_A53x1.cluster1.12_cache

PV Cache. Type: pvcache.

FVP Base Cortex A73x1 A53x1.cluster1 labeller

Type: Labeller.

FVP Base Cortex A73x1 A53x1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A73x1_A53x1.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A73x1 A53x1.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A73x1 A53x1.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.45 FVP_Base_Cortex-A73x2

FVP_Base_Cortex-A73x2 contains the following instances:

FVP Base Cortex-A73x2 instances

FVP Base Cortex A73x2

Base Platform Compute Subsystem for ARMCortexA73x2CT.

Type: FVP Base Cortex A73x2.

FVP Base Cortex A73x2.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A73x2.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_Base_Cortex_A73x2.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A73x2.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x2.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x2.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A73x2.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x2.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x2.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A73x2.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP_Base_Cortex_A73x2.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x2.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A73x2.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A73x2.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A73x2.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x2.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x2.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A73x2.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A73x2.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A73x2.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A73x2.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A73x2.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A73x2.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A73x2.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_Base_Cortex_A73x2.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A73x2.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x2.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x2.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A73x2.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A73x2.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A73x2.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A73x2.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A73x2.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A73x2.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP_Base_Cortex_A73x2.bp.p1050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_A73x2.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A73x2.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A73x2.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A73x2.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A73x2.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A73x2.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A73x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A73x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A73x2.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A73x2.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A73x2.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP Base Cortex A73x2.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A73x2.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x2.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A73x2.bp.reset_or

Or Gate.
Type: orgate.

FVP Base Cortex A73x2.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x2.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x2.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x2.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A73x2.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A73x2.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP Base Cortex A73x2.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A73x2.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x2.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x2.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x2.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A73x2.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A73x2.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A73x2.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP_Base_Cortex_A73x2.bp.tzc_400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_Base_Cortex_A73x2.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A73x2.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A73x2.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A73x2.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A73x2.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A73x2.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A73x2.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A73x2.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A73x2.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A73x2.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A73x2.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_Base_Cortex_A73x2.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A73x2.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A73x2.cluster0

ARM Cortex-A73 Cluster CT model. Type: cluster ARM Cortex-A73.

FVP Base Cortex A73x2.cluster0.cpu0

ARM Cortex-A73 CT model.

Type: ARM_Cortex-A73.

FVP Base Cortex A73x2.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A73x2.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x2.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x2.cluster0.cpu1

ARM Cortex-A73 CT model.

Type: ARM Cortex-A73.

FVP_Base_Cortex_A73x2.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A73x2.cluster0.cpu1.11dcache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A73x2.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x2.cluster0.12 cache

PV Cache.

Type: Pycache.

FVP_Base_Cortex_A73x2.cluster0_labeller

Type: Labeller.

FVP Base Cortex A73x2.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A73x2.elfloader

ELF loader component.

Type: ElfLoader.

FVP_Base_Cortex_A73x2.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A73x2.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.46 FVP_Base_Cortex-A73x2-A53x4

FVP_Base_Cortex-A73x2-A53x4 contains the following instances:

FVP_Base_Cortex-A73x2-A53x4 instances

FVP Base Cortex A73x2 A53x4

Base Platform Compute Subsystem for ARMCortexA73x2CT and ARMCortexA53x4CT.

Type: FVP_Base_Cortex_A73x2_A53x4.

FVP Base Cortex A73x2 A53x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A73x2_A53x4.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A73x2 A53x4.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2 A53x4.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2 A53x4.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x2 A53x4.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x2 A53x4.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Cortex_A73x2_A53x4.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A73x2 A53x4.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2 A53x4.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A73x2_A53x4.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A73x2_A53x4.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A73x2 A53x4.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP Base Cortex A73x2 A53x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2 A53x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2 A53x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A73x2 A53x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2_A53x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2_A53x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2_A53x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2 A53x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2 A53x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2 A53x4.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2 A53x4.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2 A53x4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2 A53x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2 A53x4.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A73x2 A53x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A73x2_A53x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x2 A53x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A73x2_A53x4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x2 A53x4.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A73x2 A53x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A73x2 A53x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A73x2 A53x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a

proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A73x2 A53x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A73x2 A53x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A73x2 A53x4.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex A73x2 A53x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A73x2 A53x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A73x2 A53x4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x2 A53x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A73x2_A53x4.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x2_A53x4.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A73x2 A53x4.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2 A53x4.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A73x2 A53x4.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A73x2 A53x4.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A73x2 A53x4.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2_A53x4.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A73x2 A53x4.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2_A53x4.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A73x2 A53x4.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A73x2 A53x4.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_A73x2_A53x4.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2 A53x4.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A73x2 A53x4.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A73x2 A53x4.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A73x2 A53x4.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_Base_Cortex_A73x2_A53x4.bp.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A73x2 A53x4.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A73x2 A53x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A73x2 A53x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A73x2_A53x4.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Cortex_A73x2_A53x4.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A73x2 A53x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A73x2_A53x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP Base Cortex A73x2 A53x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x2_A53x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A73x2 A53x4.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A73x2 A53x4.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2 A53x4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x2_A53x4.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2 A53x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x2_A53x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2 A53x4.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x2 A53x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x2 A53x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A73x2 A53x4.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A73x2 A53x4.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP Base Cortex A73x2 A53x4.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2 A53x4.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2_A53x4.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2 A53x4.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2 A53x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2 A53x4.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_Base_Cortex_A73x2_A53x4.bp.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x2 A53x4.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x2 A53x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A73x2_A53x4.bp.trusted_key_storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A73x2 A53x4.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A73x2 A53x4.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A73x2 A53x4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A73x2 A53x4.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC_400.

FVP_Base_Cortex_A73x2_A53x4.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A73x2_A53x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A73x2_A53x4.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A73x2_A53x4.bp.virtio_net_labeller

Type: Labeller.

FVP Base Cortex A73x2 A53x4.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A73x2 A53x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A73x2_A53x4.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Cortex A73x2 A53x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A73x2 A53x4.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A73x2 A53x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A73x2_A53x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A73x2 A53x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2 A53x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2 A53x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x2 A53x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A73x2 A53x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x2_A53x4.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x2 A53x4.cluster0

ARM Cortex-A73 Cluster CT model.

Type: Cluster ARM Cortex-A73.

FVP Base Cortex A73x2 A53x4.cluster0.cpu0

ARM Cortex-A73 CT model.

Type: ARM_Cortex-A73.

FVP Base Cortex A73x2 A53x4.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A73x2 A53x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A73x2 A53x4.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x2 A53x4.cluster0.cpu1

ARM Cortex-A73 CT model.

Type: ARM Cortex-A73.

FVP Base Cortex A73x2 A53x4.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Cortex_A73x2_A53x4.cluster0.cpu1.l1dcache}$

PV Cache.

Type: PVCache.

FVP Base Cortex A73x2 A53x4.cluster0.cpu1.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A73x2 A53x4.cluster0.12 cache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x2 A53x4.cluster0 labeller

Type: Labeller.

FVP Base_Cortex_A73x2_A53x4.cluster1

ARM Cortex-A53 Cluster CT model.

Type: Cluster ARM Cortex-A53.

FVP_Base_Cortex_A73x2_A53x4.cluster1.cpu0

ARM Cortex-A53 CT model.

Type: ARM_Cortex-A53.

FVP_Base_Cortex_A73x2_A53x4.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A73x2_A53x4.cluster1.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x2 A53x4.cluster1.cpu0.llicache

PV Cache.

Type: Pycache.

FVP Base Cortex A73x2 A53x4.cluster1.cpu1

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP_Base_Cortex_A73x2_A53x4.cluster1.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A73x2_A53x4.cluster1.cpu1.l1dcache

PV Cache.

Type: PvCache.

${\tt FVP_Base_Cortex_A73x2_A53x4.cluster1.cpu1.llicache}$

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A73x2_A53x4.cluster1.cpu2

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP_Base_Cortex_A73x2_A53x4.cluster1.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A73x2_A53x4.cluster1.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x2 A53x4.cluster1.cpu2.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x2 A53x4.cluster1.cpu3

ARM Cortex-A53 CT model.

Type: ARM_Cortex-A53.

FVP_Base_Cortex_A73x2_A53x4.cluster1.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A73x2_A53x4.cluster1.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x2 A53x4.cluster1.cpu3.llicache

PV Cache. Type: pvcache.

FVP Base Cortex A73x2 A53x4.cluster1.12 cache

PV Cache.
Type: Pycache.

FVP_Base_Cortex_A73x2_A53x4.cluster1_labeller

Type: Labeller.

FVP_Base_Cortex_A73x2_A53x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A73x2 A53x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A73x2 A53x4.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A73x2 A53x4.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.47 FVP Base Cortex-A73x4

FVP Base Cortex-A73x4 contains the following instances:

FVP Base Cortex-A73x4 instances

FVP Base Cortex A73x4

Base Platform Compute Subsystem for ARMCortexA73x4CT.

Type: FVP_Base_Cortex_A73x4.

FVP Base Cortex A73x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A73x4.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804_Timer.

FVP_Base_Cortex_A73x4.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A73x4.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x4.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x4.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A73x4.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A73x4.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x4.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A73x4.bp.audioout

SDL based Audio Output for PLO41 AACI.

Type: AudioOut_SDL.

FVP_Base_Cortex_A73x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A73x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x4.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x4.bp.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A73x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A73x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A73x4.bp.flashloader0

A device that can preload a gripped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x4.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

${\tt FVP_Base_Cortex_A73x4.bp.hdlcd0}$

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370_HDLCD.

FVP_Base_Cortex_A73x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly

or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A73x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A73x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A73x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A73x4.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A73x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A73x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A73x4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x4.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x4.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A73x4.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A73x4.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A73x4.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A73x4.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A73x4.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PLO31).

Type: PL031 RTC.

FVP Base Cortex A73x4.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A73x4.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A73x4.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A73x4.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP Base Cortex A73x4.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A73x4.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_Base_Cortex_A73x4.bp.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_A73x4.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A73x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A73x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base_Cortex_A73x4.bp.pl111_clcd_labeller

Type: Labeller.

FVP Base Cortex A73x4.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A73x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A73x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP Base Cortex A73x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A73x4.bp.reset_or

Or Gate.

Type: orGate.

FVP Base Cortex A73x4.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x4.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

FVP Base Cortex A73x4.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP_Base_Cortex_A73x4.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_A73x4.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A73x4.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x4.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x4.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A73x4.bp.trusted_key_storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A73x4.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A73x4.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP_Base_Cortex_A73x4.bp.trusted_watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A73x4.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A73x4.bp.ve sysregs

Type: ve sysRegs.

FVP Base Cortex A73x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A73x4.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A73x4.bp.virtio_net_labeller

Type: Labeller.

FVP Base Cortex A73x4.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A73x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Cortex_A73x4.bp.virtioblockdevice_labeller

Type: Labeller.

FVP_Base_Cortex_A73x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A73x4.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A73x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A73x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A73x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Cortex_A73x4.bp.vram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_Base_Cortex_A73x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4.cluster0

ARM Cortex-A73 Cluster CT model.

Type: Cluster_ARM_Cortex-A73.

FVP Base Cortex A73x4.cluster0.cpu0

ARM Cortex-A73 CT model.

Type: ARM Cortex-A73.

FVP_Base_Cortex_A73x4.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A73x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A73x4.cluster0.cpu0.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A73x4.cluster0.cpu1

ARM Cortex-A73 CT model.

Type: ARM Cortex-A73.

FVP Base Cortex A73x4.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A73x4.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x4.cluster0.cpu1.llicache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A73x4.cluster0.cpu2

ARM Cortex-A73 CT model.

Type: ARM Cortex-A73.

FVP_Base_Cortex_A73x4.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A73x4.cluster0.cpu2.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A73x4.cluster0.cpu2.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x4.cluster0.cpu3

ARM Cortex-A73 CT model.

Type: ARM Cortex-A73.

FVP Base Cortex A73x4.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A73x4.cluster0.cpu3.l1dcache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A73x4.cluster0.cpu3.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A73x4.cluster0.12_cache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x4.cluster0 labeller

Type: Labeller.

FVP Base Cortex A73x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A73x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP_Base_Cortex_A73x4.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: GIC IRI.

FVP_Base_Cortex_A73x4.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.48 FVP_Base_Cortex-A73x4-A53x4

FVP Base Cortex-A73x4-A53x4 contains the following instances:

FVP_Base_Cortex-A73x4-A53x4 instances

FVP Base Cortex A73x4 A53x4

Base Platform Compute Subsystem for ARMCortexA73x4CT and ARMCortexA53x4CT.

Type: FVP_Base_Cortex_A73x4_A53x4.

FVP Base Cortex A73x4 A53x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Cortex_A73x4_A53x4.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_Base_Cortex_A73x4_A53x4.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4_A53x4.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4 A53x4.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A73x4_A53x4.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x4 A53x4.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A73x4 A53x4.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4_A53x4.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4 A53x4.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A73x4 A53x4.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A73x4_A53x4.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A73x4 A53x4.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A73x4 A53x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4 A53x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4_A53x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4 A53x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4 A53x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4 A53x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4_A53x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4_A53x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4 A53x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x4_A53x4.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4 A53x4.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x4_A53x4.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4 A53x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x4_A53x4.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A73x4 A53x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x4 A53x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x4 A53x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x4 A53x4.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x4 A53x4.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A73x4 A53x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A73x4 A53x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A73x4 A53x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A73x4 A53x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A73x4 A53x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A73x4 A53x4.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A73x4_A53x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A73x4 A53x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A73x4 A53x4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A73x4 A53x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x4 A53x4.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4 A53x4.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A73x4_A53x4.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4_A53x4.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A73x4 A53x4.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4 A53x4.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A73x4 A53x4.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4 A53x4.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Cortex_A73x4_A53x4.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4_A53x4.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A73x4 A53x4.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP_Base_Cortex_A73x4_A53x4.bp.pl050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A73x4 A53x4.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A73x4 A53x4.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A73x4 A53x4.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4 A53x4.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP_Base_Cortex_A73x4_A53x4.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A73x4 A53x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A73x4 A53x4.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP Base Cortex A73x4 A53x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A73x4_A53x4.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A73x4_A53x4.bp.pl111_clcd_labeller

Type: Labeller.

FVP Base Cortex A73x4 A53x4.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A73x4 A53x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP Base Cortex A73x4 A53x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A73x4 A53x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4 A53x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A73x4_A53x4.bp.reset_or

Or Gate.

Type: orGate.

FVP_Base_Cortex_A73x4_A53x4.bp.rl_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4 A53x4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4 A53x4.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4 A53x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x4_A53x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x4_A53x4.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A73x4_A53x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A73x4 A53x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_Base_Cortex_A73x4_A53x4.bp.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A73x4 A53x4.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP Base Cortex A73x4 A53x4.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4_A53x4.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4 A53x4.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4_A53x4.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4_A53x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A73x4_A53x4.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x4 A53x4.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A73x4 A53x4.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A73x4_A53x4.bp.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A73x4_A53x4.bp.trusted_key_storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A73x4_A53x4.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A73x4 A53x4.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP_Base_Cortex_A73x4_A53x4.bp.trusted_watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A73x4_A53x4.bp.tzc_400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_Base_Cortex_A73x4_A53x4.bp.ve_sysregs

Type: ve_sysRegs.

FVP Base Cortex A73x4 A53x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A73x4 A53x4.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A73x4 A53x4.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A73x4_A53x4.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A73x4 A53x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A73x4 A53x4.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A73x4_A53x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A73x4 A53x4.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A73x4 A53x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A73x4 A53x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_Base_Cortex_A73x4_A53x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A73x4_A53x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4 A53x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A73x4 A53x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A73x4 A53x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4 A53x4.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A73x4 A53x4.cluster0

ARM Cortex-A73 Cluster CT model.

Type: Cluster ARM Cortex-A73.

FVP_Base_Cortex_A73x4_A53x4.cluster0.cpu0

ARM Cortex-A73 CT model.

Type: ARM Cortex-A73.

FVP Base Cortex A73x4 A53x4.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A73x4 A53x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x4 A53x4.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A73x4_A53x4.cluster0.cpu1

ARM Cortex-A73 CT model.

Type: ARM_Cortex-A73.

FVP Base Cortex A73x4 A53x4.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A73x4 A53x4.cluster0.cpu1.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A73x4 A53x4.cluster0.cpu1.llicache

PV Cache.
Type: PVCache.

FVP Base Cortex A73x4 A53x4.cluster0.cpu2

ARM Cortex-A73 CT model.

Type: ARM Cortex-A73.

FVP Base Cortex A73x4 A53x4.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A73x4_A53x4.cluster0.cpu2.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A73x4 A53x4.cluster0.cpu2.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A73x4_A53x4.cluster0.cpu3

ARM Cortex-A73 CT model.

Type: ARM Cortex-A73.

FVP Base Cortex A73x4 A53x4.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Cortex_A73x4_A53x4.cluster0.cpu3.l1dcache}$

PV Cache.

Type: PVCache.

FVP Base Cortex A73x4 A53x4.cluster0.cpu3.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A73x4 A53x4.cluster0.12 cache

PV Cache.

Type: PvCache.

FVP Base Cortex A73x4 A53x4.cluster0 labeller

Type: Labeller.

FVP Base_Cortex_A73x4_A53x4.cluster1

ARM Cortex-A53 Cluster CT model.

Type: Cluster ARM Cortex-A53.

FVP Base Cortex A73x4 A53x4.cluster1.cpu0

ARM Cortex-A53 CT model.

Type: ARM_Cortex-A53.

FVP_Base_Cortex_A73x4_A53x4.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A73x4 A53x4.cluster1.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x4 A53x4.cluster1.cpu0.llicache

PV Cache.

Type: Pycache.

FVP Base Cortex A73x4 A53x4.cluster1.cpu1

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP_Base_Cortex_A73x4_A53x4.cluster1.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A73x4_A53x4.cluster1.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x4 A53x4.cluster1.cpu1.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x4 A53x4.cluster1.cpu2

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP_Base_Cortex_A73x4_A53x4.cluster1.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A73x4_A53x4.cluster1.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x4 A53x4.cluster1.cpu2.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x4 A53x4.cluster1.cpu3

ARM Cortex-A53 CT model.

Type: ARM Cortex-A53.

FVP Base Cortex A73x4 A53x4.cluster1.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A73x4_A53x4.cluster1.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A73x4 A53x4.cluster1.cpu3.llicache

PV Cache. Type: pvcache.

FVP Base Cortex A73x4 A53x4.cluster1.12 cache

PV Cache.
Type: Pycache.

FVP_Base_Cortex_A73x4_A53x4.cluster1_labeller

Type: Labeller.

FVP_Base_Cortex_A73x4_A53x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A73x4 A53x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A73x4 A53x4.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Cortex A73x4 A53x4.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.49 FVP_Base_Cortex-A75

FVP Base Cortex-A75 contains the following instances:

FVP Base Cortex-A75 instances

FVP_Base_Cortex_A75

Base Platform Compute Subsystem for ARMCortexA75CT.

Type: FVP_Base_Cortex_A75.

FVP Base Cortex A75.bp

Peripherals and address map for the Base Platform.

 $\label{type:basePlatformPeripherals.} Type: {\tt BasePlatformPeripherals}.$

FVP Base Cortex A75.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804_Timer.

FVP_Base_Cortex_A75.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A75.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A75.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A75.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A75.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP Base Cortex A75.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A75.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A75.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A75.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A75.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A75.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut_SDL.

FVP_Base_Cortex_A75.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A75.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A75.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A75.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A75.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A75.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A75.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A75.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A75.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A75.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A75.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A75.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A75.bp.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A75.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A75.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A75.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A75.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A75.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A75.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A75.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370_HDLCD.

FVP_Base_Cortex_A75.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly

or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A75.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP Base Cortex A75.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A75.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A75.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A75.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A75.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A75.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A75.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A75.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A75.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A75.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A75.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A75.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A75.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A75.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A75.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A75.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A75.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PLO31).

Type: PL031 RTC.

FVP Base Cortex A75.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A75.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A75.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A75.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP Base Cortex A75.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A75.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A75.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_Base_Cortex_A75.bp.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A75.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A75.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A75.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A75.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A75.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A75.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A75.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP_Base_Cortex_A75.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A75.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A75.bp.reset_or

Or Gate.

Type: orGate.

FVP Base Cortex A75.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A75.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A75.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A75.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A75.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A75.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A75.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A75.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

FVP Base Cortex A75.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A75.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_A75.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A75.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A75.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A75.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A75.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A75.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A75.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A75.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A75.bp.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A75.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Cortex A75.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A75.bp.trusted_rng

Random Number Generator unit. Type: RandomNumberGenerator.

FVP_Base_Cortex_A75.bp.trusted_watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A75.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_Base_Cortex_A75.bp.ve_sysregs

Type: ve sysRegs.

FVP Base Cortex A75.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A75.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A75.bp.virtio_net_labeller

Type: Labeller.

FVP Base Cortex A75.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A75.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A75.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A75.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A75.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A75.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A75.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A75.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A75.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A75.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A75.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_Base_Cortex_A75.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A75.cluster0

ARM Cortex-A75 Cluster CT model.

Type: Cluster_ARM_Cortex-A75.

FVP Base Cortex A75.cluster0.cpu0

ARM Cortex-A75 CT model.

Type: ARM Cortex-A75.

FVP_Base_Cortex_A75.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A75.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A75.cluster0.cpu0.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A75.cluster0.cpu0.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A75.cluster0.cpu1

ARM Cortex-A75 CT model.

Type: ARM Cortex-A75.

FVP Base Cortex A75.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A75.cluster0.cpu1.lldcache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A75.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A75.cluster0.cpu1.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A75.cluster0.cpu2

ARM Cortex-A75 CT model.

Type: ARM Cortex-A75.

FVP Base Cortex A75.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A75.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A75.cluster0.cpu2.l1icache

PV Cache.

Type: Pycache.

FVP Base Cortex A75.cluster0.cpu2.12cache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A75.cluster0.cpu3

ARM Cortex-A75 CT model.

Type: ARM_Cortex-A75.

FVP_Base_Cortex_A75.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A75.cluster0.cpu3.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A75.cluster0.cpu3.llicache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A75.cluster0.cpu3.12cache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A75.cluster0_labeller

Type: Labeller.

FVP_Base_Cortex_A75.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex A75.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A75.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP_Base_Cortex_A75.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.50 FVP_Base_Cortex-A76

FVP Base Cortex-A76 contains the following instances:

FVP Base Cortex-A76 instances

FVP_Base_Cortex_A76

Base Platform Compute Subsystem for ARMCortexA76CT.

Type: FVP_Base_Cortex_A76.

FVP Base Cortex A76.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A76.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A76.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A76.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A76.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A76.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A76.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A76.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A76.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A76.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut_SDL.

FVP Base Cortex A76.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A76.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A76.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A76.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A76.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A76.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A76.bp.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A76.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A76.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A76.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A76.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A76.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A76.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A76.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A76.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A76.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A76.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A76.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A76.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A76.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A76.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A76.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A76.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A76.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A76.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A76.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A76.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A76.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Cortex_A76.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex A76.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A76.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A76.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_A76.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A76.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A76.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A76.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A76.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A76.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A76.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A76.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A76.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A76.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A76.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Cortex_A76.bp.reset_or

Or Gate.
Type: orgate.

FVP Base Cortex A76.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A76.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A76.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A76.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A76.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A76.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A76.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A76.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A76.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A76.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_A76.bp.sp810_sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A76.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A76.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_Base_Cortex_A76.bp.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A76.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A76.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A76.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A76.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A76.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A76.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A76.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A76.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A76.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A76.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A76.bp.virtio net labeller

Type: Labeller.

FVP Base Cortex A76.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A76.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A76.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A76.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A76.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A76.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A76.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A76.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A76.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A76.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76.cluster0

ARM Cortex-A76 Cluster CT model.

Type: Cluster ARM Cortex-A76.

FVP_Base_Cortex_A76.cluster0.cpu0

ARM Cortex-A76 CT model.

Type: ARM Cortex-A76.

${\tt FVP_Base_Cortex_A76.cluster0.cpu0.dtlb}$

TLB - instruction, data or unified.

Type: тіьсаді.

FVP_Base_Cortex_A76.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A76.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

${\tt FVP_Base_Cortex_A76.cluster0.cpu0.12cache}$

PV Cache.

Type: Pycache.

FVP Base Cortex A76.cluster0.cpu1

ARM Cortex-A76 CT model.

Type: ARM Cortex-A76.

FVP Base Cortex A76.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A76.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A76.cluster0.cpu1.llicache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A76.cluster0.cpu1.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A76.cluster0.cpu2

ARM Cortex-A76 CT model.

Type: ARM Cortex-A76.

FVP_Base_Cortex_A76.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A76.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A76.cluster0.cpu2.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A76.cluster0.cpu2.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A76.cluster0.cpu3

ARM Cortex-A76 CT model.

Type: ARM_Cortex-A76.

FVP Base Cortex A76.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A76.cluster0.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A76.cluster0.cpu3.l1icache

PV Cache.

Type: PVCache.

FVP Base Cortex A76.cluster0.cpu3.12cache

PV Cache. Type: pvcache.

FVP Base Cortex A76.cluster0 labeller

Type: Labeller.

FVP Base Cortex A76.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A76.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A76.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP_Base_Cortex_A76.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.51 FVP_Base_Cortex-A76AE

FVP Base Cortex-A76AE contains the following instances:

FVP Base Cortex-A76AE instances

FVP_Base_Cortex_A76AE

Base Platform Compute Subsystem for ARMCortexA76AECT.

Type: FVP Base Cortex A76AE.

FVP Base Cortex A76AE.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A76AE.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP Base Cortex A76AE.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76AE.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76AE.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A76AE.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A76AE.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A76AE.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76AE.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76AE.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A76AE.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A76AE.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A76AE.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut_SDL.

FVP Base Cortex A76AE.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76AE.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A76AE.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76AE.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76AE.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76AE.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76AE.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76AE.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76AE.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A76AE.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A76AE.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A76AE.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A76AE.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A76AE.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A76AE.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_A76AE.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A76AE.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A76AE.bp.flashloader1

A device that can preload a gripped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A76AE.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A76AE.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A76AE.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A76AE.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP Base Cortex A76AE.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A76AE.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A76AE.bp.hdlcd0_labeller

Type: Labeller.

FVP Base Cortex A76AE.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A76AE.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A76AE.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A76AE.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A76AE.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A76AE.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A76AE.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76AE.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A76AE.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76AE.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A76AE.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76AE.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A76AE.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76AE.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031_RTC.

FVP_Base_Cortex_A76AE.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041_AACI.

FVP_Base_Cortex_A76AE.bp.pl050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A76AE.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76AE.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A76AE.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76AE.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_A76AE.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A76AE.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A76AE.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A76AE.bp.pl111_clcd.pl11x_clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A76AE.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A76AE.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A76AE.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A76AE.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A76AE.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP_Base_Cortex_A76AE.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A76AE.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A76AE.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A76AE.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A76AE.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A76AE.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A76AE.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A76AE.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A76AE.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A76AE.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A76AE.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

FVP Base Cortex A76AE.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A76AE.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP Base Cortex A76AE.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76AE.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76AE.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A76AE.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A76AE.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A76AE.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A76AE.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A76AE.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A76AE.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A76AE.bp.trusted_key_storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A76AE.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A76AE.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A76AE.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A76AE.bp.tzc_400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_Base_Cortex_A76AE.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A76AE.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A76AE.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

${\tt FVP_Base_Cortex_A76AE.bp.virtio_net_labeller}$

Type: Labeller.

FVP_Base_Cortex_A76AE.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A76AE.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A76AE.bp.virtioblockdevice labeller

Type: Labeller.

FVP Base Cortex A76AE.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A76AE.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A76AE.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A76AE.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A76AE.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76AE.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76AE.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A76AE.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A76AE.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A76AE.cluster0

ARM Cortex-A76AE Cluster CT model.

Type: Cluster ARM Cortex-A76AE.

FVP Base Cortex A76AE.cluster0.cpu0

ARM Cortex-A76AE CT model.

Type: ARM Cortex-A76AE.

FVP Base Cortex A76AE.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A76AE.cluster0.cpu0.lldcache

PV Cache.

Type: PvCache.

FVP Base Cortex A76AE.cluster0.cpu0.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A76AE.cluster0.cpu0.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A76AE.cluster0.cpu1

ARM Cortex-A76AE CT model.

Type: ARM_Cortex-A76AE.

FVP Base Cortex A76AE.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A76AE.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A76AE.cluster0.cpu1.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A76AE.cluster0.cpu1.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex A76AE.cluster0.cpu2

ARM Cortex-A76AE CT model.

Type: ARM_Cortex-A76AE.

FVP_Base_Cortex_A76AE.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A76AE.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A76AE.cluster0.cpu2.llicache

PV Cache. Type: pvcache.

FVP Base Cortex A76AE.cluster0.cpu2.12cache

PV Cache.
Type: Pycache.

FVP Base Cortex A76AE.cluster0.cpu3

ARM Cortex-A76AE CT model. Type: ARM_Cortex-A76AE.

FVP Base Cortex A76AE.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A76AE.cluster0.cpu3.l1dcache

PV Cache.
Type: PVCache.

FVP_Base_Cortex_A76AE.cluster0.cpu3.llicache

PV Cache. Type: pvcache.

FVP Base Cortex A76AE.cluster0.cpu3.12cache

PV Cache.
Type: PVCache.

FVP_Base_Cortex_A76AE.cluster0_labeller

Type: Labeller.

FVP_Base_Cortex_A76AE.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A76AE.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A76AE.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP Base Cortex A76AE.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.52 FVP_Base_Cortex-A77

FVP Base Cortex-A77 contains the following instances:

FVP Base Cortex-A77 instances

FVP Base Cortex A77

Base Platform Compute Subsystem for ARMCortexA77CT.

Type: FVP_Base_Cortex_A77.

FVP Base Cortex A77.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A77.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex A77.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A77.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A77.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A77.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A77.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A77.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A77.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A77.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A77.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A77.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A77.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut_SDL.

FVP Base Cortex A77.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A77.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A77.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A77.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A77.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A77.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A77.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A77.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A77.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A77.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A77.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A77.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A77.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A77.bp.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A77.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A77.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A77.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A77.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A77.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A77.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A77.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A77.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A77.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A77.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A77.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A77.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A77.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A77.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A77.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A77.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A77.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex A77.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A77.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A77.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A77.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A77.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A77.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A77.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A77.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Cortex_A77.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A77.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP Base Cortex A77.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A77.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A77.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A77.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A77.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP Base Cortex A77.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A77.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A77.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A77.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A77.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A77.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A77.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A77.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A77.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A77.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A77.bp.reset or

Or Gate.

Type: orGate.

FVP_Base_Cortex_A77.bp.rl_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A77.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A77.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A77.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A77.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A77.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A77.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A77.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A77.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP_Base_Cortex_A77.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_A77.bp.sp810_sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A77.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A77.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A77.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A77.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A77.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_Base_Cortex_A77.bp.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A77.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A77.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A77.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A77.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A77.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A77.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A77.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A77.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A77.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A77.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A77.bp.virtio_net_labeller

Type: Labeller.

FVP_Base_Cortex_A77.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A77.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A77.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A77.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A77.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_A77.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A77.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A77.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A77.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A77.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A77.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A77.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A77.cluster0

ARM Cortex-A77 Cluster CT model.

Type: Cluster ARM Cortex-A77.

FVP Base Cortex A77.cluster0.cpu0

ARM Cortex-A77 CT model.

Type: ARM Cortex-A77.

${\tt FVP_Base_Cortex_A77.cluster0.cpu0.dtlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A77.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A77.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A77.cluster0.cpu0.12cache

PV Cache.

Type: Pycache.

FVP Base Cortex A77.cluster0.cpu1

ARM Cortex-A77 CT model.

Type: ARM Cortex-A77.

FVP Base Cortex A77.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A77.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A77.cluster0.cpu1.llicache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A77.cluster0.cpu1.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex A77.cluster0.cpu2

ARM Cortex-A77 CT model.

Type: ARM Cortex-A77.

FVP_Base_Cortex_A77.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A77.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A77.cluster0.cpu2.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A77.cluster0.cpu2.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex A77.cluster0.cpu3

ARM Cortex-A77 CT model.

Type: ARM_Cortex-A77.

FVP Base Cortex A77.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A77.cluster0.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A77.cluster0.cpu3.l1icache

PV Cache.

Type: PVCache.

FVP Base Cortex A77.cluster0.cpu3.12cache

PV Cache. Type: pvcache.

FVP Base Cortex A77.cluster0 labeller

Type: Labeller.

FVP Base Cortex A77.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A77.elfloader

ELF loader component.

Type: ElfLoader.

FVP_Base_Cortex_A77.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP_Base_Cortex_A77.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.53 FVP_Base_Cortex-A78

FVP Base Cortex-A78 contains the following instances:

FVP Base Cortex-A78 instances

FVP_Base_Cortex_A78

Base Platform Compute Subsystem for ARMCortexA78CT.

Type: FVP Base Cortex A78.

FVP Base Cortex A78.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A78.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP Base Cortex A78.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A78.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A78.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A78.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A78.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A78.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A78.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A78.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A78.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A78.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78.bp.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A78.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A78.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A78.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A78.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A78.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A78.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex A78.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A78.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP Base Cortex A78.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A78.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A78.bp.hdlcd0_labeller

Type: Labeller.

FVP Base Cortex A78.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A78.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A78.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A78.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A78.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A78.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A78.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A78.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A78.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031_RTC.

FVP_Base_Cortex_A78.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041_AACI.

FVP_Base_Cortex_A78.bp.pl050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_A78.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A78.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A78.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A78.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A78.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

${\tt FVP_Base_Cortex_A78.bp.pl111_clcd.pl11x_clcd.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A78.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A78.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A78.bp.p1180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A78.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A78.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP_Base_Cortex_A78.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A78.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A78.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A78.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A78.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A78.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A78.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_A78.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A78.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A78.bp.terminal 1

Telnet terminal interface.
Type: TelnetTerminal.

FVP Base Cortex A78.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A78.bp.terminal 3

Telnet terminal interface.
Type: TelnetTerminal.

FVP_Base_Cortex_A78.bp.trusted_key_storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A78.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit. Type: NonVolatileCounter.

FVP Base Cortex A78.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A78.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP_Base_Cortex_A78.bp.tzc_400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_Base_Cortex_A78.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A78.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A78.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_A78.bp.virtio_net_labeller

Type: Labeller.

FVP_Base_Cortex_A78.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP_Base_Cortex_A78.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A78.bp.virtioblockdevice labeller

Type: Labeller.

FVP Base Cortex A78.bp.virtiop9device

virtio P9 server.
Type: VirtioP9Device.

FVP Base Cortex A78.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A78.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A78.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A78.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_Base_Cortex_A78.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78.cluster0

ARM Cortex-A78 Cluster CT model.

Type: Cluster ARM Cortex-A78.

FVP Base Cortex A78.cluster0.cpu0

ARM Cortex-A78 CT model.

Type: ARM Cortex-A78.

FVP Base Cortex A78.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A78.cluster0.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP_Base_Cortex_A78.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A78.cluster0.cpu0.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A78.cluster0.cpu1

ARM Cortex-A78 CT model.

Type: ARM Cortex-A78.

FVP Base Cortex A78.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A78.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A78.cluster0.cpu1.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A78.cluster0.cpu1.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex A78.cluster0.cpu2

ARM Cortex-A78 CT model.

Type: ARM Cortex-A78.

FVP_Base_Cortex_A78.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A78.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A78.cluster0.cpu2.llicache

PV Cache.
Type: PVCache.

FVP Base Cortex A78.cluster0.cpu2.12cache

PV Cache.
Type: Pycache.

FVP Base Cortex A78.cluster0.cpu3

ARM Cortex-A78 CT model. Type: ARM_Cortex-A78.

FVP Base Cortex A78.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A78.cluster0.cpu3.l1dcache

PV Cache. Type: pvcache.

${\tt FVP_Base_Cortex_A78.cluster0.cpu3.llicache}$

PV Cache.
Type: PVCache.

FVP Base Cortex A78.cluster0.cpu3.12cache

PV Cache.
Type: PVCache.

FVP_Base_Cortex_A78.cluster0_labeller

Type: Labeller.

FVP_Base_Cortex_A78.dapmemlogger

Bus Logger.
Type: PVBusLogger.

FVP Base Cortex A78.elfloader

ELF loader component.

Type: ElfLoader.

FVP_Base_Cortex_A78.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP Base Cortex A78.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.54 FVP_Base_Cortex-A78AE

FVP Base Cortex-A78AE contains the following instances:

FVP Base Cortex-A78AE instances

FVP Base Cortex A78AE

Base Platform Compute Subsystem for ARMCortexA78AECT.

Type: FVP_Base_Cortex_A78AE.

FVP Base Cortex A78AE.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A78AE.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A78AE.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A78AE.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A78AE.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A78AE.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A78AE.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A78AE.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A78AE.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Cortex_A78AE.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex A78AE.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A78AE.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78AE.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78AE.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78AE.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78AE.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78AE.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78AE.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A78AE.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A78AE.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A78AE.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A78AE.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A78AE.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A78AE.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370_HDLCD.

FVP_Base_Cortex_A78AE.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex A78AE.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_A78AE.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A78AE.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A78AE.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_A78AE.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex A78AE.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_A78AE.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A78AE.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A78AE.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78AE.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A78AE.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A78AE.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78AE.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A78AE.bp.pl011_uart2.clk_divider

Type: ClockDivider.

FVP_Base_Cortex_A78AE.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A78AE.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex A78AE.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex A78AE.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A78AE.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_A78AE.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78AE.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_A78AE.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP Base Cortex A78AE.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A78AE.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex A78AE.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A78AE.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A78AE.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex A78AE.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A78AE.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex A78AE.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A78AE.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78AE.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A78AE.bp.reset or

Or Gate.

Type: orGate.

FVP Base Cortex A78AE.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78AE.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78AE.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78AE.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78AE.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Cortex_A78AE.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A78AE.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A78AE.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A78AE.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A78AE.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_A78AE.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A78AE.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78AE.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_Base_Cortex_A78AE.bp.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A78AE.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A78AE.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A78AE.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A78AE.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_A78AE.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A78AE.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex A78AE.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex A78AE.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_A78AE.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_A78AE.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A78AE.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A78AE.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A78AE.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A78AE.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_A78AE.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex A78AE.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_A78AE.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_A78AE.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A78AE.bp.vis.recorder.playbackDivider

Type: ClockDivider.

FVP_Base_Cortex_A78AE.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78AE.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78AE.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex A78AE.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78AE.cluster0

ARM Cortex-A78AE Cluster CT model.

Type: Cluster ARM Cortex-A78AE.

FVP Base Cortex A78AE.cluster0.cpu0

ARM Cortex-A78AE CT model.

Type: ARM Cortex-A78AE.

FVP Base Cortex A78AE.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A78AE.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex A78AE.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A78AE.cluster0.cpu0.12cache

PV Cache.

Type: Pycache.

FVP Base Cortex A78AE.cluster0.cpu1

ARM Cortex-A78AE CT model.

Type: ARM Cortex-A78AE.

FVP Base Cortex A78AE.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A78AE.cluster0.cpu1.lldcache

PV Cache.

Type: PVCache.

FVP Base Cortex A78AE.cluster0.cpu1.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A78AE.cluster0.cpu1.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex A78AE.cluster0.cpu2

ARM Cortex-A78AE CT model.

Type: ARM Cortex-A78AE.

FVP Base Cortex A78AE.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A78AE.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A78AE.cluster0.cpu2.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A78AE.cluster0.cpu2.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex A78AE.cluster0.cpu3

ARM Cortex-A78AE CT model.

Type: ARM_Cortex-A78AE.

FVP Base Cortex A78AE.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A78AE.cluster0.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A78AE.cluster0.cpu3.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex A78AE.cluster0.cpu3.12cache

PV Cache. Type: pvcache.

FVP Base Cortex A78AE.cluster0 labeller

Type: Labeller.

FVP Base Cortex A78AE.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_A78AE.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A78AE.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP Base Cortex A78AE.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.55 FVP_Base_Cortex-A78C

FVP Base Cortex-A78C contains the following instances:

FVP Base Cortex-A78C instances

FVP_Base_Cortex_A78C

Base Platform Compute Subsystem for ARMCortexA78CCT.

Type: FVP Base Cortex A78C.

FVP Base Cortex A78C.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex A78C.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP Base Cortex A78C.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78C.bp.Timer 0 1.clk div1

Type: ClockDivider.

FVP Base Cortex A78C.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A78C.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A78C.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex A78C.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78C.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78C.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex A78C.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_A78C.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex A78C.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP Base Cortex A78C.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78C.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A78C.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78C.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78C.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78C.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78C.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78C.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78C.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78C.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78C.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78C.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78C.bp.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78C.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex A78C.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A78C.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A78C.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A78C.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A78C.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex A78C.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP_Base_Cortex_A78C.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A78C.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP Base Cortex A78C.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex A78C.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_A78C.bp.hdlcd0_labeller

Type: Labeller.

FVP Base Cortex A78C.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_Base_Cortex_A78C.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex A78C.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A78C.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_A78C.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78C.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A78C.bp.pl011 uart0.clk divider

Type: ClockDivider.

FVP_Base_Cortex_A78C.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex A78C.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78C.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A78C.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78C.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_A78C.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_A78C.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Cortex_A78C.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041_AACI.

FVP_Base_Cortex_A78C.bp.pl050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A78C.bp.pl050 kmi0.clk divider

Type: ClockDivider.

FVP_Base_Cortex_A78C.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex A78C.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78C.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex A78C.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex A78C.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex A78C.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

${\tt FVP_Base_Cortex_A78C.bp.pl111_clcd.pl11x_clcd.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_A78C.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex A78C.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_A78C.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex A78C.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_A78C.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex A78C.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78C.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex A78C.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex A78C.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78C.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78C.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78C.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78C.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78C.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex A78C.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex A78C.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex A78C.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Cortex A78C.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP Base Cortex A78C.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78C.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78C.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex A78C.bp.sp810 sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78C.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_A78C.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A78C.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A78C.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex A78C.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_A78C.bp.trusted_key_storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_A78C.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex A78C.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex A78C.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_A78C.bp.tzc_400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_Base_Cortex_A78C.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_A78C.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex A78C.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex A78C.bp.virtio net labeller

Type: Labeller.

FVP_Base_Cortex_A78C.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex A78C.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex A78C.bp.virtioblockdevice labeller

Type: Labeller.

FVP Base Cortex A78C.bp.virtiop9device

virtio P9 server.
Type: VirtioP9Device.

FVP Base Cortex A78C.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex A78C.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex A78C.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex A78C.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex A78C.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78C.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex A78C.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_Base_Cortex_A78C.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_A78C.cluster0

ARM Cortex-A78C Cluster CT model.

Type: Cluster ARM Cortex-A78C.

FVP Base Cortex A78C.cluster0.cpu0

ARM Cortex-A78C CT model.

Type: ARM Cortex-A78C.

FVP Base Cortex A78C.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex A78C.cluster0.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex A78C.cluster0.cpu0.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex A78C.cluster0.cpu0.12cache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_A78C.cluster0.cpu1

ARM Cortex-A78C CT model.

Type: ARM Cortex-A78C.

FVP Base Cortex A78C.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Cortex_A78C.cluster0.cpu1.l1dcache}$

PV Cache.

Type: PVCache.

FVP Base Cortex A78C.cluster0.cpu1.llicache

PV Cache.

Type: PvCache.

${\tt FVP_Base_Cortex_A78C.cluster0.cpu1.12cache}$

PV Cache.

Type: PvCache.

FVP Base Cortex A78C.cluster0.cpu2

ARM Cortex-A78C CT model.

Type: ARM Cortex-A78C.

FVP_Base_Cortex_A78C.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_A78C.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex A78C.cluster0.cpu2.llicache

PV Cache. Type: pvcache.

FVP Base Cortex A78C.cluster0.cpu2.12cache

PV Cache.
Type: Pycache.

FVP Base Cortex A78C.cluster0.cpu3

ARM Cortex-A78C CT model. Type: ARM_Cortex-A78C.

FVP Base Cortex A78C.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Cortex_A78C.cluster0.cpu3.l1dcache}$

PV Cache. Type: pvcache.

FVP_Base_Cortex_A78C.cluster0.cpu3.llicache

PV Cache. Type: pvcache.

FVP Base Cortex A78C.cluster0.cpu3.12cache

PV Cache.
Type: PVCache.

FVP_Base_Cortex_A78C.cluster0_labeller

Type: Labeller.

FVP_Base_Cortex_A78C.dapmemlogger

Bus Logger.
Type: PVBusLogger.

FVP Base Cortex A78C.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex A78C.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP Base Cortex A78C.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.56 FVP Base Cortex-X1

FVP Base Cortex-X1 contains the following instances:

FVP Base Cortex-X1 instances

FVP Base Cortex X1

Base Platform Compute Subsystem for ARMCortexX1CT.

Type: FVP Base Cortex X1.

FVP Base Cortex X1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex X1.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex X1.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_X1.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_X1.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex X1.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex X1.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex X1.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_X1.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex X1.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut_SDL.

FVP Base Cortex X1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex X1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X1.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X1.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X1.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X1.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X1.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex X1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex X1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex X1.bp.flashloader0

A device that can preload a gripped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex X1.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex X1.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex X1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex X1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex X1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_X1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex X1.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex X1.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_X1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex X1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_X1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex X1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex X1.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X1.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Cortex X1.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex X1.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X1.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_X1.bp.pl011_uart2.clk_divider

Type: ClockDivider.

FVP Base Cortex X1.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex X1.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Cortex_X1.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Cortex X1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex X1.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_X1.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_X1.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex X1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_X1.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex X1.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_X1.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex X1.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex X1.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex X1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex X1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex X1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex X1.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex X1.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X1.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X1.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X1.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex X1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex X1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex X1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_X1.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_X1.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_X1.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X1.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_X1.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_X1.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex X1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex X1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_X1.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_X1.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex X1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex X1.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex X1.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_X1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_X1.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex X1.bp.virtio net labeller

Type: Labeller.

FVP Base Cortex X1.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex X1.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex X1.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_X1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex X1.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_X1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex X1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex X1.bp.vis.recorder.playbackDivider

Type: ClockDivider.

FVP Base Cortex X1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex X1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1.cluster0

ARM Cortex-X1 Cluster CT model.

Type: Cluster ARM Cortex-X1.

FVP Base Cortex X1.cluster0.cpu0

ARM Cortex-X1 CT model.

Type: ARM Cortex-X1.

FVP Base Cortex X1.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_X1.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex X1.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex X1.cluster0.cpu0.12cache

PV Cache.

Type: Pycache.

FVP Base Cortex X1.cluster0.cpu1

ARM Cortex-X1 CT model.

Type: ARM_Cortex-X1.

FVP Base Cortex X1.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex X1.cluster0.cpu1.lldcache

PV Cache.

Type: PvCache.

FVP Base Cortex X1.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex X1.cluster0.cpu1.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex X1.cluster0.cpu2

ARM Cortex-X1 CT model.

Type: ARM Cortex-X1.

FVP_Base_Cortex_X1.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex X1.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_X1.cluster0.cpu2.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex X1.cluster0.cpu2.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex X1.cluster0.cpu3

ARM Cortex-X1 CT model.

Type: ARM_Cortex-X1.

FVP Base Cortex X1.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_X1.cluster0.cpu3.11dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_X1.cluster0.cpu3.l1icache

PV Cache.

Type: PVCache.

FVP Base Cortex X1.cluster0.cpu3.12cache

PV Cache. Type: pvcache.

FVP Base Cortex X1.cluster0 labeller

Type: Labeller.

FVP Base Cortex X1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Cortex_X1.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex X1.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP_Base_Cortex_X1.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.57 FVP_Base_Cortex-X1C

FVP Base Cortex-X1C contains the following instances:

FVP Base Cortex-X1C instances

FVP_Base_Cortex_X1C

Base Platform Compute Subsystem for ARMCortexX1CCT.

Type: FVP Base Cortex X1C.

FVP_Base_Cortex_X1C.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex X1C.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP Base Cortex X1C.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1C.bp.Timer 0 1.clk div1

Type: ClockDivider.

FVP Base Cortex X1C.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex X1C.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_X1C.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex X1C.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1C.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X1C.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_X1C.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_X1C.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex X1C.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP Base Cortex X1C.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1C.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex X1C.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1C.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X1C.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X1C.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1C.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex X1C.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1C.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X1C.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X1C.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X1C.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X1C.bp.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X1C.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex X1C.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex X1C.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex X1C.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_X1C.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_X1C.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex X1C.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

${\tt FVP_Base_Cortex_X1C.bp.hdlcd0.timer}$

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex X1C.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP Base Cortex X1C.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex X1C.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Cortex_X1C.bp.hdlcd0_labeller

Type: Labeller.

FVP Base Cortex X1C.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex X1C.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP Base Cortex X1C.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex X1C.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_X1C.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X1C.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex X1C.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X1C.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex X1C.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1C.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_X1C.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1C.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex X1C.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_X1C.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031_RTC.

FVP_Base_Cortex_X1C.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041_AACI.

FVP_Base_Cortex_X1C.bp.pl050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Cortex_X1C.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X1C.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex X1C.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1C.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Cortex X1C.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex X1C.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Cortex X1C.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

${\tt FVP_Base_Cortex_X1C.bp.pl111_clcd.pl11x_clcd.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_X1C.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex X1C.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Cortex_X1C.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex X1C.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_Base_Cortex_X1C.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP_Base_Cortex_X1C.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X1C.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex X1C.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex X1C.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X1C.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X1C.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X1C.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X1C.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X1C.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex X1C.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex X1C.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex X1C.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_X1C.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_X1C.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X1C.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1C.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex X1C.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1C.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X1C.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex X1C.bp.terminal 1

Telnet terminal interface.
Type: TelnetTerminal.

FVP Base Cortex X1C.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex X1C.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_X1C.bp.trusted_key_storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_X1C.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Cortex X1C.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex X1C.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_X1C.bp.tzc_400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_Base_Cortex_X1C.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Cortex_X1C.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Cortex X1C.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Cortex_X1C.bp.virtio_net_labeller

Type: Labeller.

FVP_Base_Cortex_X1C.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex X1C.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex X1C.bp.virtioblockdevice labeller

Type: Labeller.

FVP Base Cortex X1C.bp.virtiop9device

virtio P9 server.
Type: VirtioP9Device.

FVP Base Cortex X1C.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex X1C.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Cortex X1C.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex X1C.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X1C.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X1C.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X1C.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_Base_Cortex_X1C.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X1C.cluster0

ARM Cortex-X1C Cluster CT model.

Type: Cluster ARM Cortex-X1C.

FVP Base Cortex X1C.cluster0.cpu0

ARM Cortex-X1C CT model.

Type: ARM Cortex-X1C.

FVP Base Cortex X1C.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex X1C.cluster0.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex X1C.cluster0.cpu0.l1icache

PV Cache.

Type: PVCache.

FVP Base Cortex X1C.cluster0.cpu0.12cache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_X1C.cluster0.cpu1

ARM Cortex-X1C CT model.

Type: ARM Cortex-X1C.

FVP Base Cortex X1C.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Cortex_X1C.cluster0.cpu1.l1dcache}$

PV Cache.

Type: PVCache.

FVP Base Cortex X1C.cluster0.cpu1.llicache

PV Cache.

Type: PvCache.

FVP Base Cortex X1C.cluster0.cpu1.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex X1C.cluster0.cpu2

ARM Cortex-X1C CT model.

Type: ARM Cortex-X1C.

FVP_Base_Cortex_X1C.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_X1C.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex X1C.cluster0.cpu2.llicache

PV Cache. Type: pvcache.

FVP Base Cortex X1C.cluster0.cpu2.12cache

PV Cache.
Type: Pycache.

FVP Base Cortex X1C.cluster0.cpu3

ARM Cortex-X1C CT model.

Type: ARM_Cortex-X1C.

FVP_Base_Cortex_X1C.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_X1C.cluster0.cpu3.l1dcache

PV Cache. Type: pvcache.

FVP_Base_Cortex_X1C.cluster0.cpu3.l1icache

PV Cache.
Type: PVCache.

FVP Base Cortex X1C.cluster0.cpu3.12cache

PV Cache.
Type: PVCache.

FVP_Base_Cortex_X1C.cluster0_labeller

Type: Labeller.

FVP_Base_Cortex_X1C.dapmemlogger

Bus Logger.
Type: PVBusLogger.

FVP Base Cortex X1C.elfloader

ELF loader component.

Type: ElfLoader.

FVP_Base_Cortex_X1C.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP Base Cortex X1C.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.58 FVP Base Cortex-X2

FVP Base Cortex-X2 contains the following instances:

FVP Base Cortex-X2 instances

FVP Base Cortex X2

Base Platform Compute Subsystem for ARMCortexX2CT.

Type: FVP Base Cortex X2.

FVP Base Cortex X2.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex X2.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex X2.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_X2.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_X2.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex X2.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex X2.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex X2.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex X2.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex X2.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex X2.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X2.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex X2.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X2.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X2.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X2.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X2.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X2.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X2.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex X2.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex X2.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex X2.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex X2.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex X2.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex X2.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex X2.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex X2.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_X2.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex X2.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex X2.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Cortex X2.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex X2.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_X2.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex X2.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex X2.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X2.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex X2.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_X2.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X2.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_X2.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex X2.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Cortex X2.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex X2.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP Base Cortex X2.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_X2.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X2.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_X2.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Cortex X2.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_X2.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex X2.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_X2.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex X2.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex X2.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex X2.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex X2.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex X2.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X2.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex X2.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex X2.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X2.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X2.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X2.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X2.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X2.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex X2.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex X2.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex X2.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_X2.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_X2.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_X2.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X2.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_X2.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_X2.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex X2.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex X2.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_X2.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_X2.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex X2.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex X2.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex X2.bp.ve sysregs

Type: ve sysRegs.

FVP Base Cortex X2.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_X2.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex X2.bp.virtio net labeller

Type: Labeller.

FVP Base Cortex X2.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex X2.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex X2.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_X2.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex X2.bp.virtiop9device labeller

Type: Labeller.

FVP Base Cortex X2.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_X2.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex X2.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X2.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X2.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex X2.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X2.cluster0

ARM Cortex-X2 Cluster CT model.

Type: Cluster ARM Cortex-X2.

FVP Base Cortex X2.cluster0.cpu0

ARM Cortex-X2 CT model.

Type: ARM Cortex-X2.

FVP Base Cortex X2.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: тіьсаді.

FVP_Base_Cortex_X2.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex X2.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex X2.cluster0.cpu0.12cache

PV Cache.

Type: Pycache.

FVP Base Cortex X2.cluster0.cpu1

ARM Cortex-X2 CT model.

Type: ARM_Cortex-X2.

FVP Base Cortex X2.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex X2.cluster0.cpu1.lldcache

PV Cache.

Type: PvCache.

FVP Base Cortex X2.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex X2.cluster0.cpu1.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex X2.cluster0.cpu2

ARM Cortex-X2 CT model.

Type: ARM Cortex-X2.

FVP_Base_Cortex_X2.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_X2.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_X2.cluster0.cpu2.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex X2.cluster0.cpu2.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex X2.cluster0.cpu3

ARM Cortex-X2 CT model.

Type: ARM_Cortex-X2.

FVP Base Cortex X2.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_X2.cluster0.cpu3.11dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_X2.cluster0.cpu3.l1icache

PV Cache.

Type: PVCache.

FVP Base Cortex X2.cluster0.cpu3.12cache

PV Cache.
Type: PVCache.

FVP Base Cortex X2.cluster0.cpu4

ARM Cortex-X2 CT model.

Type: ARM_Cortex-X2.

FVP Base Cortex X2.cluster0.cpu4.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_X2.cluster0.cpu4.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex X2.cluster0.cpu4.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_X2.cluster0.cpu4.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex X2.cluster0.cpu5

ARM Cortex-X2 CT model.

Type: ARM_Cortex-X2.

FVP_Base_Cortex_X2.cluster0.cpu5.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex X2.cluster0.cpu5.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex X2.cluster0.cpu5.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex X2.cluster0.cpu5.12cache

PV Cache.

Type: Pycache.

FVP_Base_Cortex_X2.cluster0.cpu6

ARM Cortex-X2 CT model.

Type: ARM Cortex-X2.

FVP_Base_Cortex_X2.cluster0.cpu6.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex X2.cluster0.cpu6.l1dcache

PV Cache.
Type: PVCache.

FVP Base Cortex X2.cluster0.cpu6.llicache

PV Cache.
Type: Pycache.

FVP Base Cortex X2.cluster0.cpu6.12cache

PV Cache.
Type: PVCache.

FVP Base Cortex X2.cluster0.cpu7

ARM Cortex-X2 CT model. Type: ARM_Cortex-X2.

FVP Base Cortex X2.cluster0.cpu7.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Cortex_X2.cluster0.cpu7.l1dcache}$

PV Cache. Type: pvcache.

FVP Base Cortex X2.cluster0.cpu7.llicache

PV Cache.
Type: pvcache.

FVP_Base_Cortex_X2.cluster0.cpu7.12cache

PV Cache. Type: PvCache.

FVP Base Cortex X2.cluster0 labeller

Type: Labeller.

FVP_Base_Cortex_X2.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex X2.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex X2.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP_Base_Cortex_X2.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.59 FVP Base Cortex-X3

FVP Base Cortex-X3 contains the following instances:

FVP Base Cortex-X3 instances

FVP Base Cortex X3

Base Platform Compute Subsystem for ARMCortexX3CT.

Type: FVP Base Cortex X3.

FVP Base Cortex X3.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Cortex X3.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Cortex X3.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X3.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X3.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_X3.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_X3.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Cortex X3.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X3.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex X3.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Cortex X3.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Cortex_X3.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Cortex X3.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP Base Cortex X3.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X3.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X3.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X3.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X3.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Cortex X3.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X3.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X3.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X3.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X3.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X3.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X3.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X3.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X3.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Cortex X3.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex X3.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex X3.bp.flashloader0

A device that can preload a gripped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex X3.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Cortex_X3.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Cortex X3.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Cortex X3.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Cortex X3.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Cortex_X3.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Cortex X3.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex X3.bp.hdlcd0 labeller

Type: Labeller.

FVP_Base_Cortex_X3.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Cortex X3.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Cortex_X3.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Cortex_X3.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex X3.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X3.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex X3.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X3.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_X3.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X3.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Cortex_X3.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X3.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Cortex X3.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X3.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Cortex_X3.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Cortex X3.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Cortex X3.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X3.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Cortex_X3.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X3.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Cortex_X3.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP Base Cortex X3.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Cortex_X3.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Cortex X3.bp.pl111 clcd.pl11x clcd.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Cortex_X3.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Cortex X3.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Cortex X3.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Cortex X3.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Cortex X3.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Cortex X3.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X3.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Cortex X3.bp.reset or

Or Gate.
Type: orgate.

FVP Base Cortex X3.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X3.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X3.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X3.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X3.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Cortex_X3.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Cortex X3.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Cortex X3.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Cortex X3.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Cortex_X3.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Cortex_X3.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X3.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X3.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Cortex_X3.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X3.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X3.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_X3.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Cortex_X3.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex X3.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Cortex X3.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Cortex_X3.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Cortex_X3.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Cortex X3.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Cortex X3.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Cortex X3.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Cortex_X3.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Cortex_X3.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Cortex X3.bp.virtio net labeller

Type: Labeller.

FVP Base Cortex X3.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Cortex X3.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Cortex X3.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Cortex_X3.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Cortex X3.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Cortex_X3.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Cortex_X3.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Cortex X3.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X3.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Cortex_X3.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Cortex X3.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Cortex X3.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Cortex X3.cluster0

ARM Cortex-X3 Cluster CT model.

Type: Cluster ARM Cortex-X3.

FVP Base Cortex X3.cluster0.cpu0

ARM Cortex-X3 CT model.

Type: ARM Cortex-X3.

FVP Base Cortex X3.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_X3.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex X3.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex X3.cluster0.cpu0.12cache

PV Cache.

Type: Pycache.

FVP Base Cortex X3.cluster0.cpu1

ARM Cortex-X3 CT model.

Type: ARM_Cortex-X3.

FVP Base Cortex X3.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex X3.cluster0.cpu1.lldcache

PV Cache.

Type: PVCache.

FVP Base Cortex X3.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex X3.cluster0.cpu1.12cache

PV Cache.

Type: PvCache.

FVP Base Cortex X3.cluster0.cpu2

ARM Cortex-X3 CT model.

Type: ARM Cortex-X3.

FVP Base Cortex X3.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex X3.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_X3.cluster0.cpu2.l1icache

PV Cache.

Type: PVCache.

FVP Base Cortex X3.cluster0.cpu2.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex X3.cluster0.cpu3

ARM Cortex-X3 CT model.

Type: ARM_Cortex-X3.

FVP Base Cortex X3.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_X3.cluster0.cpu3.11dcache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_X3.cluster0.cpu3.llicache

PV Cache.

Type: PVCache.

FVP Base Cortex X3.cluster0.cpu3.12cache

PV Cache.
Type: Pycache.

FVP Base Cortex X3.cluster0.cpu4

ARM Cortex-X3 CT model.

Type: ARM_Cortex-X3.

FVP Base Cortex X3.cluster0.cpu4.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Cortex_X3.cluster0.cpu4.l1dcache

PV Cache.

Type: PvCache.

FVP Base Cortex X3.cluster0.cpu4.llicache

PV Cache.

Type: PVCache.

FVP_Base_Cortex_X3.cluster0.cpu4.12cache

PV Cache.

Type: PVCache.

FVP Base Cortex X3.cluster0.cpu5

ARM Cortex-X3 CT model.

Type: ARM_Cortex-X3.

FVP_Base_Cortex_X3.cluster0.cpu5.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex X3.cluster0.cpu5.l1dcache

PV Cache.

Type: PVCache.

FVP Base Cortex X3.cluster0.cpu5.llicache

PV Cache.

Type: PVCache.

${\tt FVP_Base_Cortex_X3.cluster0.cpu5.12} cache$

PV Cache.

Type: Pycache.

FVP_Base_Cortex_X3.cluster0.cpu6

ARM Cortex-X3 CT model.

Type: ARM Cortex-X3.

FVP Base Cortex X3.cluster0.cpu6.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Cortex X3.cluster0.cpu6.l1dcache

PV Cache. Type: pvcache.

FVP Base Cortex X3.cluster0.cpu6.llicache

PV Cache.
Type: Pycache.

FVP Base Cortex X3.cluster0.cpu6.12cache

PV Cache.
Type: PVCache.

FVP Base Cortex X3.cluster0.cpu7

ARM Cortex-X3 CT model. Type: ARM_Cortex-X3.

FVP Base Cortex X3.cluster0.cpu7.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Cortex_X3.cluster0.cpu7.l1dcache}$

PV Cache. Type: pvcache.

FVP Base Cortex X3.cluster0.cpu7.llicache

PV Cache.
Type: pvcache.

FVP_Base_Cortex_X3.cluster0.cpu7.12cache

PV Cache.
Type: PvCache.

FVP Base Cortex X3.cluster0 labeller

Type: Labeller.

FVP_Base_Cortex_X3.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Cortex X3.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Cortex X3.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP_Base_Cortex_X3.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.60 FVP_Base_Neoverse-E1

FVP Base Neoverse-E1 contains the following instances:

FVP_Base_Neoverse-E1 instances

FVP Base Neoverse E1

Base Platform Compute Subsystem for ARMNeoverseE1CT.

Type: FVP Base Neoverse E1.

FVP Base Neoverse E1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP Base Neoverse El.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Neoverse E1.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Neoverse El.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Neoverse_E1.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Neoverse_E1.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Neoverse E1.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Neoverse E1.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Neoverse El.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Neoverse E1.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Neoverse_E1.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut_SDL.

FVP Base Neoverse E1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_E1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Neoverse E1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_E1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_E1.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_E1.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse E1.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse El.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Neoverse_E1.bp.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Neoverse E1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Neoverse E1.bp.flash1

Intel Strata Flash J3 LISA+ model. Type: IntelStrataFlashJ3.

FVP Base Neoverse E1.bp.flashloader0

A device that can preload a gripped image into flash at startup.

Type: FlashLoader.

FVP_Base_Neoverse_E1.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Neoverse El.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Neoverse E1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Neoverse E1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Neoverse E1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Neoverse_E1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Neoverse E1.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Neoverse E1.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Neoverse E1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Neoverse E1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Neoverse_E1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Neoverse E1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Neoverse El.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_E1.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Neoverse E1.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Neoverse_E1.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_E1.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Neoverse_E1.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Neoverse E1.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Neoverse_E1.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Neoverse E1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Neoverse E1.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_Base_Neoverse_E1.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_E1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Neoverse E1.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Neoverse E1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Neoverse_E1.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Neoverse E1.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_Base_Neoverse_E1.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Neoverse E1.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Neoverse E1.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

${\tt FVP_Base_Neoverse_E1.bp.ps2keyboard}$

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Neoverse E1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Neoverse E1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse E1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Neoverse E1.bp.reset or

Or Gate.
Type: orgate.

FVP Base Neoverse El.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse El.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_E1.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse E1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse E1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Neoverse_E1.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Neoverse E1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Neoverse El.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Neoverse E1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Neoverse_E1.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP Base Neoverse E1.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Neoverse E1.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse El.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Neoverse_E1.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Neoverse_E1.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Neoverse El.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Neoverse E1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_Base_Neoverse_E1.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Neoverse_E1.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Neoverse E1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Neoverse El.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Neoverse El.bp.ve sysregs

Type: ve sysRegs.

FVP_Base_Neoverse_E1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Neoverse_E1.bp.virtio_net

VirtioNet device over MMIO transport.

Type: virtioNetMMIO.

FVP Base Neoverse El.bp.virtio net labeller

Type: Labeller.

FVP_Base_Neoverse_E1.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Neoverse El.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Neoverse E1.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Neoverse_E1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Neoverse E1.bp.virtiop9device labeller

Type: Labeller.

FVP_Base_Neoverse_E1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Neoverse_E1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Neoverse El.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_E1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse E1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Neoverse E1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse E1.cluster0

ARM Neoverse-E1 Cluster CT model.

Type: Cluster ARM Neoverse-E1.

FVP Base Neoverse E1.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Neoverse_E1.cluster0.cpu0.l1dcache}$

PV Cache.

Type: PVCache.

FVP_Base_Neoverse_E1.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP Base Neoverse E1.cluster0.cpu0.12cache

PV Cache.

Type: PVCache.

FVP Base Neoverse E1.cluster0.cpu0.thread0

ARM Neoverse-E1 CT model.

Type: ARM Neoverse-E1.

FVP Base Neoverse E1.cluster0.cpu0.thread1

ARM Neoverse-E1 CT model.

Type: ARM Neoverse-E1.

FVP Base Neoverse E1.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Neoverse E1.cluster0.cpu1.l1dcache

PV Cache.

Type: PvCache.

FVP Base Neoverse E1.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP Base Neoverse E1.cluster0.cpu1.12cache

PV Cache.

Type: PVCache.

FVP Base Neoverse E1.cluster0.cpu1.thread0

ARM Neoverse-E1 CT model.

Type: ARM Neoverse-E1.

FVP Base Neoverse E1.cluster0.cpu1.thread1

ARM Neoverse-E1 CT model.

Type: ARM Neoverse-E1.

FVP Base Neoverse E1.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Neoverse_E1.cluster0.cpu2.l1dcache}$

PV Cache.

Type: PVCache.

FVP Base Neoverse E1.cluster0.cpu2.llicache

PV Cache.

Type: PvCache.

FVP Base Neoverse E1.cluster0.cpu2.12cache

PV Cache.

Type: PVCache.

FVP Base Neoverse E1.cluster0.cpu2.thread0

ARM Neoverse-E1 CT model.

Type: ARM Neoverse-E1.

FVP_Base_Neoverse_E1.cluster0.cpu2.thread1

ARM Neoverse-E1 CT model.

Type: ARM Neoverse-E1.

FVP_Base_Neoverse_E1.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Neoverse E1.cluster0.cpu3.l1dcache

PV Cache.
Type: Pycache.

FVP Base Neoverse E1.cluster0.cpu3.llicache

PV Cache.

Type: PvCache.

FVP Base Neoverse E1.cluster0.cpu3.12cache

PV Cache.

Type: PVCache.

FVP_Base_Neoverse_E1.cluster0.cpu3.thread0

ARM Neoverse-E1 CT model.

Type: ARM Neoverse-E1.

FVP Base Neoverse E1.cluster0.cpu3.thread1

ARM Neoverse-E1 CT model.

Type: ARM Neoverse-E1.

FVP_Base_Neoverse_E1.cluster0.cpu4.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Neoverse E1.cluster0.cpu4.l1dcache

PV Cache.

Type: PVCache.

${\tt FVP_Base_Neoverse_E1.cluster0.cpu4.llicache}$

PV Cache.

Type: PVCache.

FVP Base Neoverse E1.cluster0.cpu4.12cache

PV Cache.

Type: PVCache.

FVP Base Neoverse E1.cluster0.cpu4.thread0

ARM Neoverse-E1 CT model.

Type: ARM Neoverse-E1.

FVP Base Neoverse E1.cluster0.cpu4.thread1

ARM Neoverse-E1 CT model.

Type: ARM Neoverse-E1.

FVP Base Neoverse E1.cluster0.cpu5.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Neoverse_E1.cluster0.cpu5.l1dcache

PV Cache.

Type: PVCache.

FVP Base Neoverse E1.cluster0.cpu5.llicache

PV Cache.

Type: PVCache.

FVP Base Neoverse E1.cluster0.cpu5.12cache

PV Cache.

Type: PVCache.

FVP Base Neoverse E1.cluster0.cpu5.thread0

ARM Neoverse-E1 CT model.

Type: ARM_Neoverse-E1.

FVP Base Neoverse E1.cluster0.cpu5.thread1

ARM Neoverse-E1 CT model.

Type: ARM Neoverse-E1.

FVP Base Neoverse E1.cluster0.cpu6.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Neoverse_E1.cluster0.cpu6.l1dcache

PV Cache.

Type: PVCache.

FVP Base Neoverse E1.cluster0.cpu6.llicache

PV Cache.

Type: PVCache.

FVP_Base_Neoverse_E1.cluster0.cpu6.12cache

PV Cache.

Type: PVCache.

FVP Base Neoverse E1.cluster0.cpu6.thread0

ARM Neoverse-E1 CT model.

Type: ARM Neoverse-E1.

FVP Base Neoverse E1.cluster0.cpu6.thread1

ARM Neoverse-E1 CT model.

Type: ARM Neoverse-E1.

FVP Base Neoverse E1.cluster0.cpu7.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Neoverse_E1.cluster0.cpu7.lldcache

PV Cache.

Type: PVCache.

FVP Base Neoverse E1.cluster0.cpu7.llicache

PV Cache.

Type: PVCache.

FVP Base Neoverse E1.cluster0.cpu7.12cache

PV Cache. Type: pvcache.

FVP Base Neoverse E1.cluster0.cpu7.thread0

ARM Neoverse-E1 CT model. Type: ARM Neoverse-E1.

FVP Base Neoverse E1.cluster0.cpu7.thread1

ARM Neoverse-E1 CT model. Type: ARM_Neoverse-E1.

FVP Base Neoverse E1.cluster0 labeller

Type: Labeller.

FVP Base Neoverse E1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Neoverse_E1.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Neoverse El.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP Base Neoverse El.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.61 FVP_Base_Neoverse-N1

FVP_Base_Neoverse-N1 contains the following instances:

FVP Base Neoverse-N1 instances

FVP Base Neoverse N1

Base Platform Compute Subsystem for ARMNeoverseN1CT.

Type: FVP_Base_Neoverse_N1.

FVP Base Neoverse N1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Neoverse_N1.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_Base_Neoverse_N1.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Neoverse_N1.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Neoverse_N1.bp.Timer_0_1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Neoverse_N1.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Neoverse N1.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_Base_Neoverse_N1.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N1.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N1.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Neoverse N1.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Neoverse N1.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP Base Neoverse N1.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut_SDL.

FVP_Base_Neoverse_N1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N1.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N1.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_N1.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_N1.bp.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N1.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Neoverse N1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_Base_Neoverse_N1.bp.flash1}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Neoverse N1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Neoverse N1.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Neoverse N1.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Neoverse N1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Neoverse N1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Neoverse N1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_Base_Neoverse_N1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Neoverse N1.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Neoverse N1.bp.hdlcd0 labeller

Type: Labeller.

FVP Base Neoverse N1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_Base_Neoverse_N1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Neoverse_N1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Neoverse N1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Neoverse N1.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N1.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_Base_Neoverse_N1.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Neoverse N1.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Neoverse N1.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N1.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Neoverse N1.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N1.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_Base_Neoverse_N1.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N1.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP Base Neoverse N1.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP_Base_Neoverse_N1.bp.pl050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_Base_Neoverse_N1.bp.p1050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Neoverse N1.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Neoverse N1.bp.p1050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Neoverse N1.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP Base Neoverse N1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP_Base_Neoverse_N1.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Neoverse N1.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

${\tt FVP_Base_Neoverse_N1.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Neoverse N1.bp.pl111 clcd labeller

Type: Labeller.

FVP_Base_Neoverse_N1.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP_Base_Neoverse_N1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Neoverse N1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Neoverse N1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Neoverse_N1.bp.reset_or

Or Gate.
Type: orgate.

FVP_Base_Neoverse_N1.bp.rl_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N1.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N1.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_N1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N1.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Neoverse N1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Neoverse_N1.bp.smsc_91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Neoverse N1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Neoverse N1.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP_Base_Neoverse_N1.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N1.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N1.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N1.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N1.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Neoverse_N1.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Neoverse_N1.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Neoverse N1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Neoverse N1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Neoverse N1.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP Base Neoverse N1.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Neoverse N1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_Base_Neoverse_N1.bp.tzc_400

TrustZone Address Space Controller.

Туре: тzc 400.

FVP_Base_Neoverse_N1.bp.ve_sysregs

Type: ve_sysRegs.

FVP_Base_Neoverse_N1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Neoverse N1.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP Base Neoverse N1.bp.virtio net labeller

Type: Labeller.

FVP_Base_Neoverse_N1.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Neoverse N1.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_Base_Neoverse_N1.bp.virtioblockdevice_labeller

Type: Labeller.

FVP Base Neoverse N1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Neoverse N1.bp.virtiop9device labeller

Type: Labeller.

FVP Base Neoverse N1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Neoverse N1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Neoverse N1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Neoverse_N1.bp.vram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_N1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Neoverse N1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Neoverse N1.cluster0

ARM Neoverse-N1 Cluster CT model.

Type: Cluster_ARM_Neoverse-N1.

FVP Base Neoverse N1.cluster0.cpu0

ARM Neoverse-N1 CT model.

Type: ARM Neoverse-N1.

FVP Base Neoverse N1.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Neoverse N1.cluster0.cpu0.lldcache

PV Cache.

Type: PVCache.

FVP Base Neoverse N1.cluster0.cpu0.llicache

PV Cache.

Type: PvCache.

FVP Base Neoverse N1.cluster0.cpu0.12cache

PV Cache.

Type: PvCache.

FVP Base Neoverse N1.cluster0.cpu1

ARM Neoverse-N1 CT model.

Type: ARM_Neoverse-N1.

FVP_Base_Neoverse_N1.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Neoverse_N1.cluster0.cpu1.l1dcache

PV Cache.

Type: PvCache.

${\tt FVP_Base_Neoverse_N1.cluster0.cpu1.llicache}$

PV Cache.

Type: Pycache.

FVP Base Neoverse N1.cluster0.cpu1.12cache

PV Cache.

Type: PvCache.

FVP_Base_Neoverse_N1.cluster0.cpu2

ARM Neoverse-N1 CT model.

Type: ARM Neoverse-N1.

FVP Base Neoverse N1.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Neoverse_N1.cluster0.cpu2.l1dcache

PV Cache.

Type: Pycache.

FVP Base Neoverse N1.cluster0.cpu2.llicache

PV Cache.

Type: PvCache.

FVP_Base_Neoverse_N1.cluster0.cpu2.12cache

PV Cache.

Type: PVCache.

FVP_Base_Neoverse_N1.cluster0.cpu3

ARM Neoverse-N1 CT model.

Type: ARM Neoverse-N1.

FVP Base Neoverse N1.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Neoverse N1.cluster0.cpu3.l1dcache

PV Cache.

Type: PvCache.

FVP_Base_Neoverse_N1.cluster0.cpu3.llicache

PV Cache.

Type: PVCache.

FVP_Base_Neoverse_N1.cluster0.cpu3.12cache

PV Cache.

Type: PVCache.

FVP Base Neoverse N1.cluster0 labeller

Type: Labeller.

FVP Base Neoverse N1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Neoverse N1.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Neoverse N1.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP Base Neoverse N1.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

13.62 FVP_Base_Neoverse-N2

FVP Base Neoverse-N2 contains the following instances:

FVP_Base_Neoverse-N2 instances

FVP Base Neoverse N2

Base Platform Compute Subsystem for ARMNeoverseN2CT.

Type: FVP Base Neoverse N2.

FVP Base Neoverse N2.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Neoverse_N2.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Neoverse N2.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2.bp.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Neoverse_N2.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Neoverse N2.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Neoverse N2.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP Base Neoverse N2.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Neoverse N2.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Neoverse_N2.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Neoverse N2.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Neoverse_N2.bp.audioout

SDL based Audio Output for PLO41 AACI.

Type: AudioOut SDL.

FVP Base Neoverse N2.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_Base_Neoverse_N2.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Neoverse_N2.bp.dmc_phy}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_N2.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Neoverse N2.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Neoverse N2.bp.flash1

Intel Strata Flash J3 LISA+ model. Type: IntelStrataFlashJ3.

FVP Base Neoverse N2.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Neoverse N2.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Neoverse N2.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP_Base_Neoverse_N2.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP Base Neoverse N2.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Neoverse_N2.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Neoverse N2.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Neoverse N2.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Neoverse_N2.bp.hdlcd0_labeller

Type: Labeller.

FVP Base Neoverse N2.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP Base Neoverse N2.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Neoverse_N2.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Neoverse N2.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Neoverse_N2.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Neoverse N2.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Neoverse N2.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Neoverse N2.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Neoverse N2.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_Base_Neoverse_N2.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP Base Neoverse N2.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

${\tt FVP_Base_Neoverse_N2.bp.p1050_kmi0.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP Base Neoverse N2.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP_Base_Neoverse_N2.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_Base_Neoverse_N2.bp.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Neoverse_N2.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Neoverse N2.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Neoverse N2.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Neoverse_N2.bp.pl111_clcd_labeller

Type: Labeller.

FVP_Base_Neoverse_N2.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP_Base_Neoverse_N2.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP Base Neoverse N2.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP_Base_Neoverse_N2.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP Base Neoverse N2.bp.reset or

Or Gate.
Type: orGate.

FVP Base Neoverse N2.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_N2.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Neoverse N2.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Neoverse_N2.bp.smsc_91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP Base Neoverse N2.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Neoverse N2.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP_Base_Neoverse_N2.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_N2.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Neoverse N2.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Neoverse N2.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Neoverse N2.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Neoverse N2.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Neoverse N2.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Neoverse_N2.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP_Base_Neoverse_N2.bp.trusted_watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP Base Neoverse N2.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_Base_Neoverse_N2.bp.ve_sysregs

Type: ve_sysRegs.

FVP Base Neoverse N2.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP Base Neoverse N2.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Neoverse_N2.bp.virtio_net_labeller

Type: Labeller.

FVP_Base_Neoverse_N2.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP_Base_Neoverse_N2.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

${\tt FVP_Base_Neoverse_N2.bp.virtioblockdevice_labeller}$

Type: Labeller.

FVP Base Neoverse N2.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Neoverse N2.bp.virtiop9device labeller

Type: Labeller.

FVP Base Neoverse N2.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Neoverse N2.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Neoverse N2.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Neoverse N2.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2.cluster0

ARM Neoverse-N2 Cluster CT model.

Type: Cluster ARM Neoverse-N2.

FVP Base Neoverse N2.cluster0.cpu0

ARM Neoverse-N2 CT model.

Type: ARM Neoverse-N2.

FVP_Base_Neoverse_N2.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Neoverse_N2.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP Base Neoverse N2.cluster0.cpu0.llicache

PV Cache. Type: pvcache.

FVP Base Neoverse N2.cluster0.cpu0.12cache

PV Cache.
Type: Pycache.

FVP Base Neoverse N2.cluster0 labeller

Type: Labeller.

FVP_Base_Neoverse_N2.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP Base Neoverse N2.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Neoverse N2.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP_Base_Neoverse_N2.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.63 FVP_Base_Neoverse-N2x1-Neoverse-N2x1

FVP Base Neoverse-N2x1-Neoverse-N2x1 contains the following instances:

FVP Base Neoverse-N2x1-Neoverse-N2x1 instances

FVP Base Neoverse N2x1 Neoverse N2x1

Base Platform Compute Subsystem for ARMNeoverseN2x1CT and ARMNeoverseN2x1CT.

Type: FVP_Base_Neoverse_N2x1_Neoverse_N2x1.

FVP Base Neoverse N2x1 Neoverse N2x1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

${\tt FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.audioout}$

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.flash1}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.flashloader0

A device that can preload a gripped image into flash at startup.

Type: FlashLoader.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly

or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.hdlcd0_labeller

Type: Labeller.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.mmc

Generic Multimedia Card.

Type: MMC.

${\tt FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.nontrustedrom}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.p1011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PLO31).

Type: PL031 RTC.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

${\tt FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.pl111_clcd.pl11x_clcd.timer.timer}$

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.reset_or

Or Gate.
Type: orgate.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.secureflashloader

A device that can preload a gripped image into flash at startup.

Type: FlashLoader.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.sp810_sysctrl.clkdiv_clk2}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.sp810_sysctrl.clkdiv_clk3}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

${\tt FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.trusted_rng}$

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.ve sysregs

Type: ve sysRegs.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.virtio_net_labeller

Type: Labeller.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.virtiop9device_labeller

Type: Labeller.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2x1 Neoverse N2x1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Neoverse_N2x1_Neoverse_N2x1.bp.vram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Neoverse N2x1 Neoverse N2x1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2x1 Neoverse N2x1.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse N2x1 Neoverse N2x1.cluster0

ARM Neoverse-N2 Cluster CT model.

Type: Cluster_ARM_Neoverse-N2.

FVP Base Neoverse N2x1 Neoverse N2x1.cluster0.cpu0

ARM Neoverse-N2 CT model.

Type: ARM Neoverse-N2.

FVP Base Neoverse N2x1 Neoverse N2x1.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Neoverse N2x1 Neoverse N2x1.cluster0.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP Base Neoverse N2x1 Neoverse N2x1.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

${\tt FVP_Base_Neoverse_N2x1_Neoverse_N2x1.cluster0.cpu0.12cache}$

PV Cache.

Type: PVCache.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.cluster0_labeller

Type: Labeller.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.cluster1

ARM Neoverse-N2 Cluster CT model.

Type: Cluster ARM Neoverse-N2.

FVP Base Neoverse N2x1 Neoverse N2x1.cluster1.cpu0

ARM Neoverse-N2 CT model.

Type: ARM Neoverse-N2.

${\tt FVP_Base_Neoverse_N2x1_Neoverse_N2x1.cluster1.cpu0.dtlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Neoverse_N2x1_Neoverse_N2x1.cluster1.cpu0.l1dcache}$

PV Cache.

Type: PVCache.

FVP Base Neoverse N2x1 Neoverse N2x1.cluster1.cpu0.llicache

PV Cache. Type: PVCache.

FVP Base Neoverse N2x1 Neoverse N2x1.cluster1.cpu0.12cache

PV Cache.
Type: Pycache.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.cluster1_labeller

Type: Labeller.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Neoverse_N2x1_Neoverse_N2x1.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Neoverse N2x1 Neoverse N2x1.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP Base Neoverse N2x1 Neoverse N2x1.pctl

Base Platforms Power Controller.

Type: Base PowerController.

13.64 FVP_Base_Neoverse-V1

FVP Base Neoverse-V1 contains the following instances:

FVP Base Neoverse-V1 instances

FVP Base Neoverse V1

Base Platform Compute Subsystem for ARMNeoverseV1CT.

Type: FVP_Base_Neoverse_V1.

FVP Base Neoverse V1.bp

Peripherals and address map for the Base Platform.

 $\label{type:basePlatformPeripherals.} Type: {\tt BasePlatformPeripherals}.$

FVP_Base_Neoverse_V1.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_Base_Neoverse_V1.bp.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse V1.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Neoverse V1.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Neoverse V1.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Neoverse V1.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_Base_Neoverse_V1.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_V1.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse V1.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP Base Neoverse V1.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_Base_Neoverse_V1.bp.ap_refclk}$

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_Base_Neoverse_V1.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut_SDL.

FVP_Base_Neoverse_V1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse V1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_V1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse V1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse V1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_V1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_V1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_V1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse V1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse V1.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse V1.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_V1.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_V1.bp.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse V1.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP Base Neoverse V1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Neoverse_V1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Neoverse_V1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_Base_Neoverse_V1.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Neoverse V1.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP Base Neoverse V1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370_HDLCD.

FVP_Base_Neoverse_V1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly

or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP Base Neoverse V1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Neoverse V1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Neoverse V1.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_Base_Neoverse_V1.bp.hdlcd0_labeller

Type: Labeller.

FVP Base Neoverse V1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_Base_Neoverse_V1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_Base_Neoverse_V1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_Base_Neoverse_V1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Neoverse V1.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_V1.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP Base Neoverse V1.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Neoverse V1.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Neoverse V1.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_V1.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Neoverse V1.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_V1.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP Base Neoverse V1.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse V1.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PLO31).

Type: PL031 RTC.

FVP Base Neoverse V1.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP Base Neoverse V1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP Base Neoverse V1.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP Base Neoverse V1.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP Base Neoverse V1.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_Base_Neoverse_V1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_Base_Neoverse_V1.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_Base_Neoverse_V1.bp.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_Base_Neoverse_V1.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP Base Neoverse V1.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP Base Neoverse V1.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP Base Neoverse V1.bp.pl111 clcd labeller

Type: Labeller.

FVP Base Neoverse V1.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP Base Neoverse V1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP Base Neoverse V1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP_Base_Neoverse_V1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse V1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_Base_Neoverse_V1.bp.reset_or

Or Gate.

Type: orGate.

FVP_Base_Neoverse_V1.bp.rl_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse V1.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_Base_Neoverse_V1.bp.s_dram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse V1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse V1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse V1.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP Base Neoverse V1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP Base Neoverse V1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

FVP_Base_Neoverse_V1.bp.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Neoverse V1.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_Base_Neoverse_V1.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse V1.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Neoverse_V1.bp.sp810_sysctrl.clkdiv_clk2}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse V1.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse V1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP Base Neoverse V1.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Neoverse_V1.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Neoverse V1.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_Base_Neoverse_V1.bp.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP Base Neoverse V1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP Base Neoverse V1.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_Base_Neoverse_V1.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP Base Neoverse V1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP Base Neoverse V1.bp.tzc 400

TrustZone Address Space Controller.

Type: Tzc 400.

FVP_Base_Neoverse_V1.bp.ve_sysregs

Type: ve sysRegs.

FVP Base Neoverse V1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_Base_Neoverse_V1.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_Base_Neoverse_V1.bp.virtio_net_labeller

Type: Labeller.

FVP Base Neoverse V1.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP Base Neoverse V1.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP Base Neoverse V1.bp.virtioblockdevice labeller

Type: Labeller.

FVP_Base_Neoverse_V1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP Base Neoverse V1.bp.virtiop9device labeller

Type: Labeller.

FVP Base Neoverse V1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_Base_Neoverse_V1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP Base Neoverse V1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse V1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_Base_Neoverse_V1.bp.vram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_Base_Neoverse_V1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP Base Neoverse V1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP Base Neoverse V1.cluster0

ARM Neoverse-V1 Cluster CT model.

Type: Cluster_ARM_Neoverse-V1.

FVP Base Neoverse V1.cluster0.cpu0

ARM Neoverse-V1 CT model.

Type: ARM Neoverse-V1.

FVP_Base_Neoverse_V1.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_Base_Neoverse_V1.cluster0.cpu0.l1dcache}$

PV Cache.

Type: PVCache.

FVP Base Neoverse V1.cluster0.cpu0.llicache

PV Cache.

Type: PvCache.

FVP Base Neoverse V1.cluster0.cpu0.12cache

PV Cache.

Type: PvCache.

FVP Base Neoverse V1.cluster0.cpu1

ARM Neoverse-V1 CT model.

Type: ARM Neoverse-V1.

FVP Base Neoverse V1.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Neoverse V1.cluster0.cpu1.lldcache

PV Cache.

Type: PvCache.

FVP_Base_Neoverse_V1.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_Base_Neoverse_V1.cluster0.cpu1.12cache

PV Cache.

Type: PVCache.

FVP Base Neoverse V1.cluster0.cpu2

ARM Neoverse-V1 CT model.

Type: ARM Neoverse-V1.

FVP Base Neoverse V1.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP Base Neoverse V1.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP_Base_Neoverse_V1.cluster0.cpu2.llicache

PV Cache.

Type: PvCache.

FVP Base Neoverse V1.cluster0.cpu2.12cache

PV Cache.

Type: PvCache.

FVP_Base_Neoverse_V1.cluster0.cpu3

ARM Neoverse-V1 CT model.

Type: ARM Neoverse-V1.

FVP_Base_Neoverse_V1.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_Base_Neoverse_V1.cluster0.cpu3.l1dcache

PV Cache.

Type: PvCache.

FVP Base Neoverse V1.cluster0.cpu3.llicache

PV Cache.

Type: PvCache.

FVP_Base_Neoverse_V1.cluster0.cpu3.12cache

PV Cache.

Type: PVCache.

FVP_Base_Neoverse_V1.cluster0_labeller

Type: Labeller.

FVP_Base_Neoverse_V1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_Base_Neoverse_V1.elfloader

ELF loader component.

Type: ElfLoader.

FVP Base Neoverse V1.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic_iri.

FVP_Base_Neoverse_V1.pctl

Base Platforms Power Controller.

Type: Base PowerController.

14. BaseR Platform FVPs

This chapter lists the BaseR Platform FVPs and the instances in them.

For the BaseR Platform memory map, see BaseR Platform memory map in the Fast Models Reference Guide.

14.1 FVP_BaseR_Cortex-R52Plus

FVP BaseR Cortex-R52Plus contains the following instances:

FVP BaseR Cortex-R52Plus instances

FVP BaseR Cortex R52Plus

Base Platform Compute Subsystem for ARMCortexR52PlusCT.

Type: FVP_BaseR_Cortex_R52Plus.

FVP_BaseR_Cortex_R52Plus.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP BaseR Cortex R52Plus.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP BaseR Cortex R52Plus.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52Plus.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52Plus.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R52Plus.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R52Plus.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP BaseR Cortex R52Plus.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52Plus.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52Plus.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R52Plus.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_BaseR_Cortex_R52Plus.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_BaseR_Cortex_R52Plus.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP BaseR Cortex R52Plus.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R52Plus.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52Plus.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52Plus.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R52Plus.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_BaseR_Cortex_R52Plus.bp.clock50Hz}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52Plus.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52Plus.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52Plus.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52Plus.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52Plus.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52Plus.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52Plus.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52Plus.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP BaseR Cortex R52Plus.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R52Plus.bp.flash1

Intel Strata Flash J3 LISA+ model. Type: IntelStrataFlashJ3.

FVP BaseR Cortex R52Plus.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_BaseR_Cortex_R52Plus.bp.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R52Plus.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

${\tt FVP_BaseR_Cortex_R52Plus.bp.hdlcd0}$

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP BaseR Cortex R52Plus.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_BaseR_Cortex_R52Plus.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP BaseR Cortex R52Plus.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_BaseR_Cortex_R52Plus.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP BaseR Cortex R52Plus.bp.hdlcd0 labeller

Type: Labeller.

FVP BaseR Cortex R52Plus.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP BaseR Cortex R52Plus.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP BaseR Cortex R52Plus.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R52Plus.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_BaseR_Cortex_R52Plus.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52Plus.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP BaseR Cortex R52Plus.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52Plus.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R52Plus.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52Plus.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP BaseR Cortex R52Plus.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52Plus.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R52Plus.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52Plus.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PLO31).

Type: PL031 RTC.

FVP_BaseR_Cortex_R52Plus.bp.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP BaseR Cortex R52Plus.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP BaseR Cortex R52Plus.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52Plus.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

${\tt FVP_BaseR_Cortex_R52Plus.bp.p1050_kmi1.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52Plus.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP BaseR Cortex R52Plus.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP_BaseR_Cortex_R52Plus.bp.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_BaseR_Cortex_R52Plus.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP BaseR Cortex R52Plus.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP BaseR Cortex R52Plus.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_BaseR_Cortex_R52Plus.bp.pl111_clcd_labeller

Type: Labeller.

FVP_BaseR_Cortex_R52Plus.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP_BaseR_Cortex_R52Plus.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP BaseR Cortex R52Plus.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP_BaseR_Cortex_R52Plus.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52Plus.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_BaseR_Cortex_R52Plus.bp.reset_or

Or Gate.
Type: orGate.

FVP BaseR Cortex R52Plus.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52Plus.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52Plus.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52Plus.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52Plus.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52Plus.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_BaseR_Cortex_R52Plus.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R52Plus.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP BaseR Cortex R52Plus.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP BaseR Cortex R52Plus.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP BaseR Cortex R52Plus.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52Plus.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52Plus.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52Plus.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_BaseR_Cortex_R52Plus.bp.sram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52Plus.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R52Plus.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R52Plus.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_BaseR_Cortex_R52Plus.bp.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R52Plus.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP BaseR Cortex R52Plus.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP BaseR Cortex R52Plus.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP_BaseR_Cortex_R52Plus.bp.trusted_watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP BaseR Cortex R52Plus.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP BaseR Cortex R52Plus.bp.ve sysregs

Type: ve sysRegs.

FVP BaseR Cortex R52Plus.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP BaseR Cortex R52Plus.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_BaseR_Cortex_R52Plus.bp.virtio_net_labeller

Type: Labeller.

FVP_BaseR_Cortex_R52Plus.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP_BaseR_Cortex_R52Plus.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP BaseR Cortex R52Plus.bp.virtioblockdevice labeller

Type: Labeller.

FVP BaseR Cortex R52Plus.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP BaseR Cortex R52Plus.bp.virtiop9device labeller

Type: Labeller.

FVP BaseR Cortex R52Plus.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP BaseR Cortex R52Plus.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP BaseR Cortex R52Plus.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52Plus.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52Plus.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52Plus.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP BaseR Cortex R52Plus.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52Plus.cluster0

ARM Cortex-R52Plus CT model.

Type: ARM Cortex-R52Plus.

FVP BaseR Cortex R52Plus.cluster0.cpu0

ARM Cortex-R52Plus CT model.

Type: ARM Cortex-R52Plus.

${\tt FVP_BaseR_Cortex_R52Plus.cluster0.cpu0.dtlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_BaseR_Cortex_R52Plus.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R52Plus.cluster0.cpu0.llicache

PV Cache.
Type: PVCache.

FVP BaseR Cortex R52Plus.cluster0.cpu1

ARM Cortex-R52Plus CT model.

Type: ARM Cortex-R52Plus.

FVP BaseR Cortex R52Plus.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_BaseR_Cortex_R52Plus.cluster0.cpu1.l1dcache

PV Cache.

Type: PvCache.

FVP BaseR Cortex R52Plus.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_BaseR_Cortex_R52Plus.cluster0.cpu2

ARM Cortex-R52Plus CT model.

Type: ARM Cortex-R52Plus.

FVP BaseR Cortex R52Plus.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_BaseR_Cortex_R52Plus.cluster0.cpu2.l1dcache}$

PV Cache.

Type: PVCache.

FVP BaseR Cortex R52Plus.cluster0.cpu2.llicache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R52Plus.cluster0.cpu3

ARM Cortex-R52Plus CT model.

Type: ARM Cortex-R52Plus.

FVP BaseR Cortex R52Plus.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP BaseR Cortex R52Plus.cluster0.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP_BaseR_Cortex_R52Plus.cluster0.cpu3.llicache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R52Plus.cluster0.gic iri

GIC IRI internal to cluster.

Type: gic iri.

FVP BaseR Cortex R52Plus.cluster0 labeller

Type: Labeller.

FVP BaseR Cortex R52Plus.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_BaseR_Cortex_R52Plus.elfloader

ELF loader component.

Type: ElfLoader.

FVP BaseR Cortex R52Plus.flash ram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52Plus.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

14.2 FVP_BaseR_Cortex-R52x1

FVP BaseR Cortex-R52x1 contains the following instances:

FVP BaseR Cortex-R52x1 instances

FVP_BaseR_Cortex_R52x1

Base Platform Compute Subsystem for ARMCortexR52x1CT.

Type: FVP BaseR Cortex R52x1.

FVP BaseR Cortex R52x1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP BaseR Cortex R52x1.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP BaseR Cortex R52x1.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x1.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x1.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_BaseR_Cortex_R52x1.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_BaseR_Cortex_R52x1.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP BaseR Cortex R52x1.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x1.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x1.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R52x1.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_BaseR_Cortex_R52x1.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP BaseR Cortex R52x1.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP BaseR Cortex R52x1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R52x1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R52x1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x1.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x1.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x1.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x1.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52x1.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP BaseR Cortex R52x1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_BaseR_Cortex_R52x1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R52x1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_BaseR_Cortex_R52x1.bp.flashloader1

A device that can preload a gripped image into flash at startup.

Type: FlashLoader.

FVP_BaseR_Cortex_R52x1.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP BaseR Cortex R52x1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP BaseR Cortex R52x1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP BaseR Cortex R52x1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP BaseR Cortex R52x1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP BaseR Cortex R52x1.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP BaseR Cortex R52x1.bp.hdlcd0 labeller

Type: Labeller.

FVP BaseR Cortex R52x1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP BaseR Cortex R52x1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP BaseR Cortex R52x1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R52x1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_BaseR_Cortex_R52x1.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52x1.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R52x1.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x1.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R52x1.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x1.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_BaseR_Cortex_R52x1.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x1.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_BaseR_Cortex_R52x1.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x1.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP BaseR Cortex R52x1.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041_AACI.

FVP_BaseR_Cortex_R52x1.bp.pl050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP BaseR Cortex R52x1.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x1.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP BaseR Cortex R52x1.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x1.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_BaseR_Cortex_R52x1.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP BaseR Cortex R52x1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP BaseR Cortex R52x1.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

${\tt FVP_BaseR_Cortex_R52x1.bp.pl111_clcd.pl11x_clcd.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP BaseR Cortex R52x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP BaseR Cortex R52x1.bp.pl111 clcd labeller

Type: Labeller.

FVP_BaseR_Cortex_R52x1.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP BaseR Cortex R52x1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_BaseR_Cortex_R52x1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP_BaseR_Cortex_R52x1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP BaseR Cortex R52x1.bp.reset or

Or Gate.
Type: orgate.

FVP BaseR Cortex R52x1.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52x1.bp.rt_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52x1.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_BaseR_Cortex_R52x1.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R52x1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R52x1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP BaseR Cortex R52x1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_BaseR_Cortex_R52x1.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP BaseR Cortex R52x1.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x1.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x1.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R52x1.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52x1.bp.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R52x1.bp.terminal 1

Telnet terminal interface.
Type: TelnetTerminal.

FVP BaseR Cortex R52x1.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R52x1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP_BaseR_Cortex_R52x1.bp.trusted_key_storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_BaseR_Cortex_R52x1.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP BaseR Cortex R52x1.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP BaseR Cortex R52x1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_BaseR_Cortex_R52x1.bp.tzc_400

TrustZone Address Space Controller.

Type: TZC 400.

FVP_BaseR_Cortex_R52x1.bp.ve_sysregs

Type: ve_sysRegs.

FVP_BaseR_Cortex_R52x1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP BaseR Cortex R52x1.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP BaseR Cortex R52x1.bp.virtio net labeller

Type: Labeller.

FVP_BaseR_Cortex_R52x1.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP BaseR Cortex R52x1.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP BaseR Cortex R52x1.bp.virtioblockdevice labeller

Type: Labeller.

FVP BaseR Cortex R52x1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP BaseR Cortex R52x1.bp.virtiop9device labeller

Type: Labeller.

FVP BaseR Cortex R52x1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP BaseR Cortex R52x1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP BaseR Cortex R52x1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_BaseR_Cortex_R52x1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x1.cluster0

ARM CortexR52 MP CT model.

Type: ARM CortexR52.

FVP BaseR Cortex R52x1.cluster0.cpu0

ARM CortexR52 MP CT model.

Type: ARM_CortexR52.

FVP BaseR Cortex R52x1.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP BaseR Cortex R52x1.cluster0.cpu0.l1dcache

PV Cache. Type: pvcache.

FVP BaseR Cortex R52x1.cluster0.cpu0.llicache

PV Cache.
Type: PVCache.

FVP BaseR Cortex R52x1.cluster0.gic iri

GIC IRI internal to cluster.

Type: gic_iri.

FVP_BaseR_Cortex_R52x1.cluster0_labeller

Type: Labeller.

FVP BaseR Cortex R52x1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

${\tt FVP_BaseR_Cortex_R52x1.elfloader}$

ELF loader component.

Type: ElfLoader.

FVP_BaseR_Cortex_R52x1.flash_ram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52x1.pctl

Base Platforms Power Controller.

Type: Base PowerController.

14.3 FVP_BaseR_Cortex-R52x2

FVP BaseR Cortex-R52x2 contains the following instances:

FVP_BaseR_Cortex-R52x2 instances

FVP_BaseR_Cortex_R52x2

Base Platform Compute Subsystem for ARMCortexR52x2CT.

Type: FVP BaseR Cortex R52x2.

FVP_BaseR_Cortex_R52x2.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP BaseR Cortex R52x2.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804_Timer.

FVP BaseR Cortex R52x2.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R52x2.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x2.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_BaseR_Cortex_R52x2.bp.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_BaseR_Cortex_R52x2.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP BaseR Cortex R52x2.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R52x2.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x2.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_BaseR_Cortex_R52x2.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R52x2.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP BaseR Cortex R52x2.bp.audioout

SDL based Audio Output for PLO41 AACI.

Type: AudioOut SDL.

FVP BaseR Cortex R52x2.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x2.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x2.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x2.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x2.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x2.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x2.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R52x2.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x2.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x2.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x2.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52x2.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x2.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x2.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP BaseR Cortex R52x2.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_BaseR_Cortex_R52x2.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R52x2.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R52x2.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R52x2.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP BaseR Cortex R52x2.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP BaseR Cortex R52x2.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_BaseR_Cortex_R52x2.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP BaseR Cortex R52x2.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP BaseR Cortex R52x2.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_BaseR_Cortex_R52x2.bp.hdlcd0_labeller

Type: Labeller.

FVP_BaseR_Cortex_R52x2.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_BaseR_Cortex_R52x2.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP BaseR Cortex R52x2.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R52x2.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R52x2.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x2.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R52x2.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x2.bp.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R52x2.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x2.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R52x2.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x2.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP BaseR Cortex R52x2.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x2.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP BaseR Cortex R52x2.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP BaseR Cortex R52x2.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP BaseR Cortex R52x2.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x2.bp.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP BaseR Cortex R52x2.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x2.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP BaseR Cortex R52x2.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

${\tt FVP_BaseR_Cortex_R52x2.bp.pl111_clcd.pl11x_clcd.timer}$

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP BaseR Cortex R52x2.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke

wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP BaseR Cortex R52x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP BaseR Cortex R52x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP BaseR Cortex R52x2.bp.pl111 clcd labeller

Type: Labeller.

FVP BaseR Cortex R52x2.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP BaseR Cortex R52x2.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_BaseR_Cortex_R52x2.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP BaseR Cortex R52x2.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x2.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_BaseR_Cortex_R52x2.bp.reset_or

Or Gate.

Type: orGate.

FVP_BaseR_Cortex_R52x2.bp.rl_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x2.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x2.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52x2.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x2.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x2.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R52x2.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_BaseR_Cortex_R52x2.bp.smsc_91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP BaseR Cortex R52x2.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP BaseR Cortex R52x2.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP BaseR Cortex R52x2.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x2.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x2.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x2.bp.sp810 sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_BaseR_Cortex_R52x2.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x2.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R52x2.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_BaseR_Cortex_R52x2.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R52x2.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R52x2.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

${\tt FVP_BaseR_Cortex_R52x2.bp.trusted_nv_counter}$

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_BaseR_Cortex_R52x2.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP BaseR Cortex R52x2.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP BaseR Cortex R52x2.bp.tzc 400

TrustZone Address Space Controller.

Type: <u>Tzc_400</u>.

${\tt FVP_BaseR_Cortex_R52x2.bp.ve_sysregs}$

Type: ve sysRegs.

FVP BaseR Cortex R52x2.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP BaseR Cortex R52x2.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_BaseR_Cortex_R52x2.bp.virtio_net_labeller

Type: Labeller.

FVP BaseR Cortex R52x2.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP_BaseR_Cortex_R52x2.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP BaseR Cortex R52x2.bp.virtioblockdevice labeller

Type: Labeller.

FVP BaseR Cortex R52x2.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP_BaseR_Cortex_R52x2.bp.virtiop9device_labeller

Type: Labeller.

FVP BaseR Cortex R52x2.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP BaseR Cortex R52x2.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_BaseR_Cortex_R52x2.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_BaseR_Cortex_R52x2.bp.vis.recorder.recordingDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x2.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x2.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP BaseR Cortex R52x2.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x2.cluster0

ARM CortexR52 MP CT model.

Type: ARM CortexR52.

FVP BaseR Cortex R52x2.cluster0.cpu0

ARM CortexR52 MP CT model.

Type: ARM CortexR52.

FVP_BaseR_Cortex_R52x2.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP BaseR Cortex R52x2.cluster0.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP BaseR Cortex R52x2.cluster0.cpu0.llicache

PV Cache.

Type: PvCache.

FVP BaseR Cortex R52x2.cluster0.cpu1

ARM CortexR52 MP CT model.

Type: ARM_CortexR52.

FVP_BaseR_Cortex_R52x2.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_BaseR_Cortex_R52x2.cluster0.cpu1.11dcache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R52x2.cluster0.cpu1.llicache

PV Cache.

Type: Pycache.

FVP BaseR Cortex R52x2.cluster0.gic iri

GIC IRI internal to cluster.

Type: gic iri.

FVP_BaseR_Cortex_R52x2.cluster0_labeller

Type: Labeller.

FVP BaseR Cortex R52x2.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP BaseR Cortex R52x2.elfloader

ELF loader component.

Type: ElfLoader.

FVP BaseR Cortex R52x2.flash ram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x2.pctl

Base Platforms Power Controller.
Type: Base PowerController.

14.4 FVP BaseR Cortex-R52x4

FVP_BaseR_Cortex-R52x4 contains the following instances:

FVP_BaseR_Cortex-R52x4 instances

FVP BaseR Cortex R52x4

Base Platform Compute Subsystem for ARMCortexR52x4CT.

Type: FVP BaseR Cortex R52x4.

FVP_BaseR_Cortex_R52x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP BaseR Cortex R52x4.bp.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP BaseR Cortex R52x4.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R52x4.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R52x4.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP BaseR Cortex R52x4.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x4.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x4.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_BaseR_Cortex_R52x4.bp.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R52x4.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP BaseR Cortex R52x4.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

${\tt FVP_BaseR_Cortex_R52x4.bp.clock100Hz}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x4.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x4.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x4.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52x4.bp.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP BaseR Cortex R52x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_BaseR_Cortex_R52x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_BaseR_Cortex_R52x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_BaseR_Cortex_R52x4.bp.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R52x4.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP BaseR Cortex R52x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP BaseR Cortex R52x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP BaseR Cortex R52x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a

proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP BaseR Cortex R52x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP BaseR Cortex R52x4.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP BaseR Cortex R52x4.bp.hdlcd0 labeller

Type: Labeller.

FVP_BaseR_Cortex_R52x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP BaseR Cortex R52x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP BaseR Cortex R52x4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R52x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_BaseR_Cortex_R52x4.bp.ns_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52x4.bp.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_BaseR_Cortex_R52x4.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R52x4.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R52x4.bp.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R52x4.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x4.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R52x4.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R52x4.bp.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP BaseR Cortex R52x4.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP BaseR Cortex R52x4.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_BaseR_Cortex_R52x4.bp.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP BaseR Cortex R52x4.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R52x4.bp.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP BaseR Cortex R52x4.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP BaseR Cortex R52x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_BaseR_Cortex_R52x4.bp.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP BaseR Cortex R52x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP BaseR Cortex R52x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_BaseR_Cortex_R52x4.bp.pl111_clcd_labeller

Type: Labeller.

FVP_BaseR_Cortex_R52x4.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP BaseR Cortex R52x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_BaseR_Cortex_R52x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP BaseR Cortex R52x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP BaseR Cortex R52x4.bp.reset or

Or Gate.
Type: orgate.

FVP BaseR Cortex R52x4.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_BaseR_Cortex_R52x4.bp.rt_dram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52x4.bp.s_dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R52x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_BaseR_Cortex_R52x4.bp.secureflash}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_BaseR_Cortex_R52x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R52x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_BaseR_Cortex_R52x4.bp.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP BaseR Cortex R52x4.bp.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP BaseR Cortex R52x4.bp.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x4.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R52x4.bp.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R52x4.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R52x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R52x4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_BaseR_Cortex_R52x4.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP BaseR Cortex R52x4.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP BaseR Cortex R52x4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP BaseR Cortex R52x4.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC_400.

FVP_BaseR_Cortex_R52x4.bp.ve_sysregs

Type: ve_sysRegs.

FVP_BaseR_Cortex_R52x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_BaseR_Cortex_R52x4.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP_BaseR_Cortex_R52x4.bp.virtio_net_labeller

Type: Labeller.

FVP BaseR Cortex R52x4.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

${\tt FVP_BaseR_Cortex_R52x4.bp.virtioblockdevice}$

virtio block device.

Type: VirtioBlockDevice.

${\tt FVP_BaseR_Cortex_R52x4.bp.virtioblockdevice_labeller}$

Type: Labeller.

FVP BaseR Cortex R52x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP BaseR Cortex R52x4.bp.virtiop9device labeller

Type: Labeller.

FVP BaseR Cortex R52x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_BaseR_Cortex_R52x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP BaseR Cortex R52x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_BaseR_Cortex_R52x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R52x4.cluster0

ARM CortexR52 MP CT model.

Type: ARM CortexR52.

FVP_BaseR_Cortex_R52x4.cluster0.cpu0

ARM CortexR52 MP CT model.

Type: ARM CortexR52.

FVP BaseR Cortex R52x4.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP BaseR Cortex R52x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R52x4.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R52x4.cluster0.cpu1

ARM CortexR52 MP CT model.

Type: ARM_CortexR52.

FVP BaseR Cortex R52x4.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_BaseR_Cortex_R52x4.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP_BaseR_Cortex_R52x4.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_BaseR_Cortex_R52x4.cluster0.cpu2

ARM CortexR52 MP CT model.

Type: ARM_CortexR52.

FVP BaseR Cortex R52x4.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP BaseR Cortex R52x4.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R52x4.cluster0.cpu2.llicache

PV Cache.

Type: Pycache.

FVP_BaseR_Cortex_R52x4.cluster0.cpu3

ARM CortexR52 MP CT model.

Type: ARM_CortexR52.

FVP_BaseR_Cortex_R52x4.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP BaseR Cortex R52x4.cluster0.cpu3.l1dcache

PV Cache. Type: pvcache.

FVP_BaseR_Cortex_R52x4.cluster0.cpu3.l1icache

PV Cache.
Type: Pycache.

FVP_BaseR_Cortex_R52x4.cluster0.gic_iri

GIC IRI internal to cluster.

Type: gic_iri.

FVP_BaseR_Cortex_R52x4.cluster0_labeller

Type: Labeller.

FVP BaseR Cortex R52x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP_BaseR_Cortex_R52x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP BaseR Cortex R52x4.flash ram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R52x4.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

14.5 FVP_BaseR_Cortex-R82x1

FVP_BaseR_Cortex-R82x1 contains the following instances:

FVP BaseR Cortex-R82x1 instances

FVP BaseR Cortex R82x1

Base Platform Compute Subsystem for ARMCortexR82x1CT.

Type: FVP_BaseR_Cortex_R82x1.

FVP BaseR Cortex R82x1.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_BaseR_Cortex_R82x1.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP BaseR Cortex R82x1.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R82x1.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_BaseR_Cortex_R82x1.bp.Timer_0_1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R82x1.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R82x1.bp.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: sp804_Timer.

FVP_BaseR_Cortex_R82x1.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x1.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x1.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R82x1.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R82x1.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP BaseR Cortex R82x1.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut_SDL.

FVP_BaseR_Cortex_R82x1.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x1.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x1.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x1.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x1.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x1.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x1.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x1.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x1.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x1.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x1.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R82x1.bp.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R82x1.bp.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x1.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP BaseR Cortex R82x1.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_BaseR_Cortex_R82x1.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_BaseR_Cortex_R82x1.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R82x1.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R82x1.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP BaseR Cortex R82x1.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP BaseR Cortex R82x1.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP BaseR Cortex R82x1.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP BaseR Cortex R82x1.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP BaseR Cortex R82x1.bp.hdlcd0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP BaseR Cortex R82x1.bp.hdlcd0 labeller

Type: Labeller.

FVP BaseR Cortex R82x1.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP BaseR Cortex R82x1.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_BaseR_Cortex_R82x1.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R82x1.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R82x1.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x1.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_BaseR_Cortex_R82x1.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R82x1.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R82x1.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x1.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R82x1.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x1.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_BaseR_Cortex_R82x1.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x1.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP BaseR Cortex R82x1.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP BaseR Cortex R82x1.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP BaseR Cortex R82x1.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R82x1.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_BaseR_Cortex_R82x1.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x1.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP BaseR Cortex R82x1.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP BaseR Cortex R82x1.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP BaseR Cortex R82x1.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP BaseR Cortex R82x1.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_BaseR_Cortex_R82x1.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP BaseR Cortex R82x1.bp.pl111 clcd labeller

Type: Labeller.

FVP_BaseR_Cortex_R82x1.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP_BaseR_Cortex_R82x1.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP BaseR Cortex R82x1.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP BaseR Cortex R82x1.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R82x1.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_BaseR_Cortex_R82x1.bp.reset_or

Or Gate.
Type: orGate.

FVP BaseR Cortex R82x1.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x1.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x1.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x1.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R82x1.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x1.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R82x1.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R82x1.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP BaseR Cortex R82x1.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_BaseR_Cortex_R82x1.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP_BaseR_Cortex_R82x1.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x1.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x1.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x1.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x1.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x1.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_BaseR_Cortex_R82x1.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_BaseR_Cortex_R82x1.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R82x1.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R82x1.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP BaseR Cortex R82x1.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP BaseR Cortex R82x1.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP BaseR Cortex R82x1.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_BaseR_Cortex_R82x1.bp.tzc_400

TrustZone Address Space Controller.

Туре: тzc 400.

FVP_BaseR_Cortex_R82x1.bp.ve_sysregs

Type: ve_sysRegs.

FVP_BaseR_Cortex_R82x1.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_BaseR_Cortex_R82x1.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP BaseR Cortex R82x1.bp.virtio net labeller

Type: Labeller.

FVP_BaseR_Cortex_R82x1.bp.virtio_rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP BaseR Cortex R82x1.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_BaseR_Cortex_R82x1.bp.virtioblockdevice_labeller

Type: Labeller.

FVP_BaseR_Cortex_R82x1.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP BaseR Cortex R82x1.bp.virtiop9device labeller

Type: Labeller.

FVP BaseR Cortex R82x1.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP BaseR Cortex R82x1.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP BaseR Cortex R82x1.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x1.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x1.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x1.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP BaseR Cortex R82x1.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R82x1.cluster0

ARM Cortex-R82 CT model.

Type: ARM_Cortex-R82.

FVP BaseR Cortex R82x1.cluster0.cpu0

ARM Cortex-R82 CT model.

Type: ARM Cortex-R82.

FVP BaseR Cortex R82x1.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_BaseR_Cortex_R82x1.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R82x1.cluster0.cpu0.llicache

PV Cache.

Type: PvCache.

FVP BaseR Cortex R82x1.cluster0.12 cache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R82x1.cluster0 labeller

Type: Labeller.

FVP BaseR Cortex R82x1.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP BaseR Cortex R82x1.elfloader

ELF loader component.

Type: ElfLoader.

FVP BaseR Cortex R82x1.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP BaseR Cortex R82x1.llram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR_Cortex_R82x1.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

14.6 FVP_BaseR_Cortex-R82x2

FVP BaseR Cortex-R82x2 contains the following instances:

FVP BaseR Cortex-R82x2 instances

FVP BaseR Cortex R82x2

Base Platform Compute Subsystem for ARMCortexR82x2CT.

Type: FVP_BaseR_Cortex_R82x2.

FVP BaseR Cortex R82x2.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_BaseR_Cortex_R82x2.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP BaseR Cortex R82x2.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x2.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x2.bp.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R82x2.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_BaseR_Cortex_R82x2.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP BaseR Cortex R82x2.bp.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x2.bp.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R82x2.bp.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R82x2.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R82x2.bp.ap refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP_BaseR_Cortex_R82x2.bp.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP BaseR Cortex R82x2.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x2.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x2.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x2.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x2.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R82x2.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x2.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x2.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x2.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R82x2.bp.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R82x2.bp.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x2.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x2.bp.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x2.bp.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP BaseR Cortex R82x2.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R82x2.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R82x2.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_BaseR_Cortex_R82x2.bp.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R82x2.bp.generic watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP BaseR Cortex R82x2.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP BaseR Cortex R82x2.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP BaseR Cortex R82x2.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_BaseR_Cortex_R82x2.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_BaseR_Cortex_R82x2.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP BaseR Cortex R82x2.bp.hdlcd0 labeller

Type: Labeller.

FVP_BaseR_Cortex_R82x2.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP BaseR Cortex R82x2.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_BaseR_Cortex_R82x2.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R82x2.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R82x2.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x2.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R82x2.bp.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x2.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_BaseR_Cortex_R82x2.bp.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x2.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_BaseR_Cortex_R82x2.bp.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x2.bp.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R82x2.bp.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x2.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP BaseR Cortex R82x2.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP BaseR Cortex R82x2.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP BaseR Cortex R82x2.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x2.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_BaseR_Cortex_R82x2.bp.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x2.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_BaseR_Cortex_R82x2.bp.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP BaseR Cortex R82x2.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP BaseR Cortex R82x2.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP BaseR Cortex R82x2.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_BaseR_Cortex_R82x2.bp.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP BaseR Cortex R82x2.bp.pl111 clcd labeller

Type: Labeller.

FVP BaseR Cortex R82x2.bp.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP BaseR Cortex R82x2.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP BaseR Cortex R82x2.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP BaseR Cortex R82x2.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x2.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_BaseR_Cortex_R82x2.bp.reset_or

Or Gate.
Type: orgate.

FVP BaseR Cortex R82x2.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x2.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x2.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R82x2.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x2.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R82x2.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R82x2.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R82x2.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP BaseR Cortex R82x2.bp.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_BaseR_Cortex_R82x2.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_BaseR_Cortex_R82x2.bp.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x2.bp.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x2.bp.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R82x2.bp.sp810 sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x2.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x2.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_BaseR_Cortex_R82x2.bp.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP_BaseR_Cortex_R82x2.bp.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R82x2.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R82x2.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP_BaseR_Cortex_R82x2.bp.trusted_nv_counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP_BaseR_Cortex_R82x2.bp.trusted_rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP BaseR Cortex R82x2.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP BaseR Cortex R82x2.bp.tzc 400

TrustZone Address Space Controller.

Type: TZC 400.

FVP BaseR Cortex R82x2.bp.ve sysregs

Type: ve sysRegs.

FVP BaseR Cortex R82x2.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_BaseR_Cortex_R82x2.bp.virtio_net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP BaseR Cortex R82x2.bp.virtio net labeller

Type: Labeller.

FVP BaseR Cortex R82x2.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP BaseR Cortex R82x2.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP BaseR Cortex R82x2.bp.virtioblockdevice labeller

Type: Labeller.

FVP_BaseR_Cortex_R82x2.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP BaseR Cortex R82x2.bp.virtiop9device labeller

Type: Labeller.

${\tt FVP_BaseR_Cortex_R82x2.bp.vis}$

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_BaseR_Cortex_R82x2.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP BaseR Cortex R82x2.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x2.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x2.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x2.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP BaseR Cortex R82x2.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x2.cluster0

ARM Cortex-R82 CT model.

Type: ARM Cortex-R82.

FVP BaseR Cortex R82x2.cluster0.cpu0

ARM Cortex-R82 CT model.

Type: ARM Cortex-R82.

${\tt FVP_BaseR_Cortex_R82x2.cluster0.cpu0.dtlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_BaseR_Cortex_R82x2.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R82x2.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R82x2.cluster0.cpu1

ARM Cortex-R82 CT model.

Type: ARM Cortex-R82.

FVP_BaseR_Cortex_R82x2.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP BaseR Cortex R82x2.cluster0.cpu1.l1dcache

PV Cache. Type: pvcache.

FVP BaseR Cortex R82x2.cluster0.cpu1.llicache

PV Cache.
Type: Pycache.

FVP_BaseR_Cortex_R82x2.cluster0.12_cache

PV Cache.
Type: PVCache.

FVP_BaseR_Cortex_R82x2.cluster0_labeller

Type: Labeller.

FVP BaseR Cortex R82x2.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP BaseR Cortex R82x2.elfloader

ELF loader component.

Type: ElfLoader.

FVP BaseR Cortex R82x2.gic distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP BaseR Cortex R82x2.11ram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x2.pctl

Base Platforms Power Controller.

Type: Base PowerController.

14.7 FVP_BaseR_Cortex-R82x4

FVP_BaseR_Cortex-R82x4 contains the following instances:

FVP_BaseR_Cortex-R82x4 instances

FVP BaseR Cortex R82x4

Base Platform Compute Subsystem for ARMCortexR82x4CT.

Type: FVP_BaseR_Cortex_R82x4.

FVP BaseR Cortex R82x4.bp

Peripherals and address map for the Base Platform.

Type: BasePlatformPeripherals.

FVP_BaseR_Cortex_R82x4.bp.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP BaseR Cortex R82x4.bp.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x4.bp.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R82x4.bp.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R82x4.bp.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_BaseR_Cortex_R82x4.bp.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_BaseR_Cortex_R82x4.bp.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x4.bp.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x4.bp.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP BaseR Cortex R82x4.bp.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_BaseR_Cortex_R82x4.bp.ap_refclk

ARM Generic Timer.

Type: MemoryMappedGenericTimer.

FVP BaseR Cortex R82x4.bp.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut_SDL.

FVP BaseR Cortex R82x4.bp.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x4.bp.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x4.bp.clock300MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x4.bp.clock32KHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x4.bp.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x4.bp.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x4.bp.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x4.bp.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x4.bp.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x4.bp.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x4.bp.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x4.bp.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_BaseR_Cortex_R82x4.bp.dummy_usb}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_BaseR_Cortex_R82x4.bp.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP BaseR Cortex R82x4.bp.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R82x4.bp.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_BaseR_Cortex_R82x4.bp.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_BaseR_Cortex_R82x4.bp.flashloader1}$

A device that can preload a gripped image into flash at startup.

Type: FlashLoader.

FVP_BaseR_Cortex_R82x4.bp.generic_watchdog

ARM Generic Watchdog.

Type: MemoryMappedGenericWatchdog.

FVP BaseR Cortex R82x4.bp.hdlcd0

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP BaseR Cortex R82x4.bp.hdlcd0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP BaseR Cortex R82x4.bp.hdlcd0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP BaseR Cortex R82x4.bp.hdlcd0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_BaseR_Cortex_R82x4.bp.hdlcd0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP BaseR Cortex R82x4.bp.hdlcd0 labeller

Type: Labeller.

FVP BaseR Cortex R82x4.bp.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_BaseR_Cortex_R82x4.bp.mmc

Generic Multimedia Card.

Type: MMC.

FVP_BaseR_Cortex_R82x4.bp.nontrustedrom

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R82x4.bp.nontrustedromloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R82x4.bp.ns dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x4.bp.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_BaseR_Cortex_R82x4.bp.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R82x4.bp.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R82x4.bp.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x4.bp.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP BaseR Cortex R82x4.bp.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x4.bp.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_BaseR_Cortex_R82x4.bp.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x4.bp.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP BaseR Cortex R82x4.bp.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP BaseR Cortex R82x4.bp.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP BaseR Cortex R82x4.bp.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R82x4.bp.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP BaseR Cortex R82x4.bp.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x4.bp.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP BaseR Cortex R82x4.bp.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP BaseR Cortex R82x4.bp.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP BaseR Cortex R82x4.bp.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP BaseR Cortex R82x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP BaseR Cortex R82x4.bp.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP BaseR Cortex R82x4.bp.pl111 clcd labeller

Type: Labeller.

FVP_BaseR_Cortex_R82x4.bp.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP_BaseR_Cortex_R82x4.bp.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP BaseR Cortex R82x4.bp.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP BaseR Cortex R82x4.bp.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R82x4.bp.refcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_BaseR_Cortex_R82x4.bp.reset_or

Or Gate.
Type: orgate.

FVP BaseR Cortex R82x4.bp.rl dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x4.bp.rt dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x4.bp.s dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x4.bp.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_BaseR_Cortex_R82x4.bp.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x4.bp.secureflash

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP BaseR Cortex R82x4.bp.secureflashloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP BaseR Cortex R82x4.bp.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_BaseR_Cortex_R82x4.bp.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_BaseR_Cortex_R82x4.bp.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

${\tt FVP_BaseR_Cortex_R82x4.bp.sp810_sysctrl.clkdiv_clk0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x4.bp.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_BaseR_Cortex_R82x4.bp.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x4.bp.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x4.bp.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x4.bp.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_BaseR_Cortex_R82x4.bp.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R82x4.bp.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R82x4.bp.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP BaseR Cortex R82x4.bp.trusted key storage

Trusted Root-Key Storage unit.

Type: RootKeyStorage.

FVP BaseR Cortex R82x4.bp.trusted nv counter

Trusted Non-Volatile Counter unit.

Type: NonVolatileCounter.

FVP BaseR Cortex R82x4.bp.trusted rng

Random Number Generator unit.

Type: RandomNumberGenerator.

FVP BaseR Cortex R82x4.bp.trusted watchdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_BaseR_Cortex_R82x4.bp.tzc_400

TrustZone Address Space Controller.

Туре: тzc 400.

FVP_BaseR_Cortex_R82x4.bp.ve_sysregs

Type: ve_sysRegs.

FVP_BaseR_Cortex_R82x4.bp.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP BaseR Cortex R82x4.bp.virtio net

VirtioNet device over MMIO transport.

Type: VirtioNetMMIO.

FVP BaseR Cortex R82x4.bp.virtio net labeller

Type: Labeller.

FVP BaseR Cortex R82x4.bp.virtio rng

VirtioEntropy device over MMIO transport.

Type: VirtioEntropyMMIO.

FVP BaseR Cortex R82x4.bp.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_BaseR_Cortex_R82x4.bp.virtioblockdevice_labeller

Type: Labeller.

FVP_BaseR_Cortex_R82x4.bp.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP BaseR Cortex R82x4.bp.virtiop9device labeller

Type: Labeller.

FVP BaseR Cortex R82x4.bp.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP BaseR Cortex R82x4.bp.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP BaseR Cortex R82x4.bp.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP BaseR Cortex R82x4.bp.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_BaseR_Cortex_R82x4.bp.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x4.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP BaseR Cortex R82x4.clockdivider0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP BaseR Cortex R82x4.cluster0

ARM Cortex-R82 CT model.

Type: ARM_Cortex-R82.

FVP_BaseR_Cortex_R82x4.cluster0.cpu0

ARM Cortex-R82 CT model.

Type: ARM Cortex-R82.

FVP BaseR Cortex R82x4.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_BaseR_Cortex_R82x4.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R82x4.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R82x4.cluster0.cpu1

ARM Cortex-R82 CT model.

Type: ARM Cortex-R82.

FVP BaseR Cortex R82x4.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_BaseR_Cortex_R82x4.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP_BaseR_Cortex_R82x4.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R82x4.cluster0.cpu2

ARM Cortex-R82 CT model.

Type: ARM Cortex-R82.

FVP BaseR Cortex R82x4.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_BaseR_Cortex_R82x4.cluster0.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R82x4.cluster0.cpu2.llicache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R82x4.cluster0.cpu3

ARM Cortex-R82 CT model.

Type: ARM_Cortex-R82.

FVP BaseR Cortex R82x4.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_BaseR_Cortex_R82x4.cluster0.cpu3.11dcache

PV Cache.

Type: PVCache.

FVP_BaseR_Cortex_R82x4.cluster0.cpu3.llicache

PV Cache.

Type: PVCache.

FVP BaseR Cortex R82x4.cluster0.12 cache

PV Cache.

Type: PvCache.

FVP BaseR Cortex R82x4.cluster0 labeller

Type: Labeller.

FVP BaseR Cortex R82x4.dapmemlogger

Bus Logger.

Type: PVBusLogger.

FVP BaseR Cortex R82x4.elfloader

ELF loader component.

Type: ElfLoader.

FVP_BaseR_Cortex_R82x4.gic_distributor

GIC Interrupt Redistribution Infrastucture component.

Type: gic iri.

FVP BaseR Cortex R82x4.11ram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP BaseR Cortex R82x4.pctl

Base Platforms Power Controller.

Type: Base_PowerController.

15. VE Platform FVPs

This chapter lists the VE Platform FVPs and the instances in them.

For the VE memory maps, see VE memory map for Cortex-A series and VE memory map for Cortex-R series in the Fast Models Reference Guide.

15.1 FVP_VE_Cortex-A15x1

FVP VE Cortex-A15x1 contains the following instances:

FVP VE Cortex-A15x1 instances

FVP VE Cortex A15x1

Top level component of the Cortex_A15x1 Versatile Express inspired model. Type: FVP_VE_Cortex_A15x1.

FVP_VE_Cortex_A15x1.cluster

ARM Cortex-A15 Cluster CT model.

Type: Cluster ARM Cortex-A15.

FVP VE Cortex A15x1.cluster.cpu0

ARM Cortex-A15 CT model.

Type: ARM Cortex-A15.

FVP VE Cortex A15x1.cluster.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x1.cluster.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x1.cluster.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A15x1.cluster.cpu0.l1icache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A15x1.cluster.12_cache

PV Cache.

Type: PVCache.

FVP VE Cortex A15x1.daughterboard

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP VE Cortex A15x1.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_VE_Cortex_A15x1.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x1.daughterboard.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x1.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x1.daughterboard.dram_aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A15x1.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A15x1.daughterboard.dram limit 8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

${\tt FVP_VE_Cortex_A15x1.daughterboard.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_VE_Cortex_A15x1.daughterboard.hdlcd}$

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP VE Cortex A15x1.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A15x1.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A15x1.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A15x1.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A15x1.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: vEInterruptMapper.

FVP VE Cortex A15x1.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A15x1.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x1.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex_A15x1.daughterboard.secureR0loader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A15x1.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x1.daughterboard.secure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A15x1.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x1.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP VE Cortex A15x1.globalcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP VE Cortex A15x1.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: vemotherBoard.

FVP VE Cortex A15x1.motherboard.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex A15x1.motherboard.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex A15x1.motherboard.Timer_0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x1.motherboard.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE Cortex A15x1.motherboard.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_A15x1.motherboard.Timer_2_3}$

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_VE_Cortex_A15x1.motherboard.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x1.motherboard.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex A15x1.motherboard.Timer_2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A15x1.motherboard.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A15x1.motherboard.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP VE Cortex A15x1.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x1.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP VE Cortex A15x1.motherboard.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x1.motherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x1.motherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x1.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A15x1.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A15x1.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A15x1.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_VE_Cortex_A15x1.motherboard.hostbridge}$

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A15x1.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A15x1.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A15x1.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1.motherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A15x1.motherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A15x1.motherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A15x1.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x1.motherboard.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A15x1.motherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A15x1.motherboard.pl031_rtc}$

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP VE Cortex A15x1.motherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP VE Cortex A15x1.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A15x1.motherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A15x1.motherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A15x1.motherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP_VE_Cortex_A15x1.motherboard.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP VE Cortex A15x1.motherboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A15x1.motherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A15x1.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A15x1.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_VE_Cortex_A15x1.motherboard.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex A15x1.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP VE Cortex A15x1.motherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP_VE_Cortex_A15x1.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x1.motherboard.smsc_91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP VE Cortex A15x1.motherboard.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_VE_Cortex_A15x1.motherboard.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP VE Cortex A15x1.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1.motherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x1.motherboard.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x1.motherboard.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP VE Cortex A15x1.motherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_A15x1.motherboard.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A15x1.motherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A15x1.motherboard.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A15x1.motherboard.ve sysregs

Type: ve sysRegs.

FVP_VE_Cortex_A15x1.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP VE Cortex A15x1.motherboard.virtiop9device

virtio P9 server.
Type: VirtioP9Device.

FVP VE Cortex A15x1.motherboard.vis

Display window for VE using Visualisation library.

Type: VEVisualisation.

FVP VE Cortex A15x1.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex A15x1.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1.motherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

15.2 FVP_VE_Cortex-A15x1-A7x1

FVP VE Cortex-A15x1-A7x1 contains the following instances:

FVP VE Cortex-A15x1-A7x1 instances

FVP_VE_Cortex_A15x1_A7x1

Top level component of the Cortex A15x1 A7x1 Versatile Express inspired model.

Type: FVP_VE_Cortex_A15x1_A7x1.

FVP VE Cortex A15x1 A7x1.coretile

Dual cluster ARM Cortex-A15x1 and ARM Cortex-A7x1 Core Tile.

Type: ARM_Cortex_A15x1_A7x1_CT.

FVP_VE_Cortex_A15x1_A7x1.coretile.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_VE_Cortex A15x1 A7x1.coretile.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1 A7x1.coretile.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x1_A7x1.coretile.cluster0

ARM Cortex-A15 Cluster CT model.

Type: Cluster ARM Cortex-A15.

FVP_VE_Cortex_A15x1_A7x1.coretile.cluster0.cpu0

ARM Cortex-A15 CT model.

Type: ARM_Cortex-A15.

${\tt FVP_VE_Cortex_A15x1_A7x1.coretile.cluster0.cpu0.dtlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE Cortex A15x1_A7x1.coretile.cluster0.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x1 A7x1.coretile.cluster0.cpu0.l1dcache

PV Cache.

Type: Pycache.

FVP VE Cortex A15x1 A7x1.coretile.cluster0.cpu0.l1icache

PV Cache.

Type: PVCache.

FVP VE Cortex A15x1 A7x1.coretile.cluster0.12 cache

PV Cache.

Type: PvCache.

FVP VE Cortex A15x1 A7x1.coretile.cluster1

ARM Cortex-A7 Cluster CT model.

Type: Cluster_ARM_Cortex-A7.

FVP_VE Cortex A15x1 A7x1.coretile.cluster1.cpu0

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

FVP VE Cortex A15x1 A7x1.coretile.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x1 A7x1.coretile.cluster1.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A15x1_A7x1.coretile.cluster1.cpu0.l1dcache

PV Cache.

Type: PVCache.

${\tt FVP_VE_Cortex_A15x1_A7x1.coretile.cluster1.cpu0.llicache}$

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A15x1_A7x1.coretile.cluster1.12_cache

PV Cache.

Type: PVCache.

FVP VE Cortex A15x1 A7x1.coretile.dualclustersystemconfigurationblock

Dual Cluster System Configuration Block.

Type: DualClusterSystemConfigurationBlock.

FVP VE Cortex A15x1 A7x1.coretile.globalcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_VE_Cortex_A15x1_A7x1.coretile.v7_vgic

System VGIC architecture version v7.

Type: v7_vgic.

FVP_VE_Cortex_A15x1_A7x1.daughterboard

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP VE Cortex A15x1 A7x1.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_VE Cortex A15x1 A7x1.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A15x1_A7x1.daughterboard.dmc}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x1_A7x1.daughterboard.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x1 A7x1.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x1_A7x1.daughterboard.dram_aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A15x1 A7x1.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A15x1 A7x1.daughterboard.dram limit 8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

${\tt FVP_VE_Cortex_A15x1_A7x1.daughterboard.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_VE_Cortex_A15x1_A7x1.daughterboard.hdlcd}$

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP_VE Cortex A15x1 A7x1.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A15x1 A7x1.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A15x1 A7x1.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A15x1 A7x1.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A15x1 A7x1.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: vEInterruptMapper.

FVP VE Cortex A15x1 A7x1.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A15x1 A7x1.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x1 A7x1.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_VE_Cortex_A15x1_A7x1.daughterboard.secureROloader}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_A15x1_A7x1.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x1 A7x1.daughterboard.secure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A15x1 A7x1.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x1 A7x1.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP VE Cortex A15x1 A7x1.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: vemotherBoard.

${\tt FVP_VE_Cortex_A15x1_A7x1.motherboard.Timer_0_1}$

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex A15x1 A7x1.motherboard.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1 A7x1.motherboard.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x1_A7x1.motherboard.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A15x1 A7x1.motherboard.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_A15x1_A7x1.motherboard.Timer_2_3}$

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

${\tt FVP_VE_Cortex_A15x1_A7x1.motherboard.Timer_2_3.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1 A7x1.motherboard.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP VE Cortex A15x1 A7x1.motherboard.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A15x1 A7x1.motherboard.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex A15x1 A7x1.motherboard.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP_VE_Cortex_A15x1_A7x1.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1 A7x1.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x1_A7x1.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex A15x1 A7x1.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1 A7x1.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1 A7x1.motherboard.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A15x1_A7x1.motherboard.dummy_ram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x1 A7x1.motherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex A15x1 A7x1.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex_A15x1_A7x1.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A15x1 A7x1.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A15x1 A7x1.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_A15x1_A7x1.motherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

${\tt FVP_VE_Cortex_A15x1_A7x1.motherboard.mmc}$

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A15x1 A7x1.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A15x1 A7x1.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x1_A7x1.motherboard.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A15x1 A7x1.motherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP_VE_Cortex A15x1 A7x1.motherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A15x1 A7x1.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1 A7x1.motherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_A15x1_A7x1.motherboard.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x1_A7x1.motherboard.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_VE_Cortex_A15x1_A7x1.motherboard.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP VE Cortex A15x1 A7x1.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A15x1 A7x1.motherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1 A7x1.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

${\tt FVP_VE_Cortex_A15x1_A7x1.motherboard.p1050_kmi1.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP VE Cortex A15x1 A7x1.motherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP VE Cortex A15x1 A7x1.motherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_VE_Cortex_A15x1_A7x1.motherboard.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP VE Cortex A15x1 A7x1.motherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A15x1 A7x1.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A15x1 A7x1.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A15x1 A7x1.motherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex A15x1 A7x1.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

${\tt FVP_VE_Cortex_A15x1_A7x1.motherboard.ps2mouse}$

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP VE Cortex A15x1 A7x1.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE Cortex A15x1 A7x1.motherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP VE Cortex A15x1 A7x1.motherboard.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP VE Cortex A15x1 A7x1.motherboard.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

FVP VE Cortex A15x1 A7x1.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1 A7x1.motherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1 A7x1.motherboard.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x1 A7x1.motherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex A15x1 A7x1.motherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_A15x1_A7x1.motherboard.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A15x1 A7x1.motherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A15x1 A7x1.motherboard.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A15x1 A7x1.motherboard.ve sysregs

Type: ve_sysRegs.

FVP_VE_Cortex_A15x1_A7x1.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_VE Cortex A15x1 A7x1.motherboard.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP VE Cortex A15x1 A7x1.motherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP VE Cortex A15x1 A7x1.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

${\tt FVP_VE_Cortex_A15x1_A7x1.motherboard.vis.recorder.playbackDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A15x1_A7x1.motherboard.vis.recorder.recordingDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x1_A7x1.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

15.3 FVP_VE_Cortex-A15x2

FVP VE Cortex-A15x2 contains the following instances:

FVP_VE_Cortex-A15x2 instances

FVP VE Cortex A15x2

Top level component of the Cortex_A15x2 Versatile Express inspired model. Type: FVP VE Cortex A15x2.

FVP VE Cortex A15x2.cluster

ARM Cortex-A15 Cluster CT model. Type: cluster ARM Cortex-A15.

.,,,...._..._....

ARM Cortex-A15 CT model.

Type: ARM Cortex-A15.

FVP_VE Cortex A15x2.cluster.cpu0

FVP VE Cortex A15x2.cluster.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x2.cluster.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A15x2.cluster.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex A15x2.cluster.cpu0.l1icache

PV Cache.

Type: PvCache.

FVP VE Cortex A15x2.cluster.cpu1

ARM Cortex-A15 CT model.

Type: ARM_Cortex-A15.

FVP_VE_Cortex_A15x2.cluster.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A15x2.cluster.cpu1.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x2.cluster.cpu1.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex A15x2.cluster.cpu1.llicache

PV Cache.

Type: PvCache.

FVP VE Cortex A15x2.cluster.12 cache

PV Cache. Type: pvcache.

FVP VE Cortex A15x2.daughterboard

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP_VE_Cortex A15x2.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x2.daughterboard.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x2.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex A15x2.daughterboard.dram aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

${\tt FVP_VE_Cortex_A15x2.daughterboard.dram_limit_4}$

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP_VE_Cortex_A15x2.daughterboard.dram_limit_8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP_VE Cortex A15x2.daughterboard.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP VE Cortex A15x2.daughterboard.hdlcd

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370_HDLCD.

FVP VE Cortex A15x2.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A15x2.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A15x2.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A15x2.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A15x2.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP VE Cortex A15x2.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

${\tt FVP_VE_Cortex_A15x2.daughterboard.secureDRAM}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x2.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex A15x2.daughterboard.secureROloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_VE_Cortex_A15x2.daughterboard.secureSRAM}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x2.daughterboard.secure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP_VE_Cortex_A15x2.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x2.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP VE Cortex A15x2.globalcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP VE Cortex A15x2.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: VEMotherBoard.

${\tt FVP_VE_Cortex_A15x2.motherboard.Timer_0_1}$

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex A15x2.motherboard.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex A15x2.motherboard.Timer 0 1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2.motherboard.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A15x2.motherboard.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A15x2.motherboard.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex A15x2.motherboard.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x2.motherboard.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x2.motherboard.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A15x2.motherboard.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_A15x2.motherboard.audioout}$

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP VE Cortex A15x2.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x2.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP VE Cortex A15x2.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_VE_Cortex_A15x2.motherboard.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x2.motherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x2.motherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x2.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A15x2.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A15x2.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_VE_Cortex_A15x2.motherboard.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_VE_Cortex_A15x2.motherboard.hostbridge}$

Host Socket Interface Component.

Type: HostBridge.

FVP_VE_Cortex_A15x2.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A15x2.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A15x2.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP VE Cortex A15x2.motherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A15x2.motherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2.motherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A15x2.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2.motherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_A15x2.motherboard.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2.motherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP VE Cortex A15x2.motherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP VE Cortex A15x2.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP VE Cortex A15x2.motherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP VE Cortex A15x2.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A15x2.motherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x2.motherboard.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP VE Cortex A15x2.motherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP VE Cortex A15x2.motherboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A15x2.motherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A15x2.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A15x2.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A15x2.motherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex A15x2.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP VE Cortex A15x2.motherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP VE Cortex A15x2.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A15x2.motherboard.smsc_91c111}$

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP VE Cortex A15x2.motherboard.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP VE Cortex A15x2.motherboard.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810_SysCtrl.

${\tt FVP_VE_Cortex_A15x2.motherboard.sp810_sysctrl.clkdiv_clk0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A15x2.motherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A15x2.motherboard.sp810_sysctrl.clkdiv_clk2}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x2.motherboard.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2.motherboard.terminal 0

Telnet terminal interface. Type: TelnetTerminal.

FVP VE Cortex A15x2.motherboard.terminal 1

Telnet terminal interface. Type: TelnetTerminal.

FVP_VE_Cortex_A15x2.motherboard.terminal_2

Telnet terminal interface. Type: TelnetTerminal.

FVP VE Cortex A15x2.motherboard.terminal 3

Telnet terminal interface. Type: TelnetTerminal.

FVP VE Cortex A15x2.motherboard.ve sysregs

Type: VE SysRegs.

FVP VE Cortex A15x2.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP VE Cortex A15x2.motherboard.virtiop9device

virtio P9 server. Type: VirtioP9Device.

FVP VE Cortex A15x2.motherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE Cortex_A15x2.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_VE_Cortex_A15x2.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A15x2.motherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP_VE Cortex A15x2.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

15.4 FVP_VE_Cortex-A15x2-A7x2

FVP_VE_Cortex-A15x2-A7x2 contains the following instances:

FVP_VE_Cortex-A15x2-A7x2 instances

FVP_VE_Cortex_A15x2_A7x2

Top level component of the Cortex A15x2 A7x2 Versatile Express inspired model.

Type: FVP_VE_Cortex_A15x2_A7x2.

FVP VE Cortex A15x2 A7x2.coretile

Dual cluster ARM Cortex-A15x2 and ARM Cortex-A7x2 Core Tile.

Type: ARM_Cortex_A15x2_A7x2_CT.

FVP VE Cortex A15x2 A7x2.coretile.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_VE Cortex A15x2 A7x2.coretile.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x2_A7x2.coretile.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x2_A7x2.coretile.cluster0

ARM Cortex-A15 Cluster CT model.

Type: Cluster ARM Cortex-A15.

FVP VE Cortex A15x2 A7x2.coretile.cluster0.cpu0

ARM Cortex-A15 CT model.

Type: ARM Cortex-A15.

FVP_VE Cortex A15x2 A7x2.coretile.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_VE_Cortex_A15x2_A7x2.coretile.cluster0.cpu0.itlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x2 A7x2.coretile.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP VE Cortex A15x2 A7x2.coretile.cluster0.cpu0.l1icache

PV Cache.

Type: Pycache.

FVP VE Cortex A15x2 A7x2.coretile.cluster0.cpu1

ARM Cortex-A15 CT model.

Type: ARM Cortex-A15.

FVP_VE_Cortex_A15x2_A7x2.coretile.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x2 A7x2.coretile.cluster0.cpu1.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A15x2_A7x2.coretile.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP VE Cortex A15x2 A7x2.coretile.cluster0.cpu1.llicache

PV Cache.

Type: Pycache.

FVP_VE_Cortex_A15x2_A7x2.coretile.cluster0.12_cache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A15x2_A7x2.coretile.cluster1

ARM Cortex-A7 Cluster CT model.

Type: Cluster ARM Cortex-A7.

FVP_VE Cortex A15x2 A7x2.coretile.cluster1.cpu0

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

FVP_VE Cortex A15x2 A7x2.coretile.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_VE_Cortex_A15x2_A7x2.coretile.cluster1.cpu0.itlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A15x2_A7x2.coretile.cluster1.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP VE Cortex A15x2 A7x2.coretile.cluster1.cpu0.l1icache

PV Cache. Type: pvcache.

FVP VE Cortex A15x2 A7x2.coretile.cluster1.cpu1

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

FVP_VE Cortex_A15x2_A7x2.coretile.cluster1.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x2 A7x2.coretile.cluster1.cpu1.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x2 A7x2.coretile.cluster1.cpu1.l1dcache

PV Cache.
Type: PVCache.

FVP VE Cortex A15x2 A7x2.coretile.cluster1.cpu1.llicache

PV Cache.
Type: Pycache.

FVP VE Cortex A15x2 A7x2.coretile.cluster1.12 cache

PV Cache.
Type: PVCache.

${\tt FVP_VE_Cortex_A15x2_A7x2.coretile.dualclustersystem} configuration block$

Dual Cluster System Configuration Block.

Type: DualClusterSystemConfigurationBlock.

FVP_VE Cortex A15x2 A7x2.coretile.globalcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP VE Cortex A15x2 A7x2.coretile.v7 vgic

System VGIC architecture version v7.

Type: v7_vgic.

FVP VE Cortex A15x2 A7x2.daughterboard

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP_VE_Cortex_A15x2_A7x2.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2 A7x2.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A15x2 A7x2.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x2_A7x2.daughterboard.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x2 A7x2.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x2_A7x2.daughterboard.dram_aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A15x2 A7x2.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A15x2 A7x2.daughterboard.dram limit 8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

${\tt FVP_VE_Cortex_A15x2_A7x2.daughterboard.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_VE_Cortex_A15x2_A7x2.daughterboard.hdlcd

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP_VE Cortex A15x2_A7x2.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_VE_Cortex_A15x2_A7x2.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a

proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A15x2 A7x2.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A15x2 A7x2.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A15x2 A7x2.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP VE Cortex A15x2 A7x2.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A15x2 A7x2.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x2_A7x2.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_VE_Cortex_A15x2_A7x2.daughterboard.secureROloader}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A15x2 A7x2.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x2 A7x2.daughterboard.secure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP_VE_Cortex_A15x2_A7x2.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x2_A7x2.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_VE_Cortex_A15x2_A7x2.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: vemotherBoard.

FVP VE Cortex A15x2 A7x2.motherboard.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: sp804_Timer.

${\tt FVP_VE_Cortex_A15x2_A7x2.motherboard.Timer_0_1.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A15x2 A7x2.motherboard.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_VE_Cortex_A15x2_A7x2.motherboard.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A15x2_A7x2.motherboard.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A15x2_A7x2.motherboard.Timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex A15x2 A7x2.motherboard.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A15x2 A7x2.motherboard.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2 A7x2.motherboard.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A15x2_A7x2.motherboard.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A15x2 A7x2.motherboard.audioout

SDL based Audio Output for PLO41 AACI.

Type: AudioOut_SDL.

FVP VE Cortex A15x2 A7x2.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2 A7x2.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x2_A7x2.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x2_A7x2.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex A15x2 A7x2.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2 A7x2.motherboard.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x2_A7x2.motherboard.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x2_A7x2.motherboard.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x2 A7x2.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex_A15x2_A7x2.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A15x2 A7x2.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_A15x2_A7x2.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_A15x2_A7x2.motherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A15x2 A7x2.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A15x2 A7x2.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

${\tt FVP_VE_Cortex_A15x2_A7x2.motherboard.pl011_uart0.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x2_A7x2.motherboard.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_A15x2_A7x2.motherboard.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex A15x2 A7x2.motherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A15x2 A7x2.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x2_A7x2.motherboard.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A15x2 A7x2.motherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2 A7x2.motherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP VE Cortex A15x2 A7x2.motherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP VE Cortex A15x2 A7x2.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A15x2 A7x2.motherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2 A7x2.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_VE_Cortex_A15x2_A7x2.motherboard.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x2_A7x2.motherboard.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_VE_Cortex_A15x2_A7x2.motherboard.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP VE Cortex A15x2 A7x2.motherboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_VE_Cortex_A15x2_A7x2.motherboard.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

${\tt FVP_VE_Cortex_A15x2_A7x2.motherboard.pl111_clcd.pl11x_clcd.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_VE_Cortex_A15x2_A7x2.motherboard.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A15x2 A7x2.motherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180_MCI.

FVP VE Cortex A15x2 A7x2.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP VE Cortex A15x2 A7x2.motherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP VE Cortex A15x2 A7x2.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x2 A7x2.motherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

FVP VE Cortex A15x2 A7x2.motherboard.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP_VE_Cortex_A15x2_A7x2.motherboard.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_VE_Cortex_A15x2_A7x2.motherboard.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2 A7x2.motherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2 A7x2.motherboard.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2 A7x2.motherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A15x2_A7x2.motherboard.terminal_0}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A15x2 A7x2.motherboard.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A15x2 A7x2.motherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_A15x2_A7x2.motherboard.terminal_3}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A15x2 A7x2.motherboard.ve sysregs

Type: ve sysRegs.

FVP VE Cortex A15x2 A7x2.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP VE Cortex A15x2 A7x2.motherboard.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP_VE_Cortex_A15x2_A7x2.motherboard.vis

Display window for VE using Visualisation library.

Type: VEVisualisation.

FVP VE Cortex A15x2 A7x2.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex A15x2 A7x2.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2 A7x2.motherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x2 A7x2.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

15.5 FVP_VE_Cortex-A15x4

FVP_VE_Cortex-A15x4 contains the following instances:

FVP VE Cortex-A15x4 instances

FVP VE Cortex A15x4

Top level component of the Cortex_A15x4 Versatile Express inspired model.

Type: FVP VE Cortex A15x4.

FVP VE Cortex A15x4.cluster

ARM Cortex-A15 Cluster CT model.

Type: Cluster_ARM_Cortex-A15.

FVP VE Cortex A15x4.cluster.cpu0

ARM Cortex-A15 CT model.

Type: ARM Cortex-A15.

FVP VE Cortex A15x4.cluster.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x4.cluster.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A15x4.cluster.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A15x4.cluster.cpu0.l1icache

PV Cache.

Type: PVCache.

FVP VE Cortex A15x4.cluster.cpu1

ARM Cortex-A15 CT model.

Type: ARM Cortex-A15.

FVP VE Cortex A15x4.cluster.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A15x4.cluster.cpu1.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A15x4.cluster.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP VE Cortex A15x4.cluster.cpu1.l1icache

PV Cache.

Type: PvCache.

FVP VE Cortex A15x4.cluster.cpu2

ARM Cortex-A15 CT model.

Type: ARM Cortex-A15.

FVP_VE_Cortex_A15x4.cluster.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A15x4.cluster.cpu2.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x4.cluster.cpu2.l1dcache

PV Cache.
Type: PVCache.

FVP VE Cortex A15x4.cluster.cpu2.llicache

PV Cache.
Type: Pycache.

FVP VE Cortex A15x4.cluster.cpu3

ARM Cortex-A15 CT model.

Type: ARM Cortex-A15.

FVP_VE_Cortex_A15x4.cluster.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x4.cluster.cpu3.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A15x4.cluster.cpu3.l1dcache

PV Cache. Type: pvcache.

FVP VE Cortex A15x4.cluster.cpu3.llicache

PV Cache.
Type: PVCache.

FVP_VE_Cortex_A15x4.cluster.12_cache

PV Cache. Type: pvcache.

FVP VE Cortex A15x4.daughterboard

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP_VE_Cortex A15x4.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x4.daughterboard.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x4.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE Cortex A15x4.daughterboard.dram aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP_VE_Cortex_A15x4.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A15x4.daughterboard.dram limit 8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP_VE_Cortex_A15x4.daughterboard.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP VE Cortex A15x4.daughterboard.hdlcd

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP VE Cortex A15x4.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A15x4.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A15x4.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A15x4.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A15x4.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP VE Cortex A15x4.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A15x4.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x4.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex A15x4.daughterboard.secureROloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_A15x4.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE Cortex A15x4.daughterboard.secure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A15x4.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x4.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

${\tt FVP_VE_Cortex_A15x4.globalcounter}$

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_VE_Cortex_A15x4.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: vemotherBoard.

FVP VE Cortex A15x4.motherboard.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_VE_Cortex A15x4.motherboard.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_VE Cortex A15x4.motherboard.Timer_0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A15x4.motherboard.Timer_0_1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_A15x4.motherboard.Timer_0_1.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A15x4.motherboard.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_VE_Cortex_A15x4.motherboard.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4.motherboard.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x4.motherboard.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE Cortex A15x4.motherboard.Timer_2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A15x4.motherboard.audioout

SDL based Audio Output for PLO41 AACI.

Type: AudioOut SDL.

FVP VE Cortex A15x4.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

${\tt FVP_VE_Cortex_A15x4.motherboard.clock24MHz}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x4.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x4.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4.motherboard.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A15x4.motherboard.dummy_ram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A15x4.motherboard.dummy_usb}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x4.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A15x4.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_VE_Cortex_A15x4.motherboard.flashloader0}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE Cortex A15x4.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex A15x4.motherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A15x4.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A15x4.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

${\tt FVP_VE_Cortex_A15x4.motherboard.pl011_uart0.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4.motherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

${\tt FVP_VE_Cortex_A15x4.motherboard.pl011_uart1.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A15x4.motherboard.pl011_uart2}$

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A15x4.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4.motherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A15x4.motherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x4.motherboard.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP VE Cortex A15x4.motherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP VE Cortex A15x4.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_VE_Cortex_A15x4.motherboard.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A15x4.motherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4.motherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

${\tt FVP_VE_Cortex_A15x4.motherboard.pl111_clcd.pl11x_clcd}$

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_VE_Cortex_A15x4.motherboard.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal()

callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A15x4.motherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

${\tt FVP_VE_Cortex_A15x4.motherboard.pl111_clcd.pl11x_clcd.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

${\tt FVP_VE_Cortex_A15x4.motherboard.pl111_clcd.pl11x_clcd.timer.timer.thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A15x4.motherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP_VE_Cortex_A15x4.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP VE Cortex A15x4.motherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP VE Cortex A15x4.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A15x4.motherboard.smsc_91c111}$

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_VE_Cortex_A15x4.motherboard.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP VE Cortex A15x4.motherboard.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP VE Cortex A15x4.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4.motherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x4.motherboard.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x4.motherboard.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A15x4.motherboard.terminal_0}$

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_A15x4.motherboard.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_A15x4.motherboard.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A15x4.motherboard.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_A15x4.motherboard.ve_sysregs}$

Type: ve sysRegs.

FVP VE Cortex A15x4.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_VE_Cortex_A15x4.motherboard.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP VE Cortex A15x4.motherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE_Cortex_A15x4.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex A15x4.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4.motherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

15.6 FVP_VE_Cortex-A15x4-A7x4

FVP VE Cortex-A15x4-A7x4 contains the following instances:

FVP_VE_Cortex-A15x4-A7x4 instances

FVP VE Cortex A15x4 A7x4

Top level component of the Cortex A15x4 A7x4 Versatile Express inspired model.

Type: FVP_VE_Cortex_A15x4_A7x4.

FVP VE Cortex A15x4 A7x4.coretile

Dual cluster ARM Cortex-A15x4 and ARM Cortex-A7x4 Core Tile.

Type: ARM Cortex A15x4 A7x4 CT.

FVP VE Cortex A15x4 A7x4.coretile.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP_VE Cortex A15x4 A7x4.coretile.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x4_A7x4.coretile.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4 A7x4.coretile.cluster0

ARM Cortex-A15 Cluster CT model.

Type: Cluster ARM Cortex-A15.

FVP_VE_Cortex A15x4 A7x4.coretile.cluster0.cpu0

ARM Cortex-A15 CT model.

Type: ARM Cortex-A15.

FVP_VE_Cortex_A15x4_A7x4.coretile.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x4 A7x4.coretile.cluster0.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_VE_Cortex_A15x4_A7x4.coretile.cluster0.cpu0.l1dcache}$

PV Cache.

Type: PvCache.

${\tt FVP_VE_Cortex_A15x4_A7x4.coretile.cluster0.cpu0.llicache}$

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A15x4_A7x4.coretile.cluster0.cpu1

ARM Cortex-A15 CT model.

Type: ARM Cortex-A15.

FVP_VE Cortex A15x4_A7x4.coretile.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x4 A7x4.coretile.cluster0.cpu1.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x4 A7x4.coretile.cluster0.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP VE Cortex A15x4 A7x4.coretile.cluster0.cpu1.llicache

PV Cache.

Type: PvCache.

FVP VE Cortex A15x4 A7x4.coretile.cluster0.cpu2

ARM Cortex-A15 CT model.

Type: ARM_Cortex-A15.

FVP VE Cortex A15x4 A7x4.coretile.cluster0.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x4 A7x4.coretile.cluster0.cpu2.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_VE_Cortex_A15x4_A7x4.coretile.cluster0.cpu2.l1dcache}$

PV Cache.

Type: PVCache.

FVP VE Cortex A15x4 A7x4.coretile.cluster0.cpu2.llicache

PV Cache.

Type: Pycache.

FVP_VE_Cortex_A15x4_A7x4.coretile.cluster0.cpu3

ARM Cortex-A15 CT model.

Type: ARM_Cortex-A15.

FVP_VE_Cortex_A15x4_A7x4.coretile.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x4 A7x4.coretile.cluster0.cpu3.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_VE_Cortex_A15x4_A7x4.coretile.cluster0.cpu3.l1dcache}$

PV Cache.

Type: Pycache.

${\tt FVP_VE_Cortex_A15x4_A7x4.coretile.cluster0.cpu3.l1icache}$

PV Cache.

Type: PvCache.

FVP_VE_Cortex_A15x4_A7x4.coretile.cluster0.12_cache

PV Cache.

Type: PVCache.

FVP VE Cortex A15x4 A7x4.coretile.cluster1

ARM Cortex-A7 Cluster CT model.

Type: Cluster ARM Cortex-A7.

FVP VE Cortex A15x4 A7x4.coretile.cluster1.cpu0

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

FVP_VE_Cortex_A15x4_A7x4.coretile.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A15x4_A7x4.coretile.cluster1.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A15x4_A7x4.coretile.cluster1.cpu0.l1dcache

PV Cache.

Type: PVCache.

${\tt FVP_VE_Cortex_A15x4_A7x4.coretile.cluster1.cpu0.llicache}$

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A15x4_A7x4.coretile.cluster1.cpu1

ARM Cortex-A7 CT model.

Type: ARM_Cortex-A7.

FVP_VE_Cortex_A15x4_A7x4.coretile.cluster1.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x4 A7x4.coretile.cluster1.cpu1.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x4 A7x4.coretile.cluster1.cpu1.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex A15x4 A7x4.coretile.cluster1.cpu1.llicache

PV Cache.

Type: Pycache.

FVP_VE_Cortex_A15x4_A7x4.coretile.cluster1.cpu2

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

FVP VE Cortex A15x4 A7x4.coretile.cluster1.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x4 A7x4.coretile.cluster1.cpu2.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x4 A7x4.coretile.cluster1.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP VE Cortex A15x4 A7x4.coretile.cluster1.cpu2.l1icache

PV Cache.

Type: PvCache.

FVP_VE Cortex A15x4 A7x4.coretile.cluster1.cpu3

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

FVP_VE Cortex_A15x4_A7x4.coretile.cluster1.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A15x4 A7x4.coretile.cluster1.cpu3.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A15x4_A7x4.coretile.cluster1.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A15x4_A7x4.coretile.cluster1.cpu3.l1icache

PV Cache.

Type: PVCache.

FVP VE Cortex A15x4 A7x4.coretile.cluster1.12 cache

PV Cache.

Type: PVCache.

FVP VE Cortex A15x4 A7x4.coretile.dualclustersystemconfigurationblock

Dual Cluster System Configuration Block.

Type: DualClusterSystemConfigurationBlock.

FVP VE Cortex A15x4 A7x4.coretile.globalcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_VE_Cortex_A15x4_A7x4.coretile.v7_vgic

System VGIC architecture version v7.

Type: v7 vgic.

FVP_VE_Cortex_A15x4_A7x4.daughterboard

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP_VE_Cortex A15x4_A7x4.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_VE Cortex A15x4 A7x4.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4 A7x4.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x4_A7x4.daughterboard.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x4 A7x4.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A15x4_A7x4.daughterboard.dram_aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A15x4 A7x4.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A15x4 A7x4.daughterboard.dram limit 8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

${\tt FVP_VE_Cortex_A15x4_A7x4.daughterboard.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_VE_Cortex_A15x4_A7x4.daughterboard.hdlcd}$

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP_VE Cortex A15x4 A7x4.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A15x4 A7x4.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A15x4 A7x4.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A15x4 A7x4.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A15x4 A7x4.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: vEInterruptMapper.

FVP VE Cortex A15x4 A7x4.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A15x4 A7x4.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x4 A7x4.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_VE_Cortex_A15x4_A7x4.daughterboard.secureROloader}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_A15x4_A7x4.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x4 A7x4.daughterboard.secure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A15x4 A7x4.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x4 A7x4.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP VE Cortex A15x4 A7x4.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: vemotherBoard.

${\tt FVP_VE_Cortex_A15x4_A7x4.motherboard.Timer_0_1}$

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex A15x4 A7x4.motherboard.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4 A7x4.motherboard.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A15x4_A7x4.motherboard.Timer_0_1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A15x4 A7x4.motherboard.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A15x4 A7x4.motherboard.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex A15x4 A7x4.motherboard.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A15x4_A7x4.motherboard.Timer_2_3.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4 A7x4.motherboard.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A15x4 A7x4.motherboard.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex A15x4 A7x4.motherboard.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut_SDL.

FVP_VE_Cortex_A15x4_A7x4.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4 A7x4.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x4_A7x4.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex A15x4 A7x4.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4 A7x4.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4 A7x4.motherboard.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x4 A7x4.motherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x4 A7x4.motherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex A15x4 A7x4.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A15x4 A7x4.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A15x4 A7x4.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A15x4 A7x4.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_A15x4_A7x4.motherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

${\tt FVP_VE_Cortex_A15x4_A7x4.motherboard.mmc}$

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A15x4 A7x4.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A15x4 A7x4.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x4_A7x4.motherboard.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A15x4 A7x4.motherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4 A7x4.motherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A15x4 A7x4.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex A15x4 A7x4.motherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_A15x4_A7x4.motherboard.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x4_A7x4.motherboard.pl031_rtc

ARM PrimeCell Real Time Clock(PLO31).

Type: PL031 RTC.

FVP_VE_Cortex_A15x4_A7x4.motherboard.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP VE Cortex A15x4 A7x4.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A15x4 A7x4.motherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x4_A7x4.motherboard.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

${\tt FVP_VE_Cortex_A15x4_A7x4.motherboard.p1050_kmi1.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4 A7x4.motherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP_VE_Cortex_A15x4_A7x4.motherboard.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_VE_Cortex_A15x4_A7x4.motherboard.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP VE Cortex A15x4 A7x4.motherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A15x4 A7x4.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A15x4 A7x4.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

${\tt FVP_VE_Cortex_A15x4_A7x4.motherboard.pl180_mci}$

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex A15x4 A7x4.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

${\tt FVP_VE_Cortex_A15x4_A7x4.motherboard.ps2mouse}$

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP VE Cortex A15x4 A7x4.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A15x4 A7x4.motherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP VE Cortex A15x4 A7x4.motherboard.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP_VE_Cortex_A15x4_A7x4.motherboard.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP VE Cortex A15x4 A7x4.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A15x4_A7x4.motherboard.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4 A7x4.motherboard.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A15x4 A7x4.motherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex A15x4 A7x4.motherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_A15x4_A7x4.motherboard.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A15x4 A7x4.motherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A15x4 A7x4.motherboard.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_A15x4_A7x4.motherboard.ve_sysregs

Type: ve_sysRegs.

FVP_VE_Cortex_A15x4_A7x4.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

${\tt FVP_VE_Cortex_A15x4_A7x4.motherboard.virtiop9} device$

virtio P9 server.
Type: virtioP9Device.

FVP VE Cortex A15x4 A7x4.motherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

${\tt FVP_VE_Cortex_A15x4_A7x4.motherboard.vis.recorder}$

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

${\tt FVP_VE_Cortex_A15x4_A7x4.motherboard.vis.recorder.playbackDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A15x4_A7x4.motherboard.vis.recorder.recordingDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A15x4_A7x4.motherboard.vram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

15.7 FVP VE Cortex-A17x1

FVP VE Cortex-A17x1 contains the following instances:

FVP_VE_Cortex-A17x1 instances

FVP_VE Cortex A17x1

Top level component of the Cortex_A17x1 Versatile Express inspired model. Type: FVP VE Cortex A17x1.

FVP VE Cortex A17x1.cluster

ARM Cortex-A17 Cluster CT model.

Type: Cluster ARM Cortex-A17.

FVP VE Cortex A17x1.cluster.cpu0

ARM Cortex-A17 CT model.

Type: ARM Cortex-A17.

FVP_VE_Cortex_A17x1.cluster.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x1.cluster.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A17x1.cluster.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex A17x1.cluster.cpu0.llicache

PV Cache.

Type: PvCache.

FVP VE Cortex A17x1.cluster.12 cache

PV Cache.

Type: PVCache.

${\tt FVP_VE_Cortex_A17x1.daughterboard}$

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP_VE_Cortex_A17x1.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x1.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x1.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x1.daughterboard.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A17x1.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x1.daughterboard.dram aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP_VE_Cortex_A17x1.daughterboard.dram_limit_4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A17x1.daughterboard.dram limit 8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP_VE Cortex A17x1.daughterboard.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP VE Cortex A17x1.daughterboard.hdlcd

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP VE Cortex A17x1.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A17x1.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component

which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A17x1.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A17x1.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A17x1.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP VE Cortex A17x1.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP_VE_Cortex_A17x1.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x1.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A17x1.daughterboard.secureROloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A17x1.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A17x1.daughterboard.secure_region}$

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP_VE_Cortex_A17x1.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A17x1.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP VE Cortex A17x1.gic400

GIC-400 Generic Interrupt Controller.

Type: gic_400.

FVP VE Cortex A17x1.globalcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP VE Cortex A17x1.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: VEMotherBoard.

FVP_VE_Cortex_A17x1.motherboard.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_VE Cortex A17x1.motherboard.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A17x1.motherboard.Timer_0_1.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x1.motherboard.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A17x1.motherboard.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A17x1.motherboard.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex A17x1.motherboard.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A17x1.motherboard.Timer_2_3.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1.motherboard.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A17x1.motherboard.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A17x1.motherboard.audioout

SDL based Audio Output for PLO41 AACI.

Type: AudioOut SDL.

FVP VE Cortex A17x1.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x1.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x1.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1.motherboard.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x1.motherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A17x1.motherboard.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x1.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A17x1.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex_A17x1.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A17x1.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_A17x1.motherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A17x1.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A17x1.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A17x1.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x1.motherboard.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A17x1.motherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1.motherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A17x1.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1.motherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A17x1.motherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1.motherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_VE_Cortex_A17x1.motherboard.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP VE Cortex A17x1.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

${\tt FVP_VE_Cortex_A17x1.motherboard.pl050_kmi0.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

${\tt FVP_VE_Cortex_A17x1.motherboard.p1050_kmi1.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1.motherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP VE Cortex A17x1.motherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP VE Cortex A17x1.motherboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A17x1.motherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A17x1.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A17x1.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_VE_Cortex_A17x1.motherboard.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex A17x1.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

${\tt FVP_VE_Cortex_A17x1.motherboard.ps2mouse}$

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP VE Cortex A17x1.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A17x1.motherboard.smsc_91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP VE Cortex A17x1.motherboard.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP VE Cortex A17x1.motherboard.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP VE Cortex A17x1.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x1.motherboard.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1.motherboard.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1.motherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1.motherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A17x1.motherboard.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A17x1.motherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A17x1.motherboard.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A17x1.motherboard.ve sysregs

Type: ve_sysRegs.

FVP_VE_Cortex_A17x1.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP VE Cortex A17x1.motherboard.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP_VE Cortex_A17x1.motherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP VE Cortex A17x1.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

${\tt FVP_VE_Cortex_A17x1.motherboard.vis.recorder.playbackDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A17x1.motherboard.vis.recorder.recordingDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A17x1.motherboard.vram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

15.8 FVP VE Cortex-A17x1-A7x1

FVP_VE_Cortex-A17x1-A7x1 contains the following instances:

FVP_VE_Cortex-A17x1-A7x1 instances

FVP_VE_Cortex_A17x1_A7x1

Top level component of the Cortex A17x1 A7x1 Versatile Express inspired model.

Type: FVP VE Cortex A17x1 A7x1.

FVP VE Cortex A17x1 A7x1.coretile

Dual cluster ARM Cortex-A17x1 and ARM Cortex-A7x1 Core Tile.

Type: ARM Cortex A17x1 A7x1 CT.

FVP VE Cortex A17x1 A7x1.coretile.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP VE Cortex A17x1 A7x1.coretile.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x1_A7x1.coretile.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1 A7x1.coretile.cluster0

ARM Cortex-A17 Cluster CT model.

Type: Cluster_ARM_Cortex-A17.

FVP VE Cortex A17x1 A7x1.coretile.cluster0.cpu0

ARM Cortex-A17 CT model.

Type: ARM Cortex-A17.

FVP VE Cortex A17x1 A7x1.coretile.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE Cortex A17x1 A7x1.coretile.cluster0.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x1 A7x1.coretile.cluster0.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x1 A7x1.coretile.cluster0.cpu0.l1icache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x1 A7x1.coretile.cluster0.12 cache

PV Cache.

Type: PvCache.

FVP VE Cortex A17x1 A7x1.coretile.cluster1

ARM Cortex-A7 Cluster CT model.

Type: Cluster_ARM_Cortex-A7.

FVP_VE Cortex A17x1 A7x1.coretile.cluster1.cpu0

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

FVP VE Cortex A17x1 A7x1.coretile.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A17x1_A7x1.coretile.cluster1.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A17x1_A7x1.coretile.cluster1.cpu0.l1dcache

PV Cache.

Type: PVCache.

${\tt FVP_VE_Cortex_A17x1_A7x1.coretile.cluster1.cpu0.llicache}$

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A17x1_A7x1.coretile.cluster1.12_cache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x1 A7x1.coretile.dualclustersystemconfigurationblock

Dual Cluster System Configuration Block.

Type: DualClusterSystemConfigurationBlock.

FVP VE Cortex A17x1 A7x1.coretile.globalcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_VE_Cortex_A17x1_A7x1.coretile.v7_vgic

System VGIC architecture version v7.

Type: v7 vgic.

FVP_VE_Cortex_A17x1_A7x1.daughterboard

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP_VE_Cortex A17x1_A7x1.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_VE_Cortex_A17x1_A7x1.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A17x1_A7x1.daughterboard.dmc}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A17x1_A7x1.daughterboard.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x1 A7x1.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A17x1_A7x1.daughterboard.dram_aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A17x1 A7x1.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP_VE Cortex A17x1 A7x1.daughterboard.dram limit 8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

${\tt FVP_VE_Cortex_A17x1_A7x1.daughterboard.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_VE_Cortex_A17x1_A7x1.daughterboard.hdlcd}$

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP_VE Cortex A17x1 A7x1.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A17x1 A7x1.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A17x1 A7x1.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A17x1 A7x1.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A17x1 A7x1.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: vEInterruptMapper.

FVP VE Cortex A17x1 A7x1.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A17x1 A7x1.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x1 A7x1.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_VE_Cortex_A17x1_A7x1.daughterboard.secureROloader}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_A17x1_A7x1.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x1 A7x1.daughterboard.secure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A17x1 A7x1.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x1 A7x1.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP VE Cortex A17x1 A7x1.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: vemotherBoard.

${\tt FVP_VE_Cortex_A17x1_A7x1.motherboard.Timer_0_1}$

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex A17x1 A7x1.motherboard.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1 A7x1.motherboard.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x1_A7x1.motherboard.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A17x1 A7x1.motherboard.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_A17x1_A7x1.motherboard.Timer_2_3}$

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

${\tt FVP_VE_Cortex_A17x1_A7x1.motherboard.Timer_2_3.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A17x1_A7x1.motherboard.Timer_2_3.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1 A7x1.motherboard.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A17x1 A7x1.motherboard.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A17x1 A7x1.motherboard.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP_VE_Cortex_A17x1_A7x1.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1 A7x1.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x1_A7x1.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex A17x1 A7x1.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1 A7x1.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1 A7x1.motherboard.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x1 A7x1.motherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x1 A7x1.motherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex A17x1 A7x1.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A17x1 A7x1.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A17x1 A7x1.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_A17x1_A7x1.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_A17x1_A7x1.motherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A17x1 A7x1.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A17x1 A7x1.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A17x1 A7x1.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x1_A7x1.motherboard.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A17x1 A7x1.motherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex A17x1 A7x1.motherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A17x1 A7x1.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex A17x1 A7x1.motherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_A17x1_A7x1.motherboard.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x1_A7x1.motherboard.pl031_rtc

ARM PrimeCell Real Time Clock(PLO31).

Type: PL031 RTC.

FVP_VE_Cortex_A17x1_A7x1.motherboard.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP VE Cortex A17x1 A7x1.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A17x1 A7x1.motherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1 A7x1.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP VE Cortex A17x1 A7x1.motherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1 A7x1.motherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP_VE_Cortex_A17x1_A7x1.motherboard.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_VE_Cortex_A17x1_A7x1.motherboard.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP VE Cortex A17x1 A7x1.motherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A17x1 A7x1.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A17x1 A7x1.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_VE_Cortex_A17x1_A7x1.motherboard.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex A17x1 A7x1.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

${\tt FVP_VE_Cortex_A17x1_A7x1.motherboard.ps2mouse}$

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP VE Cortex A17x1 A7x1.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A17x1_A7x1.motherboard.smsc_91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

FVP_VE_Cortex_A17x1_A7x1.motherboard.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP_VE_Cortex_A17x1_A7x1.motherboard.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP VE Cortex A17x1 A7x1.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x1_A7x1.motherboard.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1 A7x1.motherboard.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x1 A7x1.motherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x1_A7x1.motherboard.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_A17x1_A7x1.motherboard.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A17x1 A7x1.motherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A17x1 A7x1.motherboard.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A17x1 A7x1.motherboard.ve sysregs

Type: ve_sysRegs.

FVP_VE_Cortex_A17x1_A7x1.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_VE Cortex A17x1 A7x1.motherboard.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP VE Cortex A17x1 A7x1.motherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE_Cortex_A17x1_A7x1.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex A17x1 A7x1.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A17x1_A7x1.motherboard.vis.recorder.recordingDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x1_A7x1.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

15.9 FVP_VE_Cortex-A17x2

FVP_VE_Cortex-A17x2 contains the following instances:

FVP_VE_Cortex-A17x2 instances

FVP VE Cortex A17x2

Top level component of the Cortex_A17x2 Versatile Express inspired model. Type: FVP_VE_Cortex_A17x2.

FVP VE Cortex A17x2.cluster

ARM Cortex-A17 Cluster CT model.

Type: Cluster ARM Cortex-A17.

FVP_VE Cortex A17x2.cluster.cpu0

ARM Cortex-A17 CT model.

Type: ARM Cortex-A17.

FVP_VE_Cortex_A17x2.cluster.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x2.cluster.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A17x2.cluster.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex A17x2.cluster.cpu0.l1icache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x2.cluster.cpu1

ARM Cortex-A17 CT model.

Type: ARM_Cortex-A17.

FVP_VE_Cortex_A17x2.cluster.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x2.cluster.cpu1.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x2.cluster.cpu1.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex A17x2.cluster.cpu1.llicache

PV Cache.

Type: PvCache.

FVP VE Cortex A17x2.cluster.12 cache

PV Cache. Type: pvcache.

FVP VE Cortex A17x2.daughterboard

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP_VE_Cortex_A17x2.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex A17x2.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x2.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A17x2.daughterboard.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x2.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex A17x2.daughterboard.dram aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A17x2.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP_VE_Cortex_A17x2.daughterboard.dram_limit_8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP_VE Cortex A17x2.daughterboard.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP VE Cortex A17x2.daughterboard.hdlcd

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370_HDLCD.

FVP VE Cortex A17x2.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A17x2.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A17x2.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A17x2.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A17x2.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP VE Cortex A17x2.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

${\tt FVP_VE_Cortex_A17x2.daughterboard.secureDRAM}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x2.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex A17x2.daughterboard.secureROloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A17x2.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x2.daughterboard.secure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A17x2.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x2.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP VE Cortex A17x2.gic400

GIC-400 Generic Interrupt Controller.

Type: gic 400.

FVP VE Cortex A17x2.globalcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

${\tt FVP_VE_Cortex_A17x2.motherboard}$

Model inspired by the ARM Versatile Express Motherboard.

Type: vemotherBoard.

FVP VE Cortex A17x2.motherboard.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

${\tt FVP_VE_Cortex_A17x2.motherboard.Timer_0_1.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A17x2.motherboard.Timer_0_1.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x2.motherboard.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A17x2.motherboard.Timer_0_1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A17x2.motherboard.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_VE_Cortex_A17x2.motherboard.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_VE Cortex A17x2.motherboard.Timer 2 3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex A17x2.motherboard.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A17x2.motherboard.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A17x2.motherboard.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP_VE_Cortex_A17x2.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x2.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x2.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x2.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex A17x2.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x2.motherboard.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x2.motherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x2.motherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x2.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A17x2.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A17x2.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A17x2.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A17x2.motherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

${\tt FVP_VE_Cortex_A17x2.motherboard.mmc}$

Generic Multimedia Card.

Type: MMC.

${\tt FVP_VE_Cortex_A17x2.motherboard.pl011_uart0}$

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A17x2.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A17x2.motherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A17x2.motherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x2.motherboard.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A17x2.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x2.motherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A17x2.motherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x2.motherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PLO31).

Type: PL031 RTC.

FVP VE Cortex A17x2.motherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP VE Cortex A17x2.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_VE_Cortex_A17x2.motherboard.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A17x2.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_VE_Cortex_A17x2.motherboard.pl050_kmi1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x2.motherboard.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP VE Cortex A17x2.motherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_VE_Cortex_A17x2.motherboard.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_VE_Cortex_A17x2.motherboard.pl111_clcd.pl11x_clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A17x2.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A17x2.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A17x2.motherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex A17x2.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

${\tt FVP_VE_Cortex_A17x2.motherboard.ps2mouse}$

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP_VE_Cortex_A17x2.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x2.motherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

FVP_VE_Cortex_A17x2.motherboard.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP VE Cortex A17x2.motherboard.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP VE Cortex A17x2.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x2.motherboard.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x2.motherboard.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A17x2.motherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x2.motherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_A17x2.motherboard.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A17x2.motherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_A17x2.motherboard.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A17x2.motherboard.ve sysregs

Type: VE SysRegs.

FVP_VE_Cortex_A17x2.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP VE Cortex A17x2.motherboard.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

${\tt FVP_VE_Cortex_A17x2.motherboard.vis}$

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE_Cortex_A17x2.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex A17x2.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x2.motherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x2.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

15.10 FVP_VE_Cortex-A17x4

FVP VE Cortex-A17x4 contains the following instances:

FVP_VE_Cortex-A17x4 instances

FVP_VE_Cortex_A17x4

Top level component of the Cortex_A17x4 Versatile Express inspired model.

Type: FVP VE Cortex A17x4.

FVP_VE_Cortex_A17x4.cluster

ARM Cortex-A17 Cluster CT model.

Type: Cluster ARM Cortex-A17.

FVP_VE_Cortex_A17x4.cluster.cpu0

ARM Cortex-A17 CT model.

Type: ARM Cortex-A17.

FVP VE Cortex A17x4.cluster.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x4.cluster.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_VE_Cortex_A17x4.cluster.cpu0.l1dcache}$

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A17x4.cluster.cpu0.l1icache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x4.cluster.cpu1

ARM Cortex-A17 CT model.

Type: ARM Cortex-A17.

FVP VE Cortex A17x4.cluster.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x4.cluster.cpu1.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x4.cluster.cpu1.l1dcache

PV Cache.

Type: PvCache.

FVP_VE_Cortex_A17x4.cluster.cpu1.l1icache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A17x4.cluster.cpu2

ARM Cortex-A17 CT model.

Type: ARM Cortex-A17.

FVP VE Cortex A17x4.cluster.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x4.cluster.cpu2.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A17x4.cluster.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A17x4.cluster.cpu2.l1icache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x4.cluster.cpu3

ARM Cortex-A17 CT model.

Type: ARM Cortex-A17.

FVP VE Cortex A17x4.cluster.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x4.cluster.cpu3.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A17x4.cluster.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x4.cluster.cpu3.llicache

PV Cache. Type: pvcache.

FVP VE Cortex A17x4.cluster.12 cache

PV Cache.
Type: Pycache.

FVP VE Cortex A17x4.daughterboard

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP VE Cortex A17x4.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x4.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x4.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x4.daughterboard.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x4.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x4.daughterboard.dram aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP_VE_Cortex_A17x4.daughterboard.dram_limit_4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A17x4.daughterboard.dram limit 8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A17x4.daughterboard.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP VE Cortex A17x4.daughterboard.hdlcd

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP VE Cortex A17x4.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A17x4.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A17x4.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A17x4.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A17x4.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP_VE_Cortex_A17x4.daughterboard.nonsecure_region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A17x4.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x4.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex A17x4.daughterboard.secureROloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A17x4.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE Cortex A17x4.daughterboard.secure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A17x4.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A17x4.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP VE Cortex A17x4.gic400

GIC-400 Generic Interrupt Controller.

Type: gic 400.

FVP VE Cortex A17x4.globalcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP_VE_Cortex_A17x4.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: VEMotherBoard.

${\tt FVP_VE_Cortex_A17x4.motherboard.Timer_0_1}$

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex A17x4.motherboard.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A17x4.motherboard.Timer_0_1.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex A17x4.motherboard.Timer_0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE Cortex A17x4.motherboard.Timer_0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A17x4.motherboard.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_VE Cortex A17x4.motherboard.Timer 2 3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex A17x4.motherboard.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x4.motherboard.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE Cortex A17x4.motherboard.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A17x4.motherboard.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP VE Cortex A17x4.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x4.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A17x4.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A17x4.motherboard.dummy_local_dap_rom}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A17x4.motherboard.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x4.motherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A17x4.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A17x4.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A17x4.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A17x4.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_VE_Cortex_A17x4.motherboard.hostbridge}$

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A17x4.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A17x4.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A17x4.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A17x4.motherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A17x4.motherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x4.motherboard.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A17x4.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A17x4.motherboard.pl011_uart3}$

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A17x4.motherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4.motherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PLO31).

Type: PL031 RTC.

FVP VE Cortex A17x4.motherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP VE Cortex A17x4.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_VE_Cortex_A17x4.motherboard.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A17x4.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP VE Cortex A17x4.motherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x4.motherboard.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP VE Cortex A17x4.motherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP_VE_Cortex_A17x4.motherboard.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

${\tt FVP_VE_Cortex_A17x4.motherboard.pl111_clcd.pl11x_clcd.timer.timer}$

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A17x4.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A17x4.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A17x4.motherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex A17x4.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP VE Cortex A17x4.motherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP_VE_Cortex_A17x4.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x4.motherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

FVP_VE_Cortex_A17x4.motherboard.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP VE Cortex A17x4.motherboard.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP VE Cortex A17x4.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x4.motherboard.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex A17x4.motherboard.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A17x4.motherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4.motherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A17x4.motherboard.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A17x4.motherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_A17x4.motherboard.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A17x4.motherboard.ve sysregs

Type: ve sysRegs.

FVP_VE_Cortex_A17x4.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP VE Cortex A17x4.motherboard.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP VE Cortex A17x4.motherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE_Cortex_A17x4.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex A17x4.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4.motherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x4.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

15.11 FVP_VE_Cortex-A17x4-A7x4

FVP_VE_Cortex-A17x4-A7x4 contains the following instances:

FVP_VE_Cortex-A17x4-A7x4 instances

FVP VE Cortex A17x4 A7x4

Top level component of the Cortex A17x4 A7x4 Versatile Express inspired model.

Type: FVP VE Cortex A17x4 A7x4.

FVP_VE_Cortex_A17x4_A7x4.coretile

Dual cluster ARM Cortex-A17x4 and ARM Cortex-A7x4 Core Tile.

Type: ARM Cortex A17x4 A7x4 CT.

FVP_VE_Cortex_A17x4_A7x4.coretile.cci400

Cache Coherent Interconnect for AXI4 ACE.

Type: cc1400.

FVP VE Cortex A17x4 A7x4.coretile.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x4_A7x4.coretile.clockdivider1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4 A7x4.coretile.cluster0

ARM Cortex-A17 Cluster CT model.

Type: Cluster ARM Cortex-A17.

FVP VE Cortex A17x4 A7x4.coretile.cluster0.cpu0

ARM Cortex-A17 CT model.

Type: ARM Cortex-A17.

FVP VE Cortex A17x4 A7x4.coretile.cluster0.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x4 A7x4.coretile.cluster0.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x4 A7x4.coretile.cluster0.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex A17x4 A7x4.coretile.cluster0.cpu0.llicache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x4 A7x4.coretile.cluster0.cpu1

ARM Cortex-A17 CT model.

Type: ARM Cortex-A17.

FVP VE Cortex A17x4 A7x4.coretile.cluster0.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A17x4_A7x4.coretile.cluster0.cpu1.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x4 A7x4.coretile.cluster0.cpu1.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex A17x4 A7x4.coretile.cluster0.cpu1.llicache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x4 A7x4.coretile.cluster0.cpu2

ARM Cortex-A17 CT model.

Type: ARM Cortex-A17.

${\tt FVP_VE_Cortex_A17x4_A7x4.coretile.cluster0.cpu2.dtlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A17x4_A7x4.coretile.cluster0.cpu2.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_VE_Cortex_A17x4_A7x4.coretile.cluster0.cpu2.l1dcache}$

PV Cache.

Type: PVCache.

FVP VE Cortex A17x4 A7x4.coretile.cluster0.cpu2.l1icache

PV Cache.

Type: PvCache.

FVP_VE Cortex A17x4 A7x4.coretile.cluster0.cpu3

ARM Cortex-A17 CT model.

Type: ARM Cortex-A17.

FVP VE Cortex A17x4 A7x4.coretile.cluster0.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x4 A7x4.coretile.cluster0.cpu3.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x4 A7x4.coretile.cluster0.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A17x4_A7x4.coretile.cluster0.cpu3.l1icache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A17x4_A7x4.coretile.cluster0.12_cache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x4 A7x4.coretile.cluster1

ARM Cortex-A7 Cluster CT model.

Type: Cluster ARM Cortex-A7.

FVP_VE Cortex A17x4_A7x4.coretile.cluster1.cpu0

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

FVP VE Cortex A17x4 A7x4.coretile.cluster1.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_VE_Cortex_A17x4_A7x4.coretile.cluster1.cpu0.itlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A17x4_A7x4.coretile.cluster1.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x4 A7x4.coretile.cluster1.cpu0.l1icache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x4 A7x4.coretile.cluster1.cpu1

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

FVP_VE_Cortex_A17x4_A7x4.coretile.cluster1.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE Cortex_A17x4_A7x4.coretile.cluster1.cpu1.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A17x4_A7x4.coretile.cluster1.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x4 A7x4.coretile.cluster1.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A17x4_A7x4.coretile.cluster1.cpu2

ARM Cortex-A7 CT model.

Type: ARM_Cortex-A7.

FVP_VE_Cortex_A17x4_A7x4.coretile.cluster1.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE Cortex_A17x4_A7x4.coretile.cluster1.cpu2.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x4 A7x4.coretile.cluster1.cpu2.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex A17x4 A7x4.coretile.cluster1.cpu2.l1icache

PV Cache.

Type: Pycache.

FVP_VE_Cortex_A17x4_A7x4.coretile.cluster1.cpu3

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

FVP VE Cortex A17x4 A7x4.coretile.cluster1.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x4 A7x4.coretile.cluster1.cpu3.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A17x4 A7x4.coretile.cluster1.cpu3.l1dcache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x4 A7x4.coretile.cluster1.cpu3.llicache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x4 A7x4.coretile.cluster1.12 cache

PV Cache.

Type: PVCache.

FVP VE Cortex A17x4 A7x4.coretile.dualclustersystemconfigurationblock

Dual Cluster System Configuration Block.

Type: DualClusterSystemConfigurationBlock.

FVP VE Cortex A17x4 A7x4.coretile.globalcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP VE Cortex A17x4 A7x4.coretile.v7 vgic

System VGIC architecture version v7.

Type: v7_vgic.

${\tt FVP_VE_Cortex_A17x4_A7x4.daughterboard}$

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP_VE Cortex A17x4 A7x4.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x4_A7x4.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4 A7x4.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x4 A7x4.daughterboard.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x4 A7x4.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A17x4_A7x4.daughterboard.dram_aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A17x4 A7x4.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP_VE_Cortex_A17x4_A7x4.daughterboard.dram_limit 8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A17x4 A7x4.daughterboard.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP VE Cortex A17x4 A7x4.daughterboard.hdlcd

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP_VE Cortex A17x4_A7x4.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP VE Cortex A17x4 A7x4.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

${\tt FVP_VE_Cortex_A17x4_A7x4_daughterboard.hdlcd.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A17x4 A7x4.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A17x4 A7x4.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP VE Cortex A17x4 A7x4.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A17x4 A7x4.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x4 A7x4.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A17x4 A7x4.daughterboard.secureROloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A17x4 A7x4.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A17x4_A7x4.daughterboard.secure_region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

${\tt FVP_VE_Cortex_A17x4_A7x4.daughterboard.sram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A17x4_A7x4.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP VE Cortex A17x4 A7x4.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: vemotherBoard.

FVP VE Cortex A17x4 A7x4.motherboard.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_VE_Cortex_A17x4_A7x4.motherboard.Timer_0_1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4 A7x4.motherboard.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A17x4 A7x4.motherboard.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A17x4 A7x4.motherboard.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A17x4 A7x4.motherboard.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

${\tt FVP_VE_Cortex_A17x4_A7x4.motherboard.Timer_2_3.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x4_A7x4.motherboard.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4 A7x4.motherboard.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A17x4 A7x4.motherboard.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A17x4 A7x4.motherboard.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut_SDL.

${\tt FVP_VE_Cortex_A17x4_A7x4.motherboard.clock100Hz}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4 A7x4.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_VE_Cortex_A17x4_A7x4.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex A17x4 A7x4.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x4_A7x4.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A17x4 A7x4.motherboard.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x4 A7x4.motherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x4 A7x4.motherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x4 A7x4.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A17x4 A7x4.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A17x4 A7x4.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A17x4 A7x4.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A17x4 A7x4.motherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A17x4 A7x4.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP_VE_Cortex_A17x4_A7x4.motherboard.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A17x4 A7x4.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4 A7x4.motherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A17x4 A7x4.motherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4 A7x4.motherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A17x4 A7x4.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex A17x4 A7x4.motherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

${\tt FVP_VE_Cortex_A17x4_A7x4.motherboard.pl011_uart3.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A17x4_A7x4.motherboard.pl031_rtc}$

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP VE Cortex A17x4 A7x4.motherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP_VE_Cortex_A17x4_A7x4.motherboard.pl050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A17x4 A7x4.motherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4 A7x4.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A17x4 A7x4.motherboard.pl050 kmil.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4 A7x4.motherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

${\tt FVP_VE_Cortex_A17x4_A7x4_motherboard.pl111_clcd.pl11x_clcd}$

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP VE Cortex A17x4 A7x4.motherboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A17x4 A7x4.motherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A17x4 A7x4.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

${\tt FVP_VE_Cortex_A17x4_A7x4_motherboard.pl111_clcd.pl11x_clcd.timer.timer.thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_VE_Cortex_A17x4_A7x4.motherboard.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex A17x4 A7x4.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP VE Cortex A17x4 A7x4.motherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP VE Cortex A17x4 A7x4.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A17x4 A7x4.motherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

${\tt FVP_VE_Cortex_A17x4_A7x4.motherboard.sp805_wdog}$

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_VE_Cortex_A17x4_A7x4.motherboard.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP VE Cortex A17x4 A7x4.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A17x4 A7x4.motherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4 A7x4.motherboard.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x4_A7x4.motherboard.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A17x4_A7x4.motherboard.terminal_0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_A17x4_A7x4.motherboard.terminal_1

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A17x4 A7x4.motherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE Cortex A17x4 A7x4.motherboard.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A17x4 A7x4.motherboard.ve sysregs

Type: ve sysRegs.

FVP VE Cortex A17x4 A7x4.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_VE_Cortex_A17x4 A7x4.motherboard.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP VE Cortex A17x4 A7x4.motherboard.vis

Display window for VE using Visualisation library.

Type: VEVisualisation.

FVP VE Cortex A17x4 A7x4.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_VE_Cortex_A17x4_A7x4.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4 A7x4.motherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A17x4 A7x4.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

15.12 FVP_VE_Cortex-A5x1

FVP_VE_Cortex-A5x1 contains the following instances:

FVP VE Cortex-A5x1 instances

FVP VE Cortex A5x1

Top level component of the Cortex-A5x1 Versatile Express inspired model.

Type: FVP VE Cortex A5x1.

FVP VE Cortex A5x1.cluster

ARM CORTEXA5MP Cluster CT model.

Type: Cluster_ARM_Cortex-A5MP.

FVP_VE_Cortex_A5x1.cluster.cpu0

ARM CORTEXA5MP CT model.

Type: ARM_Cortex-A5MP.

FVP VE Cortex A5x1.cluster.cpu0.l1dcache

PV Cache. Type: pvcache.

FVP VE Cortex A5x1.cluster.cpu0.llicache

PV Cache.
Type: Pycache.

FVP VE Cortex A5x1.cluster.cpu0.utlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_VE_Cortex_A5x1.daughterboard}$

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP VE Cortex A5x1.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x1.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x1.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x1.daughterboard.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x1.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A5x1.daughterboard.dram_aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A5x1.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A5x1.daughterboard.dram limit 8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP_VE_Cortex_A5x1.daughterboard.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_VE_Cortex_A5x1.daughterboard.hdlcd

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP_VE_Cortex_A5x1.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A5x1.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A5x1.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A5x1.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

${\tt FVP_VE_Cortex_A5x1.daughterboard.introuter}$

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP_VE_Cortex A5x1.daughterboard.nonsecure_region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP_VE_Cortex A5x1.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A5x1.daughterboard.secureRO}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A5x1.daughterboard.secureROloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A5x1.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x1.daughterboard.secure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A5x1.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x1.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP VE Cortex A5x1.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: vemotherBoard.

FVP_VE_Cortex_A5x1.motherboard.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP VE Cortex A5x1.motherboard.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A5x1.motherboard.Timer_0_1.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

${\tt FVP_VE_Cortex_A5x1.motherboard.Timer_0_1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE Cortex A5x1.motherboard.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A5x1.motherboard.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_VE_Cortex_A5x1.motherboard.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_VE_Cortex_A5x1.motherboard.Timer_2 3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x1.motherboard.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A5x1.motherboard.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A5x1.motherboard.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP_VE_Cortex_A5x1.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x1.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x1.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x1.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x1.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x1.motherboard.dummy_local_dap_rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x1.motherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x1.motherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x1.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A5x1.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_VE_Cortex_A5x1.motherboard.flashloader0}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A5x1.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A5x1.motherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A5x1.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

${\tt FVP_VE_Cortex_A5x1.motherboard.pl011_uart0}$

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE Cortex A5x1.motherboard.pl011_uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A5x1.motherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

${\tt FVP_VE_Cortex_A5x1.motherboard.pl011_uart1.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x1.motherboard.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_A5x1.motherboard.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A5x1.motherboard.pl011_uart3}$

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A5x1.motherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x1.motherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PLO31).

Type: PL031 RTC.

FVP VE Cortex A5x1.motherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP VE Cortex A5x1.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_VE Cortex A5x1.motherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A5x1.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP VE Cortex A5x1.motherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x1.motherboard.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP VE Cortex A5x1.motherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP_VE_Cortex_A5x1.motherboard.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

${\tt FVP_VE_Cortex_A5x1.motherboard.pl111_clcd.pl11x_clcd.timer.timer}$

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A5x1.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A5x1.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A5x1.motherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex A5x1.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP VE Cortex A5x1.motherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

${\tt FVP_VE_Cortex_A5x1.motherboard.psram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x1.motherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

${\tt FVP_VE_Cortex_A5x1.motherboard.sp805_wdog}$

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP VE Cortex A5x1.motherboard.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP VE Cortex A5x1.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x1.motherboard.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x1.motherboard.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A5x1.motherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x1.motherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A5x1.motherboard.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A5x1.motherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_A5x1.motherboard.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A5x1.motherboard.ve sysregs

Type: ve sysRegs.

FVP_VE_Cortex A5x1.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP VE Cortex A5x1.motherboard.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

${\tt FVP_VE_Cortex_A5x1.motherboard.vis}$

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE_Cortex_A5x1.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex A5x1.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x1.motherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x1.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x1.periph clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

15.13 FVP_VE_Cortex-A5x2

FVP_VE_Cortex-A5x2 contains the following instances:

FVP_VE_Cortex-A5x2 instances

FVP VE Cortex A5x2

Top level component of the Cortex-A5x2 Versatile Express inspired model.

Type: FVP_VE_Cortex_A5x2.

FVP_VE_Cortex_A5x2.cluster

ARM CORTEXA5MP Cluster CT model.

Type: Cluster ARM Cortex-A5MP.

FVP_VE_Cortex_A5x2.cluster.cpu0

ARM CORTEXA5MP CT model.

Type: ARM Cortex-A5MP.

FVP VE Cortex A5x2.cluster.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex A5x2.cluster.cpu0.llicache

PV Cache.

Type: PvCache.

${\tt FVP_VE_Cortex_A5x2.cluster.cpu0.utlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A5x2.cluster.cpu1

ARM CORTEXA5MP CT model.

Type: ARM_Cortex-A5MP.

FVP VE Cortex A5x2.cluster.cpu1.l1dcache

PV Cache.
Type: Pycache.

FVP VE Cortex A5x2.cluster.cpu1.llicache

PV Cache.
Type: PVCache.

FVP VE Cortex A5x2.cluster.cpu1.utlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_VE_Cortex_A5x2.daughterboard}$

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP VE Cortex A5x2.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A5x2.daughterboard.dmc_phy}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A5x2.daughterboard.dram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A5x2.daughterboard.dram_aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A5x2.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A5x2.daughterboard.dram limit 8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP_VE_Cortex_A5x2.daughterboard.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_VE_Cortex_A5x2.daughterboard.hdlcd

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP_VE_Cortex_A5x2.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_VE_Cortex_A5x2.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A5x2.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

${\tt FVP_VE_Cortex_A5x2.daughterboard.hdlcd.timer.timer.thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A5x2.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP_VE_Cortex_A5x2.daughterboard.nonsecure_region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A5x2.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A5x2.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE Cortex A5x2.daughterboard.secureROloader

A device that can preload a gripped image into flash at startup.

Type: FlashLoader.

FVP_VE Cortex A5x2.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x2.daughterboard.secure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

${\tt FVP_VE_Cortex_A5x2.daughterboard.sram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x2.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_VE_Cortex_A5x2.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: VEMotherBoard.

FVP VE Cortex A5x2.motherboard.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_VE Cortex A5x2.motherboard.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A5x2.motherboard.Timer_0_1.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex_A5x2.motherboard.Timer 0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex A5x2.motherboard.Timer_0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A5x2.motherboard.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_VE Cortex A5x2.motherboard.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.motherboard.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.motherboard.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A5x2.motherboard.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A5x2.motherboard.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP VE Cortex A5x2.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x2.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x2.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.motherboard.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x2.motherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x2.motherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x2.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A5x2.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_VE_Cortex_A5x2.motherboard.flashloader0}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A5x2.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A5x2.motherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A5x2.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A5x2.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A5x2.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.motherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A5x2.motherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.motherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A5x2.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.motherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A5x2.motherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.motherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP VE Cortex A5x2.motherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP VE Cortex A5x2.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A5x2.motherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x2.motherboard.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A5x2.motherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.motherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_VE_Cortex_A5x2.motherboard.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP VE Cortex A5x2.motherboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP VE Cortex A5x2.motherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A5x2.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A5x2.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A5x2.motherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

${\tt FVP_VE_Cortex_A5x2.motherboard.ps2keyboard}$

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP VE Cortex A5x2.motherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP VE Cortex A5x2.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A5x2.motherboard.smsc_91c111}$

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

${\tt FVP_VE_Cortex_A5x2.motherboard.sp805_wdog}$

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP_VE_Cortex_A5x2.motherboard.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_VE_Cortex_A5x2.motherboard.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.motherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.motherboard.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A5x2.motherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A5x2.motherboard.terminal_0}$

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_A5x2.motherboard.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A5x2.motherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_A5x2.motherboard.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A5x2.motherboard.ve sysregs

Type: VE SysRegs.

FVP_VE_Cortex_A5x2.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP VE Cortex A5x2.motherboard.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP VE Cortex A5x2.motherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE_Cortex_A5x2.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex A5x2.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.motherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x2.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x2.periph clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

15.14 FVP_VE_Cortex-A5x4

FVP_VE_Cortex-A5x4 contains the following instances:

FVP_VE_Cortex-A5x4 instances

FVP VE Cortex A5x4

Top level component of the Cortex-A5x4 Versatile Express inspired model.

Type: FVP_VE_Cortex_A5x4.

FVP_VE_Cortex_A5x4.cluster

ARM CORTEXA5MP Cluster CT model.

Type: Cluster ARM Cortex-A5MP.

FVP_VE_Cortex_A5x4.cluster.cpu0

ARM CORTEXA5MP CT model.

Type: ARM Cortex-A5MP.

FVP VE Cortex A5x4.cluster.cpu0.l1dcache

PV Cache.

Type: PVCache.

${\tt FVP_VE_Cortex_A5x4.cluster.cpu0.llicache}$

PV Cache.

Type: PvCache.

${\tt FVP_VE_Cortex_A5x4.cluster.cpu0.utlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A5x4.cluster.cpu1

ARM CORTEXA5MP CT model.

Type: ARM Cortex-A5MP.

FVP VE Cortex A5x4.cluster.cpu1.lldcache

PV Cache.

Type: Pycache.

FVP VE Cortex A5x4.cluster.cpu1.llicache

PV Cache.

Type: Pycache.

FVP_VE_Cortex_A5x4.cluster.cpu1.utlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A5x4.cluster.cpu2

ARM CORTEXA5MP CT model.

Type: ARM Cortex-A5MP.

FVP VE Cortex A5x4.cluster.cpu2.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex A5x4.cluster.cpu2.llicache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A5x4.cluster.cpu2.utlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A5x4.cluster.cpu3

ARM CORTEXA5MP CT model.

Type: ARM Cortex-A5MP.

FVP_VE_Cortex_A5x4.cluster.cpu3.11dcache

PV Cache.

Type: PVCache.

FVP VE Cortex A5x4.cluster.cpu3.llicache

PV Cache.

Type: PvCache.

FVP VE Cortex A5x4.cluster.cpu3.utlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A5x4.daughterboard

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP VE Cortex A5x4.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A5x4.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A5x4.daughterboard.dmc}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A5x4.daughterboard.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x4.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A5x4.daughterboard.dram_aliased}$

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A5x4.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A5x4.daughterboard.dram limit 8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

${\tt FVP_VE_Cortex_A5x4.daughterboard.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_VE_Cortex_A5x4.daughterboard.hdlcd

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP VE Cortex A5x4.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A5x4.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A5x4.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_VE_Cortex_A5x4.daughterboard.hdlcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A5x4.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: vEInterruptMapper.

FVP VE Cortex A5x4.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A5x4.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x4.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_VE_Cortex_A5x4.daughterboard.secureROloader}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A5x4.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A5x4.daughterboard.secure_region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A5x4.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x4.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP VE Cortex A5x4.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: vemotherBoard.

FVP_VE_Cortex_A5x4.motherboard.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_VE_Cortex_A5x4.motherboard.Timer_0 1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A5x4.motherboard.Timer_0_1.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x4.motherboard.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A5x4.motherboard.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_A5x4.motherboard.Timer_2_3}$

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

${\tt FVP_VE_Cortex_A5x4.motherboard.Timer_2_3.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A5x4.motherboard.Timer_2_3.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x4.motherboard.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex A5x4.motherboard.Timer_2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A5x4.motherboard.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP VE Cortex A5x4.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x4.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x4.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x4.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x4.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x4.motherboard.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x4.motherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A5x4.motherboard.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x4.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A5x4.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex A5x4.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_VE_Cortex_A5x4.motherboard.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_A5x4.motherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A5x4.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A5x4.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A5x4.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x4.motherboard.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A5x4.motherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x4.motherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A5x4.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x4.motherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A5x4.motherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x4.motherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_VE_Cortex_A5x4.motherboard.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP VE Cortex A5x4.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

${\tt FVP_VE_Cortex_A5x4.motherboard.pl050_kmi0.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A5x4.motherboard.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

${\tt FVP_VE_Cortex_A5x4.motherboard.pl050_kmi1.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x4.motherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

${\tt FVP_VE_Cortex_A5x4.motherboard.pl111_clcd.pl11x_clcd}$

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP VE Cortex A5x4.motherboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A5x4.motherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A5x4.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A5x4.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

${\tt FVP_VE_Cortex_A5x4.motherboard.pl180_mci}$

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex A5x4.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

${\tt FVP_VE_Cortex_A5x4.motherboard.ps2mouse}$

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP VE Cortex A5x4.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A5x4.motherboard.smsc_91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP VE Cortex A5x4.motherboard.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP VE Cortex A5x4.motherboard.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP VE Cortex A5x4.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x4.motherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x4.motherboard.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x4.motherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A5x4.motherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_A5x4.motherboard.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A5x4.motherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A5x4.motherboard.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A5x4.motherboard.ve sysregs

Type: ve sysregs.

${\tt FVP_VE_Cortex_A5x4.motherboard.virtioblockdevice}$

virtio block device.

Type: VirtioBlockDevice.

${\tt FVP_VE_Cortex_A5x4.motherboard.virtiop9} device$

virtio P9 server.

Type: VirtioP9Device.

FVP VE Cortex A5x4.motherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP VE Cortex A5x4.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex A5x4.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A5x4.motherboard.vis.recorder.recordingDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A5x4.motherboard.vram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A5x4.periph clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

15.15 FVP_VE_Cortex-A7x1

FVP VE Cortex-A7x1 contains the following instances:

FVP VE Cortex-A7x1 instances

FVP_VE_Cortex_A7x1

Top level component of the Cortex_A7x1 Versatile Express inspired model.

Type: FVP VE Cortex A7x1.

FVP VE Cortex A7x1.cluster

ARM Cortex-A7 Cluster CT model.

Type: Cluster_ARM_Cortex-A7.

FVP_VE_Cortex_A7x1.cluster.cpu0

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

FVP_VE_Cortex_A7x1.cluster.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A7x1.cluster.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_VE_Cortex_A7x1.cluster.cpu0.l1dcache}$

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A7x1.cluster.cpu0.llicache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A7x1.cluster.12_cache

PV Cache.

Type: PvCache.

FVP VE Cortex A7x1.daughterboard

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

${\tt FVP_VE_Cortex_A7x1.daughterboard.clockCLCD}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x1.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A7x1.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A7x1.daughterboard.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A7x1.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A7x1.daughterboard.dram_aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP_VE Cortex A7x1.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A7x1.daughterboard.dram limit 8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A7x1.daughterboard.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_VE_Cortex_A7x1.daughterboard.hdlcd

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP VE Cortex A7x1.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_VE_Cortex_A7x1.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a

proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A7x1.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A7x1.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A7x1.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP VE Cortex A7x1.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A7x1.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A7x1.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A7x1.daughterboard.secureROloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_A7x1.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A7x1.daughterboard.secure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP_VE_Cortex_A7x1.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A7x1.daughterboard.vedcc}$

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_VE_Cortex_A7x1.globalcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP VE Cortex A7x1.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: VEMotherBoard.

FVP VE Cortex A7x1.motherboard.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP VE Cortex A7x1.motherboard.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x1.motherboard.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A7x1.motherboard.Timer_0_1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_A7x1.motherboard.Timer_0_1.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A7x1.motherboard.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex A7x1.motherboard.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x1.motherboard.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x1.motherboard.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A7x1.motherboard.Timer_2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A7x1.motherboard.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut_SDL.

FVP VE Cortex A7x1.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x1.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x1.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x1.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x1.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A7x1.motherboard.dummy_local_dap_rom}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A7x1.motherboard.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A7x1.motherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A7x1.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A7x1.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex_A7x1.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A7x1.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A7x1.motherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A7x1.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

${\tt FVP_VE_Cortex_A7x1.motherboard.pl011_uart0}$

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A7x1.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x1.motherboard.pl011_uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A7x1.motherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x1.motherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE Cortex A7x1.motherboard.pl011_uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A7x1.motherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A7x1.motherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x1.motherboard.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP VE Cortex A7x1.motherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041_AACI.

FVP_VE_Cortex_A7x1.motherboard.pl050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_VE Cortex A7x1.motherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x1.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A7x1.motherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x1.motherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_VE_Cortex_A7x1.motherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP VE Cortex A7x1.motherboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A7x1.motherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

${\tt FVP_VE_Cortex_A7x1.motherboard.pl111_clcd.pl11x_clcd.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A7x1.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A7x1.motherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180_MCI.

${\tt FVP_VE_Cortex_A7x1.motherboard.ps2keyboard}$

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP VE Cortex A7x1.motherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP VE Cortex A7x1.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A7x1.motherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP VE Cortex A7x1.motherboard.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_VE_Cortex_A7x1.motherboard.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP VE Cortex A7x1.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x1.motherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x1.motherboard.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x1.motherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x1.motherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A7x1.motherboard.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_A7x1.motherboard.terminal_2}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A7x1.motherboard.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A7x1.motherboard.ve sysregs

Type: ve sysregs.

FVP VE Cortex A7x1.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_VE_Cortex_A7x1.motherboard.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP VE Cortex A7x1.motherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP VE Cortex A7x1.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_VE_Cortex_A7x1.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x1.motherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A7x1.motherboard.vram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

15.16 FVP_VE_Cortex-A7x2

FVP_VE_Cortex-A7x2 contains the following instances:

FVP_VE_Cortex-A7x2 instances

FVP VE Cortex A7x2

Top level component of the Cortex A7x2 Versatile Express inspired model.

Type: FVP VE Cortex A7x2.

FVP VE Cortex A7x2.cluster

ARM Cortex-A7 Cluster CT model.

Type: Cluster ARM Cortex-A7.

FVP VE Cortex A7x2.cluster.cpu0

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

FVP VE Cortex A7x2.cluster.cpu0.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A7x2.cluster.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A7x2.cluster.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex A7x2.cluster.cpu0.llicache

PV Cache.

Type: PVCache.

FVP VE Cortex A7x2.cluster.cpu1

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

FVP_VE_Cortex_A7x2.cluster.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A7x2.cluster.cpu1.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A7x2.cluster.cpu1.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex A7x2.cluster.cpu1.llicache

PV Cache.

Type: PvCache.

FVP_VE_Cortex_A7x2.cluster.12_cache

PV Cache.

Type: PvCache.

FVP VE Cortex A7x2.daughterboard

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP VE Cortex A7x2.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A7x2.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x2.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A7x2.daughterboard.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A7x2.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A7x2.daughterboard.dram_aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A7x2.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

${\tt FVP_VE_Cortex_A7x2.daughterboard.dram_limit_8}$

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

${\tt FVP_VE_Cortex_A7x2.daughterboard.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_VE_Cortex_A7x2.daughterboard.hdlcd

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP VE Cortex A7x2.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A7x2.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A7x2.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A7x2.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A7x2.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP VE Cortex A7x2.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A7x2.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A7x2.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex_A7x2.daughterboard.secureROloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A7x2.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A7x2.daughterboard.secure_region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A7x2.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A7x2.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP VE Cortex A7x2.globalcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP VE Cortex A7x2.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: vemotherBoard.

FVP VE Cortex A7x2.motherboard.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_VE Cortex A7x2.motherboard.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x2.motherboard.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x2.motherboard.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A7x2.motherboard.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A7x2.motherboard.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_VE_Cortex_A7x2.motherboard.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x2.motherboard.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x2.motherboard.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A7x2.motherboard.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A7x2.motherboard.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP VE Cortex A7x2.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x2.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x2.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x2.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x2.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x2.motherboard.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A7x2.motherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A7x2.motherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A7x2.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A7x2.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_VE_Cortex_A7x2.motherboard.flashloader0}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A7x2.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_VE_Cortex_A7x2.motherboard.hostbridge}$

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A7x2.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A7x2.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A7x2.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A7x2.motherboard.pl011_uart1}$

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_VE Cortex A7x2.motherboard.pl011_uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A7x2.motherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_VE_Cortex_A7x2.motherboard.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x2.motherboard.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A7x2.motherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A7x2.motherboard.pl031_rtc}$

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP VE Cortex A7x2.motherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP VE Cortex A7x2.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A7x2.motherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x2.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_VE Cortex A7x2.motherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A7x2.motherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP VE Cortex A7x2.motherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP VE Cortex A7x2.motherboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A7x2.motherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A7x2.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A7x2.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_VE_Cortex_A7x2.motherboard.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180_MCI.

FVP VE Cortex A7x2.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP VE Cortex A7x2.motherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP VE Cortex A7x2.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A7x2.motherboard.smsc_91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP VE Cortex A7x2.motherboard.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_VE_Cortex_A7x2.motherboard.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP VE Cortex A7x2.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x2.motherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x2.motherboard.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x2.motherboard.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A7x2.motherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A7x2.motherboard.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A7x2.motherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_A7x2.motherboard.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A7x2.motherboard.ve sysregs

Type: ve_sysRegs.

FVP_VE_Cortex_A7x2.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP VE Cortex A7x2.motherboard.virtiop9device

virtio P9 server.
Type: VirtioP9Device.

FVP VE Cortex A7x2.motherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE_Cortex_A7x2.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex A7x2.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x2.motherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x2.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

15.17 FVP_VE_Cortex-A7x4

FVP_VE_Cortex-A7x4 contains the following instances:

FVP VE Cortex-A7x4 instances

FVP_VE_Cortex_A7x4

Top level component of the Cortex_A7x3 Versatile Express inspired model.

Type: FVP_VE_Cortex_A7x4.

FVP VE Cortex A7x4.cluster

ARM Cortex-A7 Cluster CT model.

Type: Cluster_ARM_Cortex-A7.

FVP_VE_Cortex_A7x4.cluster.cpu0

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

${\tt FVP_VE_Cortex_A7x4.cluster.cpu0.dtlb}$

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE Cortex A7x4.cluster.cpu0.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A7x4.cluster.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A7x4.cluster.cpu0.llicache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A7x4.cluster.cpu1

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

FVP_VE Cortex A7x4.cluster.cpu1.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A7x4.cluster.cpu1.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A7x4.cluster.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP VE Cortex A7x4.cluster.cpu1.llicache

PV Cache.

Type: PVCache.

FVP VE Cortex A7x4.cluster.cpu2

ARM Cortex-A7 CT model.

Type: ARM Cortex-A7.

FVP VE Cortex A7x4.cluster.cpu2.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A7x4.cluster.cpu2.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A7x4.cluster.cpu2.l1dcache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A7x4.cluster.cpu2.llicache

PV Cache.

Type: PvCache.

FVP VE Cortex A7x4.cluster.cpu3

ARM Cortex-A7 CT model.

Type: ARM_Cortex-A7.

FVP_VE_Cortex_A7x4.cluster.cpu3.dtlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A7x4.cluster.cpu3.itlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A7x4.cluster.cpu3.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex A7x4.cluster.cpu3.llicache

PV Cache.

Type: PvCache.

FVP_VE_Cortex_A7x4.cluster.12_cache

PV Cache.

Type: PVCache.

${\tt FVP_VE_Cortex_A7x4.daughterboard}$

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP VE Cortex A7x4.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A7x4.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x4.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A7x4.daughterboard.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A7x4.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A7x4.daughterboard.dram_aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A7x4.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

${\tt FVP_VE_Cortex_A7x4.daughterboard.dram_limit_8}$

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

${\tt FVP_VE_Cortex_A7x4.daughterboard.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_VE_Cortex_A7x4.daughterboard.hdlcd

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP VE Cortex A7x4.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A7x4.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A7x4.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A7x4.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A7x4.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: vEInterruptMapper.

FVP VE Cortex A7x4.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A7x4.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A7x4.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex_A7x4.daughterboard.secureR0loader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A7x4.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A7x4.daughterboard.secure_region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A7x4.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A7x4.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP VE Cortex A7x4.globalcounter

Memory Mapped Counter Module for Generic Timers.

Type: MemoryMappedCounterModule.

FVP VE Cortex A7x4.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: vemotherBoard.

FVP VE Cortex A7x4.motherboard.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex A7x4.motherboard.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x4.motherboard.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x4.motherboard.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE Cortex A7x4.motherboard.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A7x4.motherboard.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

${\tt FVP_VE_Cortex_A7x4.motherboard.Timer_2_3.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x4.motherboard.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x4.motherboard.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A7x4.motherboard.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A7x4.motherboard.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP VE Cortex A7x4.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x4.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x4.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x4.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x4.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex A7x4.motherboard.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A7x4.motherboard.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A7x4.motherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A7x4.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A7x4.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A7x4.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A7x4.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_VE_Cortex_A7x4.motherboard.hostbridge}$

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A7x4.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A7x4.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A7x4.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A7x4.motherboard.pl011_uart1}$

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_VE Cortex A7x4.motherboard.pl011_uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A7x4.motherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A7x4.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x4.motherboard.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A7x4.motherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A7x4.motherboard.pl031_rtc}$

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP VE Cortex A7x4.motherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP VE Cortex A7x4.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A7x4.motherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x4.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_VE Cortex A7x4.motherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A7x4.motherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP VE Cortex A7x4.motherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP VE Cortex A7x4.motherboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A7x4.motherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A7x4.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A7x4.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

${\tt FVP_VE_Cortex_A7x4.motherboard.pl180_mci}$

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180_MCI.

FVP VE Cortex A7x4.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP VE Cortex A7x4.motherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP VE Cortex A7x4.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A7x4.motherboard.smsc_91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP VE Cortex A7x4.motherboard.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_VE_Cortex_A7x4.motherboard.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP VE Cortex A7x4.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x4.motherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A7x4.motherboard.sp810_sysctrl.clkdiv_clk2}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A7x4.motherboard.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A7x4.motherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A7x4.motherboard.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_A7x4.motherboard.terminal_2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_A7x4.motherboard.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A7x4.motherboard.ve sysregs

Type: ve_sysRegs.

${\tt FVP_VE_Cortex_A7x4.motherboard.virtioblockdevice}$

virtio block device.

Type: VirtioBlockDevice.

FVP VE Cortex A7x4.motherboard.virtiop9device

virtio P9 server.
Type: VirtioP9Device.

FVP VE Cortex A7x4.motherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE_Cortex_A7x4.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex A7x4.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x4.motherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A7x4.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

15.18 FVP_VE_Cortex-A9x1

FVP VE Cortex-A9x1 contains the following instances:

FVP VE Cortex-A9x1 instances

FVP VE Cortex A9x1

Top level component of the Cortex-A9x1 Versatile Express inspired model.

Type: FVP_VE_Cortex_A9x1.

FVP VE Cortex A9x1.cluster

ARM CORTEXA9MP Cluster CT model.

Type: Cluster_ARM_Cortex-A9MP.

FVP_VE_Cortex_A9x1.cluster.cpu0

ARM CORTEXA9MP CT model.

Type: ARM Cortex-A9MP.

FVP_VE_Cortex_A9x1.cluster.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A9x1.cluster.cpu0.llicache

PV Cache.

Type: PvCache.

FVP_VE_Cortex_A9x1.cluster.cpu0.utlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A9x1.daughterboard

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP_VE_Cortex_A9x1.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x1.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x1.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x1.daughterboard.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x1.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE Cortex A9x1.daughterboard.dram aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP_VE_Cortex_A9x1.daughterboard.dram_limit_4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP_VE_Cortex A9x1.daughterboard.dram limit 8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A9x1.daughterboard.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP VE Cortex A9x1.daughterboard.hdlcd

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP VE Cortex A9x1.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A9x1.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A9x1.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A9x1.daughterboard.hdlcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A9x1.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP VE Cortex A9x1.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP_VE_Cortex_A9x1.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x1.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex_A9x1.daughterboard.secureROloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_A9x1.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x1.daughterboard.secure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A9x1.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x1.daughterboard.vedcc

Daughterboard Configuration Control (DCC).

Type: vedcc.

${\tt FVP_VE_Cortex_A9x1.motherboard}$

Model inspired by the ARM Versatile Express Motherboard.

Type: VEMotherBoard.

FVP_VE_Cortex_A9x1.motherboard.Timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_VE_Cortex_A9x1.motherboard.Timer_0 1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x1.motherboard.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A9x1.motherboard.Timer_0_1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A9x1.motherboard.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A9x1.motherboard.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex A9x1.motherboard.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x1.motherboard.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x1.motherboard.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_A9x1.motherboard.Timer_2_3.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A9x1.motherboard.audioout

SDL based Audio Output for PLO41 AACI.

Type: AudioOut SDL.

FVP_VE_Cortex_A9x1.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x1.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x1.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x1.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x1.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A9x1.motherboard.dummy_local_dap_rom}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A9x1.motherboard.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x1.motherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x1.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_VE_Cortex_A9x1.motherboard.flash1}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A9x1.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_A9x1.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A9x1.motherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A9x1.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A9x1.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A9x1.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x1.motherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A9x1.motherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

${\tt FVP_VE_Cortex_A9x1.motherboard.pl011_uart2}$

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_VE_Cortex_A9x1.motherboard.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x1.motherboard.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE Cortex A9x1.motherboard.pl011_uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A9x1.motherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031_RTC.

FVP VE Cortex A9x1.motherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP VE Cortex A9x1.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A9x1.motherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x1.motherboard.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A9x1.motherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A9x1.motherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP VE Cortex A9x1.motherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

${\tt FVP_VE_Cortex_A9x1.motherboard.pl111_clcd.pl11x_clcd.timer}$

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

${\tt FVP_VE_Cortex_A9x1.motherboard.pl111_clcd.pl11x_clcd.timer.timer}$

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A9x1.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_VE_Cortex_A9x1.motherboard.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_VE_Cortex_A9x1.motherboard.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex A9x1.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_VE_Cortex_A9x1.motherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP VE Cortex A9x1.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x1.motherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP VE Cortex A9x1.motherboard.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_VE_Cortex_A9x1.motherboard.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_VE_Cortex_A9x1.motherboard.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x1.motherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_VE_Cortex_A9x1.motherboard.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x1.motherboard.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x1.motherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A9x1.motherboard.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_A9x1.motherboard.terminal_2}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_A9x1.motherboard.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A9x1.motherboard.ve sysregs

Type: ve_sysRegs.

FVP_VE_Cortex_A9x1.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP VE Cortex A9x1.motherboard.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP VE Cortex A9x1.motherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE_Cortex A9x1.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_VE_Cortex_A9x1.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x1.motherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x1.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A9x1.periph_clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

15.19 FVP VE Cortex-A9x2

FVP_VE_Cortex-A9x2 contains the following instances:

FVP_VE_Cortex-A9x2 instances

FVP VE Cortex A9x2

Top level component of the Cortex-A9x2 Versatile Express inspired model.

Type: FVP VE Cortex A9x2.

FVP VE Cortex A9x2.cluster

ARM CORTEXA9MP Cluster CT model.

Type: Cluster_ARM_Cortex-A9MP.

FVP_VE_Cortex_A9x2.cluster.cpu0

ARM CORTEXA9MP CT model.

Type: ARM Cortex-A9MP.

FVP VE Cortex A9x2.cluster.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP VE Cortex A9x2.cluster.cpu0.llicache

PV Cache.

Type: PvCache.

FVP VE Cortex A9x2.cluster.cpu0.utlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP_VE_Cortex_A9x2.cluster.cpu1

ARM CORTEXA9MP CT model.

Type: ARM Cortex-A9MP.

FVP VE Cortex A9x2.cluster.cpu1.lldcache

PV Cache.

Type: PvCache.

FVP VE Cortex A9x2.cluster.cpu1.llicache

PV Cache.

Type: Pycache.

FVP VE Cortex A9x2.cluster.cpu1.utlb

TLB - instruction, data or unified.

Type: TlbCadi.

${\tt FVP_VE_Cortex_A9x2.daughterboard}$

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP VE Cortex A9x2.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex A9x2.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x2.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A9x2.daughterboard.dmc_phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x2.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x2.daughterboard.dram aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP_VE Cortex A9x2.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP_VE_Cortex_A9x2.daughterboard.dram_limit_8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A9x2.daughterboard.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_VE_Cortex_A9x2.daughterboard.hdlcd}$

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP_VE_Cortex_A9x2.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_VE_Cortex_A9x2.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A9x2.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_VE_Cortex_A9x2.daughterboard.hdlcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A9x2.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: vEInterruptMapper.

FVP_VE_Cortex_A9x2.daughterboard.nonsecure_region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A9x2.daughterboard.secureDRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A9x2.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex_A9x2.daughterboard.secureROloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A9x2.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x2.daughterboard.secure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A9x2.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A9x2.daughterboard.vedcc}$

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_VE_Cortex_A9x2.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: vemotherBoard.

FVP VE Cortex A9x2.motherboard.Timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex A9x2.motherboard.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A9x2.motherboard.Timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x2.motherboard.Timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_A9x2.motherboard.Timer_0_1.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A9x2.motherboard.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_VE_Cortex_A9x2.motherboard.Timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x2.motherboard.Timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x2.motherboard.Timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A9x2.motherboard.Timer_2_3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A9x2.motherboard.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP VE Cortex A9x2.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A9x2.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x2.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x2.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x2.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x2.motherboard.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A9x2.motherboard.dummy_ram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A9x2.motherboard.dummy_usb}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x2.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A9x2.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex_A9x2.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A9x2.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE Cortex A9x2.motherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A9x2.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A9x2.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A9x2.motherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x2.motherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A9x2.motherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_VE_Cortex_A9x2.motherboard.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A9x2.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x2.motherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A9x2.motherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x2.motherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP VE Cortex A9x2.motherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP_VE_Cortex_A9x2.motherboard.pl050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_VE_Cortex_A9x2.motherboard.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x2.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A9x2.motherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x2.motherboard.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

${\tt FVP_VE_Cortex_A9x2.motherboard.pl111_clcd.pl11x_clcd}$

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_VE_Cortex_A9x2.motherboard.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal()

callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A9x2.motherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

${\tt FVP_VE_Cortex_A9x2.motherboard.pl111_clcd.pl11x_clcd.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_VE_Cortex_A9x2.motherboard.pl111_clcd.pl11x_clcd.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A9x2.motherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP_VE_Cortex_A9x2.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP_VE_Cortex_A9x2.motherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP VE Cortex A9x2.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A9x2.motherboard.smsc_91c111}$

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_VE_Cortex_A9x2.motherboard.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP VE Cortex A9x2.motherboard.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 sysctrl.

FVP VE Cortex A9x2.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x2.motherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x2.motherboard.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A9x2.motherboard.sp810_sysctrl.clkdiv_clk3}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A9x2.motherboard.terminal_0}$

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_A9x2.motherboard.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A9x2.motherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A9x2.motherboard.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_A9x2.motherboard.ve_sysregs}$

Type: ve sysRegs.

FVP VE Cortex A9x2.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP_VE_Cortex_A9x2.motherboard.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

FVP VE Cortex A9x2.motherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE_Cortex A9x2.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex A9x2.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A9x2.motherboard.vis.recorder.recordingDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x2.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A9x2.periph_clockdivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

15.20 FVP_VE_Cortex-A9x4

FVP VE Cortex-A9x4 contains the following instances:

FVP_VE_Cortex-A9x4 instances

FVP VE Cortex A9x4

Top level component of the Cortex-A9x4 Versatile Express inspired model.

Type: FVP_VE_Cortex_A9x4.

FVP VE Cortex A9x4.cluster

ARM CORTEXA9MP Cluster CT model.

Type: Cluster ARM Cortex-A9MP.

FVP VE Cortex A9x4.cluster.cpu0

ARM CORTEXA9MP CT model.

Type: ARM Cortex-A9MP.

FVP VE Cortex A9x4.cluster.cpu0.l1dcache

PV Cache.

Type: Pycache.

FVP_VE_Cortex_A9x4.cluster.cpu0.llicache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A9x4.cluster.cpu0.utlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A9x4.cluster.cpu1

ARM CORTEXA9MP CT model.

Type: ARM Cortex-A9MP.

FVP_VE_Cortex_A9x4.cluster.cpu1.l1dcache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A9x4.cluster.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_A9x4.cluster.cpu1.utlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A9x4.cluster.cpu2

ARM CORTEXA9MP CT model.

Type: ARM Cortex-A9MP.

FVP VE Cortex A9x4.cluster.cpu2.lldcache

PV Cache.

Type: PvCache.

FVP VE Cortex A9x4.cluster.cpu2.llicache

PV Cache.

Type: PvCache.

FVP_VE_Cortex_A9x4.cluster.cpu2.utlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A9x4.cluster.cpu3

ARM CORTEXA9MP CT model.

Type: ARM_Cortex-A9MP.

FVP VE Cortex A9x4.cluster.cpu3.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex A9x4.cluster.cpu3.llicache

PV Cache.

Type: PVCache.

FVP VE Cortex A9x4.cluster.cpu3.utlb

TLB - instruction, data or unified.

Type: TlbCadi.

FVP VE Cortex A9x4.daughterboard

Daughtercard, inspired by the ARM Versatile Express development platform.

Type: VEDaughterBoard.

FVP VE Cortex A9x4.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x4.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x4.daughterboard.dmc

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x4.daughterboard.dmc phy

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A9x4.daughterboard.dram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x4.daughterboard.dram aliased

Allow TrustZone secure/normal bus signals to be routed separately.

Type: Tzswitch.

FVP VE Cortex A9x4.daughterboard.dram limit 4

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A9x4.daughterboard.dram limit 8

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A9x4.daughterboard.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP VE Cortex A9x4.daughterboard.hdlcd

ARM PrimeCell HD Color LCD Controller (Nominal Designation PL370).

Type: PL370 HDLCD.

FVP VE Cortex A9x4.daughterboard.hdlcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex A9x4.daughterboard.hdlcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex A9x4.daughterboard.hdlcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

${\tt FVP_VE_Cortex_A9x4.daughterboard.hdlcd.timer.timer.thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A9x4.daughterboard.introuter

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP VE Cortex A9x4.daughterboard.nonsecure region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

${\tt FVP_VE_Cortex_A9x4.daughterboard.secureDRAM}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x4.daughterboard.secureRO

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A9x4.daughterboard.secureROloader

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex A9x4.daughterboard.secureSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A9x4.daughterboard.secure_region

Allow TrustZone secure/normal bus signals to be routed separately.

Type: TZSwitch.

FVP VE Cortex A9x4.daughterboard.sram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_A9x4.daughterboard.vedcc}$

Daughterboard Configuration Control (DCC).

Type: vedcc.

FVP_VE_Cortex_A9x4.motherboard

Model inspired by the ARM Versatile Express Motherboard.

Type: VEMotherBoard.

${\tt FVP_VE_Cortex_A9x4.motherboard.Timer_0_1}$

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex A9x4.motherboard.Timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x4.motherboard.Timer_0_1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x4.motherboard.Timer_0_1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A9x4.motherboard.Timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE Cortex A9x4.motherboard.Timer 2 3

ARM Dual-Timer Module(SP804).

Type: sp804_Timer.

FVP VE Cortex A9x4.motherboard.Timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x4.motherboard.Timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x4.motherboard.Timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex A9x4.motherboard.Timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_A9x4.motherboard.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP VE Cortex A9x4.motherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x4.motherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x4.motherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex A9x4.motherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A9x4.motherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x4.motherboard.dummy local dap rom

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A9x4.motherboard.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x4.motherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A9x4.motherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A9x4.motherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex A9x4.motherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex A9x4.motherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_VE_Cortex_A9x4.motherboard.hostbridge}$

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex A9x4.motherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex A9x4.motherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_VE Cortex A9x4.motherboard.pl011_uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A9x4.motherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex A9x4.motherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x4.motherboard.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A9x4.motherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A9x4.motherboard.pl011_uart3}$

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex A9x4.motherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x4.motherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PLO31).

Type: PL031 RTC.

FVP VE Cortex A9x4.motherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP VE Cortex A9x4.motherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_VE Cortex A9x4.motherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A9x4.motherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex A9x4.motherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x4.motherboard.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP VE Cortex A9x4.motherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_VE_Cortex_A9x4.motherboard.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

${\tt FVP_VE_Cortex_A9x4.motherboard.pl111_clcd.pl11x_clcd.timer.timer}$

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex A9x4.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex A9x4.motherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex A9x4.motherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex A9x4.motherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP VE Cortex A9x4.motherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP_VE_Cortex_A9x4.motherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex A9x4.motherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

FVP_VE_Cortex_A9x4.motherboard.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP VE Cortex A9x4.motherboard.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP VE Cortex A9x4.motherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_A9x4.motherboard.sp810_sysctrl.clkdiv_clk1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP VE Cortex A9x4.motherboard.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex A9x4.motherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x4.motherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A9x4.motherboard.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A9x4.motherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_A9x4.motherboard.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex A9x4.motherboard.ve sysregs

Type: VE SysRegs.

FVP_VE_Cortex_A9x4.motherboard.virtioblockdevice

virtio block device.

Type: VirtioBlockDevice.

FVP VE Cortex A9x4.motherboard.virtiop9device

virtio P9 server.

Type: VirtioP9Device.

${\tt FVP_VE_Cortex_A9x4.motherboard.vis}$

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE_Cortex_A9x4.motherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex A9x4.motherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex A9x4.motherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_A9x4.motherboard.vram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_A9x4.periph_clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

15.21 FVP_VE_Cortex-R4

FVP VE Cortex-R4 contains the following instances:

FVP_VE_Cortex-R4 instances

FVP VE Cortex R4

Top level component of the Cortex R4 Versatile Express inspired model.

Type: FVP_VE_Cortex_R4.

${\tt FVP_VE_Cortex_R4.daughterboard}$

Cortex-R4 DaughterBoard for Versatile Express.

Type: VEDaughterBoardCortex R4.

FVP_VE_Cortex_R4.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R4.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP VE Cortex R4.daughterboard.core

ARM CORTEXR4 CT model.

Type: ARM Cortex-R4.

FVP VE Cortex R4.daughterboard.core.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP_VE Cortex R4.daughterboard.core.cpu0.llicache

PV Cache.

Type: PVCache.

FVP VE Cortex R4.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_R4.daughterboard.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP VE Cortex R4.daughterboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_VE_Cortex_R4.daughterboard.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP VE Cortex R4.daughterboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

${\tt FVP_VE_Cortex_R4.daughterboard.pl111_clcd.pl11x_clcd.timer.timer}$

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex R4.daughterboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex R4.daughterboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex R4.daughterboard.pl310 12cc

ARM PrimeCell Level 2 Cache Controller (PL310).

Type: PL310 L2CC.

FVP_VE_Cortex_R4.daughterboard.pl390_gic

Generic Interrupt Controller (PL390).

Type: PL390 GIC.

FVP VE Cortex R4.daughterboard.veinterruptmapper

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP VE Cortex R4.vemotherboard

Model inspired by the ARM Versatile Express Motherboard for R profile.

Type: VEMotherBoardR.

FVP VE Cortex R4.vemotherboard.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP VE Cortex R4.vemotherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R4.vemotherboard.clock24MHz}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R4.vemotherboard.clock35MHz}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R4.vemotherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP VE Cortex R4.vemotherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R4.vemotherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R4.vemotherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R4.vemotherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex_R4.vemotherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex R4.vemotherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex R4.vemotherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_VE_Cortex_R4.vemotherboard.hostbridge}$

Host Socket Interface Component.

Type: HostBridge.

${\tt FVP_VE_Cortex_R4.vemotherboard.mmc}$

Generic Multimedia Card.

Туре: ммс.

FVP_VE_Cortex_R4.vemotherboard.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex R4.vemotherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R4.vemotherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE Cortex R4.vemotherboard.pl011_uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R4.vemotherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

${\tt FVP_VE_Cortex_R4.vemotherboard.pl011_uart2.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R4.vemotherboard.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex R4.vemotherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R4.vemotherboard.pl011_uart4}$

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_R4.vemotherboard.pl011_uart4.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R4.vemotherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PLO31).

Type: PL031 RTC.

FVP VE Cortex R4.vemotherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP VE Cortex R4.vemotherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP_VE Cortex R4.vemotherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R4.vemotherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex R4.vemotherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R4.vemotherboard.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP VE Cortex R4.vemotherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_VE_Cortex_R4.vemotherboard.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

${\tt FVP_VE_Cortex_R4.vemotherboard.pl111_clcd.pl11x_clcd.timer.timer}$

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex R4.vemotherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex R4.vemotherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex R4.vemotherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex R4.vemotherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

FVP VE Cortex R4.vemotherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP VE Cortex R4.vemotherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R4.vemotherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

FVP_VE_Cortex_R4.vemotherboard.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP VE Cortex R4.vemotherboard.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP VE Cortex R4.vemotherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R4.vemotherboard.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP VE Cortex R4.vemotherboard.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R4.vemotherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R4.vemotherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_R4.vemotherboard.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R4.vemotherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_R4.vemotherboard.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R4.vemotherboard.terminal 4

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_R4.vemotherboard.timer_0_1}$

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

${\tt FVP_VE_Cortex_R4.vemotherboard.timer_0_1.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R4.vemotherboard.timer_0_1.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP VE Cortex R4.vemotherboard.timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_R4.vemotherboard.timer_0_1.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_R4.vemotherboard.timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_VE Cortex R4.vemotherboard.timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R4.vemotherboard.timer_2_3.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R4.vemotherboard.timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex R4.vemotherboard.timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex R4.vemotherboard.ve sysregs

Type: ve sysRegs.

FVP VE Cortex R4.vemotherboard.video ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_R4.vemotherboard.vis}$

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE_Cortex_R4.vemotherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex R4.vemotherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R4.vemotherboard.vis.recorder.recordingDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

15.22 FVP_VE_Cortex-R5x1

FVP_VE_Cortex-R5x1 contains the following instances:

FVP VE Cortex-R5x1 instances

FVP VE Cortex R5x1

Top level component of the Cortex_R5x1 Versatile Express inspired model.

Type: FVP VE Cortex R5x1.

FVP VE Cortex R5x1.daughterboard

Cortex-R5x1 DaughterBoard for Versatile Express.

Type: VEDaughterBoardCortex R5x1.

FVP_VE_Cortex_R5x1.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R5x1.daughterboard.clockdivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x1.daughterboard.core

ARM CORTEXR5 Cluster CT model.

Type: Cluster_ARM_Cortex-R5.

FVP VE Cortex R5x1.daughterboard.core.cpu0

ARM CORTEXR5 CT model.

Type: ARM Cortex-R5.

FVP VE Cortex R5x1.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R5x1.daughterboard.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_VE_Cortex_R5x1.daughterboard.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_VE_Cortex_R5x1.daughterboard.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP VE Cortex R5x1.daughterboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex R5x1.daughterboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex R5x1.daughterboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex R5x1.daughterboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex R5x1.daughterboard.pl310 12cc

ARM PrimeCell Level 2 Cache Controller (PL310).

Type: PL310 L2CC.

FVP VE Cortex R5x1.daughterboard.pl390 gic

Generic Interrupt Controller (PL390).

Type: PL390 GIC.

FVP_VE Cortex R5x1.daughterboard.veinterruptmapper

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP VE Cortex R5x1.vemotherboard

Model inspired by the ARM Versatile Express Motherboard for R profile.

Type: VEMotherBoardR.

FVP VE Cortex R5x1.vemotherboard.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

${\tt FVP_VE_Cortex_R5x1.vemotherboard.clock100Hz}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R5x1.vemotherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x1.vemotherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x1.vemotherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R5x1.vemotherboard.clockCLCD}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R5x1.vemotherboard.dummy_ram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R5x1.vemotherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R5x1.vemotherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex_R5x1.vemotherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex R5x1.vemotherboard.flashloader0

A device that can preload a gripped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_R5x1.vemotherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex R5x1.vemotherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex R5x1.vemotherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex R5x1.vemotherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

${\tt FVP_VE_Cortex_R5x1.vemotherboard.pl011_uart0.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R5x1.vemotherboard.pl011_uart1}$

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_R5x1.vemotherboard.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x1.vemotherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex R5x1.vemotherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R5x1.vemotherboard.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex R5x1.vemotherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R5x1.vemotherboard.pl011_uart4

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_R5x1.vemotherboard.pl011_uart4.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x1.vemotherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP VE Cortex R5x1.vemotherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP VE Cortex R5x1.vemotherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

${\tt FVP_VE_Cortex_R5x1.vemotherboard.pl050_kmi0.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R5x1.vemotherboard.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex R5x1.vemotherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x1.vemotherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP VE Cortex R5x1.vemotherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_VE_Cortex_R5x1.vemotherboard.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex R5x1.vemotherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

${\tt FVP_VE_Cortex_R5x1.vemotherboard.pl111_clcd.pl11x_clcd.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex R5x1.vemotherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex R5x1.vemotherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex R5x1.vemotherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP VE Cortex R5x1.vemotherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP VE Cortex R5x1.vemotherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R5x1.vemotherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP VE Cortex R5x1.vemotherboard.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP VE Cortex R5x1.vemotherboard.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP VE Cortex R5x1.vemotherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R5x1.vemotherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R5x1.vemotherboard.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R5x1.vemotherboard.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R5x1.vemotherboard.terminal_0}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex R5x1.vemotherboard.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R5x1.vemotherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R5x1.vemotherboard.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R5x1.vemotherboard.terminal 4

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_R5x1.vemotherboard.timer_0_1}$

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_VE Cortex R5x1.vemotherboard.timer 0 1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R5x1.vemotherboard.timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R5x1.vemotherboard.timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex R5x1.vemotherboard.timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_R5x1.vemotherboard.timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_VE_Cortex_R5x1.vemotherboard.timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R5x1.vemotherboard.timer_2_3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x1.vemotherboard.timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex R5x1.vemotherboard.timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex R5x1.vemotherboard.ve sysregs

Type: ve sysRegs.

FVP_VE_Cortex_R5x1.vemotherboard.video_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R5x1.vemotherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP VE Cortex R5x1.vemotherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex R5x1.vemotherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x1.vemotherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

15.23 FVP VE Cortex-R5x2

FVP VE Cortex-R5x2 contains the following instances:

FVP_VE_Cortex-R5x2 instances

FVP VE Cortex R5x2

Top level component of the Cortex_R5x2 Versatile Express inspired model.

Type: FVP VE Cortex R5x2.

FVP_VE_Cortex_R5x2.daughterboard

Cortex-R5x2 DaughterBoard for Versatile Express.

Type: VEDaughterBoardCortex R5x2.

FVP VE Cortex R5x2.daughterboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x2.daughterboard.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x2.daughterboard.core

ARM CORTEXR5 Cluster CT model.

Type: Cluster ARM Cortex-R5.

FVP VE Cortex R5x2.daughterboard.core.cpu0

ARM CORTEXR5 CT model.

Type: ARM_Cortex-R5.

FVP_VE_Cortex_R5x2.daughterboard.core.cpu1

ARM CORTEXR5 CT model.

Type: ARM Cortex-R5.

FVP_VE_Cortex_R5x2.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE Cortex R5x2.daughterboard.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_VE_Cortex_R5x2.daughterboard.pl111_clcd}$

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111_CLCD.

FVP VE Cortex R5x2.daughterboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP VE Cortex R5x2.daughterboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex R5x2.daughterboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

${\tt FVP_VE_Cortex_R5x2.daughterboard.pl111_clcd.pl11x_clcd.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex R5x2.daughterboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

${\tt FVP_VE_Cortex_R5x2.daughterboard.pl310_l2cc}$

ARM PrimeCell Level 2 Cache Controller (PL310).

Type: PL310 L2CC.

FVP_VE_Cortex_R5x2.daughterboard.pl390_gic

Generic Interrupt Controller (PL390).

Type: PL390 GIC.

FVP_VE_Cortex_R5x2.daughterboard.veinterruptmapper

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP VE Cortex R5x2.vemotherboard

Model inspired by the ARM Versatile Express Motherboard for R profile.

Type: vemotherBoardR.

FVP VE Cortex R5x2.vemotherboard.audioout

SDL based Audio Output for PLO41 AACI.

Type: AudioOut SDL.

FVP VE Cortex R5x2.vemotherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R5x2.vemotherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x2.vemotherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R5x2.vemotherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x2.vemotherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x2.vemotherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R5x2.vemotherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_R5x2.vemotherboard.flash0}$

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex R5x2.vemotherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex R5x2.vemotherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex R5x2.vemotherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex R5x2.vemotherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex R5x2.vemotherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP_VE_Cortex_R5x2.vemotherboard.pl011_uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex R5x2.vemotherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x2.vemotherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex R5x2.vemotherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R5x2.vemotherboard.p1011_uart2}$

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

${\tt FVP_VE_Cortex_R5x2.vemotherboard.pl011_uart2.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R5x2.vemotherboard.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_R5x2.vemotherboard.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R5x2.vemotherboard.pl011 uart4

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP_VE_Cortex_R5x2.vemotherboard.pl011_uart4.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R5x2.vemotherboard.pl031_rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP VE Cortex R5x2.vemotherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041_AACI.

FVP_VE_Cortex_R5x2.vemotherboard.pl050_kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex R5x2.vemotherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x2.vemotherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex R5x2.vemotherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R5x2.vemotherboard.pl111_clcd}$

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_VE Cortex R5x2.vemotherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP VE Cortex R5x2.vemotherboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex R5x2.vemotherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

${\tt FVP_VE_Cortex_R5x2.vemotherboard.pl111_clcd.pl11x_clcd.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex R5x2.vemotherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex R5x2.vemotherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

${\tt FVP_VE_Cortex_R5x2.vemotherboard.ps2keyboard}$

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP VE Cortex R5x2.vemotherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP VE Cortex R5x2.vemotherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R5x2.vemotherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_VE_Cortex_R5x2.vemotherboard.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP_VE_Cortex_R5x2.vemotherboard.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP VE Cortex R5x2.vemotherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R5x2.vemotherboard.sp810_sysctrl.clkdiv_clk1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R5x2.vemotherboard.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x2.vemotherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R5x2.vemotherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R5x2.vemotherboard.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_R5x2.vemotherboard.terminal_2}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R5x2.vemotherboard.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R5x2.vemotherboard.terminal 4

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_R5x2.vemotherboard.timer_0_1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex R5x2.vemotherboard.timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R5x2.vemotherboard.timer_0_1.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R5x2.vemotherboard.timer_0_1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex R5x2.vemotherboard.timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex R5x2.vemotherboard.timer 2 3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex R5x2.vemotherboard.timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R5x2.vemotherboard.timer_2_3.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP VE Cortex R5x2.vemotherboard.timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_R5x2.vemotherboard.timer_2_3.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex R5x2.vemotherboard.ve sysregs

Type: ve sysRegs.

FVP_VE_Cortex_R5x2.vemotherboard.video_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R5x2.vemotherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE Cortex R5x2.vemotherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP_VE_Cortex_R5x2.vemotherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R5x2.vemotherboard.vis.recorder.recordingDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

15.24 FVP_VE_Cortex-R7x1

FVP_VE_Cortex-R7x1 contains the following instances:

FVP VE Cortex-R7x1 instances

FVP VE Cortex R7x1

Top level component of the Cortex R7x1 Versatile Express inspired model.

Type: FVP VE Cortex R7x1.

FVP VE Cortex R7x1.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R7x1.daughterboard

Cortex_R7x1 DaughterBoard for Versatile Express.

Type: VEDaughterBoardCortex R7x1.

FVP VE Cortex R7x1.daughterboard.core

ARM CORTEXR7 Cluster CT model.

Type: Cluster ARM Cortex-R7.

FVP VE Cortex R7x1.daughterboard.core.cpu0

ARM CORTEXR7 CT model.

Type: ARM Cortex-R7.

FVP_VE_Cortex_R7x1.daughterboard.core.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP VE Cortex R7x1.daughterboard.core.cpu0.llicache

PV Cache.

Type: PVCache.

FVP VE Cortex R7x1.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_R7x1.daughterboard.exclusive_monitor}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_VE_Cortex_R7x1.daughterboard.periph_clockdivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R7x1.daughterboard.pl310_12cc

ARM PrimeCell Level 2 Cache Controller (PL310).

Type: PL310 L2CC.

FVP_VE Cortex R7x1.daughterboard.veinterruptmapper

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP VE Cortex R7x1.vemotherboard

Model inspired by the ARM Versatile Express Motherboard for R profile.

Type: VEMotherBoardR.

FVP VE Cortex R7x1.vemotherboard.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut_SDL.

${\tt FVP_VE_Cortex_R7x1.vemotherboard.clock100Hz}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x1.vemotherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R7x1.vemotherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x1.vemotherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x1.vemotherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x1.vemotherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_R7x1.vemotherboard.dummy_usb}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R7x1.vemotherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex R7x1.vemotherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex R7x1.vemotherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE_Cortex_R7x1.vemotherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP_VE Cortex R7x1.vemotherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex R7x1.vemotherboard.mmc

Generic Multimedia Card.

Type: MMC.

${\tt FVP_VE_Cortex_R7x1.vemotherboard.pl011_uart0}$

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_R7x1.vemotherboard.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x1.vemotherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

${\tt FVP_VE_Cortex_R7x1.vemotherboard.pl011_uart1.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R7x1.vemotherboard.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex R7x1.vemotherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP VE Cortex R7x1.vemotherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex R7x1.vemotherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x1.vemotherboard.pl011 uart4

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex R7x1.vemotherboard.pl011 uart4.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x1.vemotherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP_VE_Cortex_R7x1.vemotherboard.pl041_aaci

ARM PrimeCell Advanced Audio CODEC Interface(PL041).

Type: PL041 AACI.

FVP VE Cortex R7x1.vemotherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex R7x1.vemotherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x1.vemotherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

${\tt FVP_VE_Cortex_R7x1.vemotherboard.pl050_kmi1.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

FVP VE Cortex R7x1.vemotherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP VE Cortex R7x1.vemotherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_VE_Cortex_R7x1.vemotherboard.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP VE Cortex R7x1.vemotherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex R7x1.vemotherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex R7x1.vemotherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_VE_Cortex_R7x1.vemotherboard.pl180_mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex R7x1.vemotherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

${\tt FVP_VE_Cortex_R7x1.vemotherboard.ps2mouse}$

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP VE Cortex R7x1.vemotherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R7x1.vemotherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_VE_Cortex_R7x1.vemotherboard.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP VE Cortex R7x1.vemotherboard.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP VE Cortex R7x1.vemotherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x1.vemotherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x1.vemotherboard.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x1.vemotherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x1.vemotherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_R7x1.vemotherboard.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R7x1.vemotherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R7x1.vemotherboard.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_R7x1.vemotherboard.terminal_4

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_R7x1.vemotherboard.timer_0_1

ARM Dual-Timer Module(SP804).

Type: sp804 Timer.

FVP VE Cortex R7x1.vemotherboard.timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x1.vemotherboard.timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x1.vemotherboard.timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE Cortex R7x1.vemotherboard.timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_R7x1.vemotherboard.timer_2_3

ARM Dual-Timer Module(SP804).

Type: sp804_Timer.

FVP_VE_Cortex_R7x1.vemotherboard.timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R7x1.vemotherboard.timer_2_3.clk_div1

Type: ClockDivider.

FVP VE Cortex R7x1.vemotherboard.timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE Cortex R7x1.vemotherboard.timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_R7x1.vemotherboard.ve_sysregs

Type: ve sysRegs.

FVP_VE_Cortex_R7x1.vemotherboard.video_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_R7x1.vemotherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP VE Cortex R7x1.vemotherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex R7x1.vemotherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R7x1.vemotherboard.vis.recorder.recordingDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

15.25 FVP_VE_Cortex-R7x2

FVP_VE_Cortex-R7x2 contains the following instances:

FVP_VE_Cortex-R7x2 instances

FVP VE Cortex R7x2

Top level component of the Cortex_R7x2 Versatile Express inspired model.

Type: FVP VE Cortex R7x2.

FVP VE Cortex R7x2.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x2.daughterboard

Cortex_R7x2 DaughterBoard for Versatile Express.

Type: VEDaughterBoardCortex R7x2.

FVP VE Cortex R7x2.daughterboard.core

ARM CORTEXR7 Cluster CT model.

Type: Cluster ARM Cortex-R7.

FVP VE Cortex R7x2.daughterboard.core.cpu0

ARM CORTEXR7 CT model.

Type: ARM_Cortex-R7.

${\tt FVP_VE_Cortex_R7x2.daughterboard.core.cpu0.l1dcache}$

PV Cache.

Type: PvCache.

${\tt FVP_VE_Cortex_R7x2.daughterboard.core.cpu0.l1icache}$

PV Cache.

Type: PVCache.

FVP VE Cortex R7x2.daughterboard.core.cpu1

ARM CORTEXR7 CT model.

Type: ARM Cortex-R7.

FVP VE Cortex R7x2.daughterboard.core.cpu1.11dcache

PV Cache.

Type: PVCache.

FVP VE Cortex R7x2.daughterboard.core.cpu1.llicache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_R7x2.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE Cortex R7x2.daughterboard.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP VE Cortex R7x2.daughterboard.periph clockdivider

Type: ClockDivider.

FVP VE Cortex R7x2.daughterboard.pl310 12cc

ARM PrimeCell Level 2 Cache Controller (PL310).

Type: PL310 L2CC.

FVP VE Cortex R7x2.daughterboard.veinterruptmapper

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP_VE_Cortex_R7x2.vemotherboard

Model inspired by the ARM Versatile Express Motherboard for R profile.

Type: vemotherBoardR.

FVP VE Cortex R7x2.vemotherboard.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut_SDL.

FVP VE Cortex R7x2.vemotherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x2.vemotherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x2.vemotherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R7x2.vemotherboard.clock50Hz}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x2.vemotherboard.clockCLCD

Type: ClockDivider.

FVP VE Cortex R7x2.vemotherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R7x2.vemotherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_R7x2.vemotherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex R7x2.vemotherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_VE_Cortex_R7x2.vemotherboard.flashloader0}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_VE_Cortex_R7x2.vemotherboard.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex R7x2.vemotherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex R7x2.vemotherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex R7x2.vemotherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

${\tt FVP_VE_Cortex_R7x2.vemotherboard.pl011_uart0.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R7x2.vemotherboard.pl011_uart1}$

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_R7x2.vemotherboard.pl011_uart1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R7x2.vemotherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex R7x2.vemotherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R7x2.vemotherboard.pl011_uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex R7x2.vemotherboard.pl011 uart3.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R7x2.vemotherboard.pl011_uart4}$

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex R7x2.vemotherboard.pl011 uart4.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x2.vemotherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PLO31).

Type: PL031 RTC.

FVP VE Cortex R7x2.vemotherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

${\tt FVP_VE_Cortex_R7x2.vemotherboard.p1050_kmi0}$

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex R7x2.vemotherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R7x2.vemotherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex R7x2.vemotherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R7x2.vemotherboard.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_VE_Cortex_R7x2.vemotherboard.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP_VE_Cortex_R7x2.vemotherboard.pl111_clcd.pl11x_clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

${\tt FVP_VE_Cortex_R7x2.vemotherboard.pl111_clcd.pl11x_clcd.timer.timer}$

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex R7x2.vemotherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex R7x2.vemotherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex R7x2.vemotherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex R7x2.vemotherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Keyboard.

${\tt FVP_VE_Cortex_R7x2.vemotherboard.ps2} mouse$

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

FVP VE Cortex R7x2.vemotherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R7x2.vemotherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

FVP_VE_Cortex_R7x2.vemotherboard.sp805_wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP VE Cortex R7x2.vemotherboard.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: sp810 SysCtrl.

FVP VE Cortex R7x2.vemotherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R7x2.vemotherboard.sp810_sysctrl.clkdiv_clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x2.vemotherboard.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R7x2.vemotherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x2.vemotherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_R7x2.vemotherboard.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R7x2.vemotherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_R7x2.vemotherboard.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R7x2.vemotherboard.terminal 4

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R7x2.vemotherboard.timer 0 1

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

${\tt FVP_VE_Cortex_R7x2.vemotherboard.timer_0_1.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x2.vemotherboard.timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R7x2.vemotherboard.timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_R7x2.vemotherboard.timer_0_1.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_R7x2.vemotherboard.timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex R7x2.vemotherboard.timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R7x2.vemotherboard.timer_2_3.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R7x2.vemotherboard.timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex R7x2.vemotherboard.timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_R7x2.vemotherboard.ve_sysregs}$

Type: ve sysRegs.

FVP VE Cortex R7x2.vemotherboard.video ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_R7x2.vemotherboard.vis}$

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE_Cortex_R7x2.vemotherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex R7x2.vemotherboard.vis.recorder.playbackDivider

Type: ClockDivider.

FVP_VE_Cortex_R7x2.vemotherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

15.26 FVP_VE_Cortex-R8x1

FVP VE_Cortex-R8x1 contains the following instances:

FVP VE Cortex-R8x1 instances

FVP VE Cortex R8x1

Top level component of the Cortex_R8x1 Versatile Express inspired model.

Type: FVP VE Cortex R8x1.

FVP VE Cortex R8x1.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x1.daughterboard

Cortex R8x1 DaughterBoard for Versatile Express.

Type: VEDaughterBoardCortex_R8x1.

FVP_VE_Cortex_R8x1.daughterboard.core

ARM CORTEXR8 Cluster CT model.

Type: Cluster ARM Cortex-R8.

FVP_VE_Cortex_R8x1.daughterboard.core.cpu0

ARM CORTEXR8 CT model.

Type: ARM Cortex-R8.

FVP VE Cortex R8x1.daughterboard.core.cpu0.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex R8x1.daughterboard.core.cpu0.llicache

PV Cache.

Type: PVCache.

${\tt FVP_VE_Cortex_R8x1.daughterboard.dram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE Cortex R8x1.daughterboard.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_VE Cortex R8x1.daughterboard.periph_clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R8x1.daughterboard.pl310 12cc

ARM PrimeCell Level 2 Cache Controller (PL310).

Type: PL310_L2CC.

FVP VE Cortex R8x1.daughterboard.veinterruptmapper

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

${\tt FVP_VE_Cortex_R8x1.vemotherboard}$

Model inspired by the ARM Versatile Express Motherboard for R profile.

Type: VEMotherBoardR.

FVP VE Cortex R8x1.vemotherboard.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP VE Cortex R8x1.vemotherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R8x1.vemotherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x1.vemotherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x1.vemotherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R8x1.vemotherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x1.vemotherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_R8x1.vemotherboard.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R8x1.vemotherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex_R8x1.vemotherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex R8x1.vemotherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex R8x1.vemotherboard.flashloader1

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex R8x1.vemotherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_VE_Cortex_R8x1.vemotherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex R8x1.vemotherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex R8x1.vemotherboard.pl011 uart0.clk divider

Type: ClockDivider.

FVP VE Cortex R8x1.vemotherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex R8x1.vemotherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R8x1.vemotherboard.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_R8x1.vemotherboard.pl011_uart2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x1.vemotherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_R8x1.vemotherboard.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x1.vemotherboard.pl011 uart4

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

${\tt FVP_VE_Cortex_R8x1.vemotherboard.pl011_uart4.clk_divider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R8x1.vemotherboard.p1031_rtc}$

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP VE Cortex R8x1.vemotherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041_AACI.

FVP VE Cortex R8x1.vemotherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050_KMI.

FVP_VE_Cortex_R8x1.vemotherboard.pl050_kmi0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R8x1.vemotherboard.pl050 kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex R8x1.vemotherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R8x1.vemotherboard.pl111_clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP VE Cortex R8x1.vemotherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP VE Cortex R8x1.vemotherboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP VE Cortex R8x1.vemotherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex R8x1.vemotherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex R8x1.vemotherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex R8x1.vemotherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

${\tt FVP_VE_Cortex_R8x1.vemotherboard.ps2keyboard}$

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP VE Cortex R8x1.vemotherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Mouse.

${\tt FVP_VE_Cortex_R8x1.vemotherboard.psram}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_R8x1.vemotherboard.smsc_91c111}$

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP VE Cortex R8x1.vemotherboard.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805 Watchdog.

FVP VE Cortex R8x1.vemotherboard.sp810 sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP VE Cortex R8x1.vemotherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R8x1.vemotherboard.sp810_sysctrl.clkdiv_clk1

Type: ClockDivider.

FVP_VE_Cortex_R8x1.vemotherboard.sp810_sysctrl.clkdiv_clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R8x1.vemotherboard.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x1.vemotherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_R8x1.vemotherboard.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R8x1.vemotherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R8x1.vemotherboard.terminal 3

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_R8x1.vemotherboard.terminal_4}$

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_R8x1.vemotherboard.timer_0_1}$

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP_VE Cortex R8x1.vemotherboard.timer 0 1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x1.vemotherboard.timer 0 1.clk div1

Type: ClockDivider.

FVP VE Cortex R8x1.vemotherboard.timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE Cortex R8x1.vemotherboard.timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_R8x1.vemotherboard.timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex R8x1.vemotherboard.timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x1.vemotherboard.timer 2 3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R8x1.vemotherboard.timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_R8x1.vemotherboard.timer_2_3.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_R8x1.vemotherboard.ve_sysregs}$

Type: ve sysRegs.

FVP_VE_Cortex_R8x1.vemotherboard.video_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_R8x1.vemotherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP VE Cortex R8x1.vemotherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex R8x1.vemotherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R8x1.vemotherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

15.27 FVP_VE_Cortex-R8x2

FVP VE Cortex-R8x2 contains the following instances:

FVP_VE_Cortex-R8x2 instances

FVP VE Cortex R8x2

Top level component of the Cortex_R8x2 Versatile Express inspired model.

Type: FVP_VE_Cortex_R8x2.

FVP VE Cortex R8x2.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R8x2.daughterboard

Cortex R8x2 DaughterBoard for Versatile Express.

Type: VEDaughterBoardCortex R8x2.

FVP VE Cortex R8x2.daughterboard.core

ARM CORTEXR8 Cluster CT model.

Type: Cluster ARM Cortex-R8.

${\tt FVP_VE_Cortex_R8x2.daughterboard.core.cpu0}$

ARM CORTEXR8 CT model.

Type: ARM_Cortex-R8.

FVP_VE_Cortex_R8x2.daughterboard.core.cpu0.l1dcache

PV Cache.

Type: PVCache.

FVP_VE_Cortex_R8x2.daughterboard.core.cpu0.llicache

PV Cache.

Type: PVCache.

FVP VE Cortex R8x2.daughterboard.core.cpu1

ARM CORTEXR8 CT model.

Type: ARM_Cortex-R8.

FVP VE Cortex R8x2.daughterboard.core.cpu1.11dcache

PV Cache.

Type: Pycache.

FVP VE Cortex R8x2.daughterboard.core.cpu1.llicache

PV Cache.
Type: PVCache.

FVP VE Cortex R8x2.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R8x2.daughterboard.exclusive monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP VE Cortex R8x2.daughterboard.periph clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x2.daughterboard.pl310 12cc

ARM PrimeCell Level 2 Cache Controller (PL310).

Type: PL310 L2CC.

FVP_VE_Cortex_R8x2.daughterboard.veinterruptmapper

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

${\tt FVP_VE_Cortex_R8x2.vemotherboard}$

Model inspired by the ARM Versatile Express Motherboard for R profile.

Type: VEMotherBoardR.

FVP_VE_Cortex_R8x2.vemotherboard.audioout

SDL based Audio Output for PL041_AACI.

Type: AudioOut SDL.

FVP VE Cortex R8x2.vemotherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x2.vemotherboard.clock24MHz

Type: ClockDivider.

FVP_VE_Cortex_R8x2.vemotherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x2.vemotherboard.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x2.vemotherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x2.vemotherboard.dummy ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_R8x2.vemotherboard.dummy_usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R8x2.vemotherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex R8x2.vemotherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

${\tt FVP_VE_Cortex_R8x2.vemotherboard.flashloader0}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_VE_Cortex_R8x2.vemotherboard.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex R8x2.vemotherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex R8x2.vemotherboard.mmc

Generic Multimedia Card.

Туре: ммс.

FVP VE Cortex R8x2.vemotherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_R8x2.vemotherboard.pl011_uart0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R8x2.vemotherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex R8x2.vemotherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R8x2.vemotherboard.pl011_uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex R8x2.vemotherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x2.vemotherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_R8x2.vemotherboard.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R8x2.vemotherboard.pl011_uart4}$

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_R8x2.vemotherboard.pl011_uart4.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R8x2.vemotherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP VE Cortex R8x2.vemotherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP VE Cortex R8x2.vemotherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex R8x2.vemotherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R8x2.vemotherboard.pl050_kmi1

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex R8x2.vemotherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x2.vemotherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP VE Cortex R8x2.vemotherboard.pl111 clcd.pl11x clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x_CLCD.

FVP VE Cortex R8x2.vemotherboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP VE Cortex R8x2.vemotherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP VE Cortex R8x2.vemotherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

${\tt FVP_VE_Cortex_R8x2.vemotherboard.pl111_clcd.pl11x_clcd.timer.timer.thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex R8x2.vemotherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180 MCI.

FVP VE Cortex R8x2.vemotherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP_VE_Cortex_R8x2.vemotherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP VE Cortex R8x2.vemotherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R8x2.vemotherboard.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP VE Cortex R8x2.vemotherboard.sp805 wdog

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP_VE_Cortex_R8x2.vemotherboard.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP_VE_Cortex_R8x2.vemotherboard.sp810_sysctrl.clkdiv_clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x2.vemotherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

${\tt FVP_VE_Cortex_R8x2.vemotherboard.sp810_sysctrl.clkdiv_clk2}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R8x2.vemotherboard.sp810_sysctrl.clkdiv_clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x2.vemotherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R8x2.vemotherboard.terminal 1

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R8x2.vemotherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_R8x2.vemotherboard.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R8x2.vemotherboard.terminal 4

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_R8x2.vemotherboard.timer_0_1

ARM Dual-Timer Module(SP804).

Type: sp804_Timer.

FVP VE Cortex R8x2.vemotherboard.timer 0 1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x2.vemotherboard.timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

${\tt FVP_VE_Cortex_R8x2.vemotherboard.timer_0_1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex R8x2.vemotherboard.timer 0 1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_R8x2.vemotherboard.timer_2_3

ARM Dual-Timer Module(SP804).

Type: SP804_Timer.

FVP_VE_Cortex_R8x2.vemotherboard.timer_2_3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R8x2.vemotherboard.timer_2_3.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x2.vemotherboard.timer 2 3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE Cortex R8x2.vemotherboard.timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_VE_Cortex_R8x2.vemotherboard.ve_sysregs

Type: ve SysRegs.

FVP VE Cortex R8x2.vemotherboard.video ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R8x2.vemotherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE Cortex R8x2.vemotherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex R8x2.vemotherboard.vis.recorder.playbackDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x2.vemotherboard.vis.recorder.recordingDivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

15.28 FVP_VE_Cortex-R8x4

FVP VE Cortex-R8x4 contains the following instances:

FVP VE Cortex-R8x4 instances

FVP_VE_Cortex_R8x4

Top level component of the Cortex R8x4 Versatile Express inspired model.

Type: FVP_VE_Cortex_R8x4.

FVP VE Cortex R8x4.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x4.daughterboard

Cortex_R8x4 DaughterBoard for Versatile Express.

Type: VEDaughterBoardCortex R8x4.

FVP VE Cortex R8x4.daughterboard.core

ARM CORTEXR8 Cluster CT model.

Type: Cluster_ARM_Cortex-R8.

FVP_VE Cortex R8x4.daughterboard.core.cpu0

ARM CORTEXR8 CT model.

Type: ARM Cortex-R8.

${\tt FVP_VE_Cortex_R8x4.daughterboard.core.cpu0.l1dcache}$

PV Cache.

Type: Pycache.

FVP VE Cortex R8x4.daughterboard.core.cpu0.llicache

PV Cache.

Type: Pycache.

FVP_VE_Cortex_R8x4.daughterboard.core.cpu1

ARM CORTEXR8 CT model.

Type: ARM Cortex-R8.

FVP_VE_Cortex_R8x4.daughterboard.core.cpu1.l1dcache

PV Cache.

Type: PvCache.

FVP VE Cortex R8x4.daughterboard.core.cpu1.llicache

PV Cache.

Type: PvCache.

FVP VE Cortex R8x4.daughterboard.core.cpu2

ARM CORTEXR8 CT model.

Type: ARM_Cortex-R8.

${\tt FVP_VE_Cortex_R8x4.daughterboard.core.cpu2.l1dcache}$

PV Cache.

Type: PVCache.

FVP_VE_Cortex_R8x4.daughterboard.core.cpu2.llicache

PV Cache.

Type: PvCache.

FVP VE Cortex R8x4.daughterboard.core.cpu3

ARM CORTEXR8 CT model.

Type: ARM Cortex-R8.

${\tt FVP_VE_Cortex_R8x4.daughterboard.core.cpu3.11dcache}$

PV Cache.

Type: PVCache.

${\tt FVP_VE_Cortex_R8x4.daughterboard.core.cpu3.l1icache}$

PV Cache.

Type: PVCache.

FVP_VE_Cortex_R8x4.daughterboard.dram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_VE_Cortex_R8x4.daughterboard.exclusive_monitor

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_VE_Cortex_R8x4.daughterboard.periph_clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x4.daughterboard.pl310 12cc

ARM PrimeCell Level 2 Cache Controller (PL310).

Type: PL310 L2CC.

FVP VE Cortex R8x4.daughterboard.veinterruptmapper

Interrupt Mapping peripheral (non-cascaded).

Type: VEInterruptMapper.

FVP VE Cortex R8x4.vemotherboard

Model inspired by the ARM Versatile Express Motherboard for R profile.

Type: VEMotherBoardR.

FVP VE Cortex R8x4.vemotherboard.audioout

SDL based Audio Output for PL041 AACI.

Type: AudioOut SDL.

FVP VE Cortex R8x4.vemotherboard.clock100Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x4.vemotherboard.clock24MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x4.vemotherboard.clock35MHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x4.vemotherboard.clock50Hz

Type: ClockDivider.

FVP VE Cortex R8x4.vemotherboard.clockCLCD

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R8x4.vemotherboard.dummy_ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R8x4.vemotherboard.dummy usb

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R8x4.vemotherboard.flash0

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP VE Cortex R8x4.vemotherboard.flash1

Intel Strata Flash J3 LISA+ model.

Type: IntelStrataFlashJ3.

FVP_VE_Cortex_R8x4.vemotherboard.flashloader0

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

${\tt FVP_VE_Cortex_R8x4.vemotherboard.flashloader1}$

A device that can preload a gzipped image into flash at startup.

Type: FlashLoader.

FVP VE Cortex R8x4.vemotherboard.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP VE Cortex R8x4.vemotherboard.mmc

Generic Multimedia Card.

Type: MMC.

FVP VE Cortex R8x4.vemotherboard.pl011 uart0

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex R8x4.vemotherboard.pl011 uart0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x4.vemotherboard.pl011 uart1

ARM PrimeCell UART(PL011).

Type: PL011_Uart.

FVP VE Cortex R8x4.vemotherboard.pl011 uart1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x4.vemotherboard.pl011 uart2

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex R8x4.vemotherboard.pl011 uart2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x4.vemotherboard.pl011 uart3

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP_VE_Cortex_R8x4.vemotherboard.pl011_uart3.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R8x4.vemotherboard.pl011_uart4

ARM PrimeCell UART(PL011).

Type: PL011 Uart.

FVP VE Cortex R8x4.vemotherboard.pl011 uart4.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x4.vemotherboard.pl031 rtc

ARM PrimeCell Real Time Clock(PL031).

Type: PL031 RTC.

FVP VE Cortex R8x4.vemotherboard.pl041 aaci

ARM PrimeCell Advanced Audio CODEC Interface(PLO41).

Type: PL041 AACI.

FVP VE Cortex R8x4.vemotherboard.pl050 kmi0

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex R8x4.vemotherboard.pl050 kmi0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R8x4.vemotherboard.pl050_kmi1}$

ARM PrimeCell PS2 Keyboard/Mouse Interface(PL050).

Type: PL050 KMI.

FVP VE Cortex R8x4.vemotherboard.pl050 kmi1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x4.vemotherboard.pl111 clcd

ARM PrimeCell Color LCD Controller(PL111).

Type: PL111 CLCD.

FVP_VE_Cortex_R8x4.vemotherboard.pl111_clcd.pl11x_clcd

Internal component used by PL110 and PL111 CLCD controllers.

Type: PL11x CLCD.

FVP VE Cortex R8x4.vemotherboard.pl111 clcd.pl11x clcd.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP VE Cortex R8x4.vemotherboard.pl111 clcd.pl11x clcd.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP VE Cortex R8x4.vemotherboard.pl111 clcd.pl11x clcd.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP VE Cortex R8x4.vemotherboard.pl111 clcd.pl11x clcd.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP VE Cortex R8x4.vemotherboard.pl180 mci

ARM PrimeCell Multimedia Card Interface (PL180).

Type: PL180_MCI.

FVP VE Cortex R8x4.vemotherboard.ps2keyboard

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050 KMI component.

Type: PS2Keyboard.

FVP VE Cortex R8x4.vemotherboard.ps2mouse

Interface component, which takes the keypress/release signals from the Visualisation component and translates them into clocked PS2Data signals which can be routed to a PL050_KMI component.

Type: PS2Mouse.

FVP VE Cortex R8x4.vemotherboard.psram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_VE_Cortex_R8x4.vemotherboard.smsc_91c111}$

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

${\tt FVP_VE_Cortex_R8x4.vemotherboard.sp805_wdog}$

ARM Watchdog Module(SP805).

Type: SP805_Watchdog.

FVP_VE_Cortex_R8x4.vemotherboard.sp810_sysctrl

Only EB relevant functionalities are fully implemented.

Type: SP810 SysCtrl.

FVP VE Cortex R8x4.vemotherboard.sp810 sysctrl.clkdiv clk0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x4.vemotherboard.sp810 sysctrl.clkdiv clk1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x4.vemotherboard.sp810 sysctrl.clkdiv clk2

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP VE Cortex R8x4.vemotherboard.sp810 sysctrl.clkdiv clk3

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x4.vemotherboard.terminal 0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_R8x4.vemotherboard.terminal_1}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R8x4.vemotherboard.terminal 2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_VE_Cortex_R8x4.vemotherboard.terminal_3

Telnet terminal interface.

Type: TelnetTerminal.

FVP VE Cortex R8x4.vemotherboard.terminal 4

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_VE_Cortex_R8x4.vemotherboard.timer_0_1}$

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

${\tt FVP_VE_Cortex_R8x4.vemotherboard.timer_0_1.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP VE Cortex R8x4.vemotherboard.timer 0 1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE Cortex R8x4.vemotherboard.timer 0 1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_R8x4.vemotherboard.timer_0_1.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_VE_Cortex_R8x4.vemotherboard.timer_2_3}$

ARM Dual-Timer Module(SP804).

Type: SP804 Timer.

FVP VE Cortex R8x4.vemotherboard.timer 2 3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_VE_Cortex_R8x4.vemotherboard.timer_2_3.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_VE_Cortex_R8x4.vemotherboard.timer_2_3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex R8x4.vemotherboard.timer 2 3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP VE Cortex R8x4.vemotherboard.ve sysregs

Type: ve sysRegs.

FVP VE Cortex R8x4.vemotherboard.video ram

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP VE Cortex R8x4.vemotherboard.vis

Display window for VE using Visualisation library.

Type: vevisualisation.

FVP_VE_Cortex_R8x4.vemotherboard.vis.recorder

Event recorder component for visualisation component (allows to playback and record interactive GUI sessions).

Type: VisEventRecorder.

FVP VE Cortex R8x4.vemotherboard.vis.recorder.playbackDivider

Type: clockDivider.

${\tt FVP_VE_Cortex_R8x4.vemotherboard.vis.recorder.recordingDivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

16. MPS2 Platform FVPs

This chapter lists the MPS2 Platform FVPs and the instances in them.

For the MPS2 memory maps, see MPS2 - memory maps in the Fast Models Reference Guide.

16.1 FVP MPS2 AEMv8M

FVP MPS2 AEMv8M contains the following instances:

FVP MPS2 AEMv8M instances

FVP MPS2 AEMv8M

Type: FVP MPS2 AEMv8M.

FVP MPS2 AEMv8M.clk25Mhz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.clk25khz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.cpu0

ARM AEMv8M CT model.

Type: ARM AEMv8M.

FVP MPS2 AEMv8M.cpu1

ARM AEMv8M CT model.

Type: arm aemv8m.

FVP MPS2 AEMv8M.fvp mps2

MPS2 DUT.

Type: FVP MPS2.

FVP MPS2 AEMv8M.fvp mps2.GPIO0

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP_MPS2_AEMv8M.fvp_mps2.GPIO1

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 AEMv8M.fvp mps2.GPIO2

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 AEMv8M.fvp mps2.GPIO3

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 AEMv8M.fvp mps2.GPIO connection test

Type: GPIO Connection Test.

FVP_MPS2_AEMv8M.fvp_mps2.GPIO_connection_test.GPIO0_port_trans

Type: GPIO Port Transfer.

FVP_MPS2_AEMv8M.fvp_mps2.GPIO_connection_test.GPIO1_port_test

Type: GPI01 Connection Test.

FVP MPS2 AEMv8M.fvp mps2.PSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 AEMv8M.fvp mps2.PSRAM M7

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 AEMv8M.fvp mps2.UART0

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 AEMv8M.fvp mps2.UART0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.fvp mps2.UART1

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 AEMv8M.fvp mps2.UART1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.fvp mps2.UART2

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 AEMv8M.fvp mps2.UART2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 AEMv8M.fvp mps2.VGA interface

VGA display interface between main bus and visualisation. Type: MPS2 VGA.

FVP MPS2 AEMv8M.fvp mps2.ahb ppc iotss expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

${\tt FVP_MPS2_AEMv8M.fvp_mps2.ahb_ppc_iotss_expansion1}$

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 AEMv8M.fvp mps2.apb ppc iotss expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_AEMv8M.fvp_mps2.apb_ppc_iotss_expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 AEMv8M.fvp mps2.apb ppc iotss expansion2

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 AEMv8M.fvp mps2.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.fvp mps2.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.fvp mps2.cmsdk sysctrl

Cortex-M Simple System Control.

Type: cmsdk_sysctrl.

FVP_MPS2_AEMv8M.fvp_mps2.cmsdk_watchdog

ARM Watchdog Module.

Type: cmspk_watchdog.

FVP MPS2 AEMv8M.fvp mps2.cpu wait or gate 0

Or Gate.
Type: orGate.

FVP MPS2 AEMv8M.fvp mps2.cpu wait or gate 1

Or Gate.
Type: orgate.

FVP MPS2 AEMv8M.fvp mps2.dbgen or gate

Or Gate.

Type: orGate.

FVP MPS2 AEMv8M.fvp mps2.dma0

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080_DMAC.

FVP MPS2 AEMv8M.fvp mps2.dma0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_MPS2_AEMv8M.fvp_mps2.dma0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP MPS2 AEMv8M.fvp mps2.dma0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_MPS2_AEMv8M.fvp_mps2.dma0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 AEMv8M.fvp mps2.dma0 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 AEMv8M.fvp mps2.dma0 securitymodifier

Type: SecurityModifier.

FVP MPS2 AEMv8M.fvp mps2.dma1

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 AEMv8M.fvp mps2.dma1.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP_MPS2_AEMv8M.fvp_mps2.dma1.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_MPS2_AEMv8M.fvp_mps2.dma1.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 AEMv8M.fvp mps2.dma1.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 AEMv8M.fvp mps2.dma1 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 AEMv8M.fvp mps2.dma1 securitymodifier

Type: SecurityModifier.

FVP MPS2 AEMv8M.fvp mps2.dma2

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 AEMv8M.fvp mps2.dma2.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 AEMv8M.fvp mps2.dma2.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP MPS2 AEMv8M.fvp mps2.dma2.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 AEMv8M.fvp mps2.dma2.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 AEMv8M.fvp mps2.dma2 idau labeller

Type: LabellerIdauSecurity.

FVP_MPS2_AEMv8M.fvp_mps2.dma2_securitymodifier

Type: SecurityModifier.

FVP_MPS2_AEMv8M.fvp_mps2.dma3

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080_DMAC.

${\tt FVP_MPS2_AEMv8M.fvp_mps2.dma3.timer}$

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 AEMv8M.fvp mps2.dma3.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 AEMv8M.fvp mps2.dma3.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 AEMv8M.fvp mps2.dma3.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 AEMv8M.fvp mps2.dma3 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 AEMv8M.fvp mps2.dma3 securitymodifier

Type: SecurityModifier.

FVP_MPS2_AEMv8M.fvp_mps2.exclusive_monitor_psram

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 AEMv8M.fvp mps2.exclusive monitor psram iotss

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 AEMv8M.fvp mps2.exclusive monitor switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 AEMv8M.fvp mps2.exclusive monitor switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 AEMv8M.fvp mps2.exclusive monitor zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_AEMv8M.fvp_mps2.exclusive_monitor_zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_AEMv8M.fvp_mps2.exclusive_squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 AEMv8M.fvp mps2.fpga sysctrl

FPGA SysCtrl timers LEDs and switches.

Type: FPGA SysCtrl.

FVP MPS2 AEMv8M.fvp mps2.fpga sysctrl.callBack100HzCounter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_AEMv8M.fvp_mps2.fpga_sysctrl.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.fvp mps2.gpio 0 or 2

Or Gate.
Type: orgate.

FVP MPS2 AEMv8M.fvp mps2.gpio 1 or 3

Or Gate.
Type: orgate.

FVP MPS2 AEMv8M.fvp mps2.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP MPS2 AEMv8M.fvp mps2.mem switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_AEMv8M.fvp_mps2.mem_switch_extra_psram_mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 AEMv8M.fvp mps2.mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_AEMv8M.fvp_mps2.mpc_iotss_ssram1.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 AEMv8M.fvp mps2.mpc iotss ssram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 AEMv8M.fvp mps2.mpc iotss ssram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 AEMv8M.fvp mps2.mpc iotss ssram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 AEMv8M.fvp mps2.mpc iotss ssram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 AEMv8M.fvp mps2.mps2 audio

MPS2 Audio.

Type: MPS2_Audio.

${\tt FVP_MPS2_AEMv8M.fvp_mps2.mps2_cmsdk_dualtimer}$

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 AEMv8M.fvp mps2.mps2 cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_AEMv8M.fvp_mps2.mps2_cmsdk_dualtimer.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 AEMv8M.fvp mps2.mps2 cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 AEMv8M.fvp mps2.mps2 cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_AEMv8M.fvp_mps2.mps2_exclusive_monitor_zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_AEMv8M.fvp_mps2.mps2_exclusive_monitor_zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 AEMv8M.fvp mps2.mps2 lcd

MPS2 LCD I2C interface.

Type: MPS2 LCD.

FVP MPS2 AEMv8M.fvp mps2.mps2 mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 AEMv8M.fvp mps2.mps2 mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_AEMv8M.fvp_mps2.mps2_secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP MPS2 AEMv8M.fvp mps2.mps2 timer0

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 AEMv8M.fvp mps2.mps2 timer0.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_AEMv8M.fvp_mps2.mps2_timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 AEMv8M.fvp mps2.mps2 timer1

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 AEMv8M.fvp mps2.mps2 timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.fvp mps2.mps2 timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_AEMv8M.fvp_mps2.mps2_visualisation

Display window for MPS2 using Visualisation library.

Type: MPS2 Visualisation.

FVP MPS2 AEMv8M.fvp mps2.niden or gate

Or Gate.

Type: orgate.

FVP MPS2 AEMv8M.fvp mps2.nmi or gate

Or Gate.

Type: orGate.

${\tt FVP_MPS2_AEMv8M.fvp_mps2.p1022_ssp_mps2}$

ARM PrimeCell Synchronous Serial Port(PL022).

Type: pl022_ssp_mps2.

FVP_MPS2_AEMv8M.fvp_mps2.pl022_ssp_mps2.prescaler

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_AEMv8M.fvp_mps2.platform_bus_switch

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 AEMv8M.fvp mps2.platform switch dma0

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 AEMv8M.fvp mps2.platform switch dma1

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 AEMv8M.fvp mps2.signal router

Signal router.

Type: SignalRouter.

FVP MPS2 AEMv8M.fvp mps2.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP MPS2 AEMv8M.fvp mps2.spiden or gate

Or Gate.

Type: orGate.

FVP_MPS2_AEMv8M.fvp_mps2.spniden_or_gate

Or Gate.

Type: orGate.

FVP MPS2 AEMv8M.fvp mps2.sse200

SSE-200 subsystem.

Type: sse200.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.acg_cpu0

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP MPS2 AEMv8M.fvp mps2.sse200.acg cpu1

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 AEMv8M.fvp mps2.sse200.acg sram0

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP MPS2 AEMv8M.fvp mps2.sse200.acg sram1

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.acg_sram2

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 AEMv8M.fvp mps2.sse200.acg sram3

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 AEMv8M.fvp mps2.sse200.apb ppc iotss subsystem0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP MPS2 AEMv8M.fvp mps2.sse200.apb ppc iotss subsystem1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.clock32kHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 AEMv8M.fvp mps2.sse200.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.fvp mps2.sse200.cmsdk dualtimer

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 AEMv8M.fvp mps2.sse200.cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.fvp mps2.sse200.cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.fvp mps2.sse200.cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 AEMv8M.fvp mps2.sse200.cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_AEMv8M.fvp_mps2.sse200.cordio_ppu}$

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 AEMv8M.fvp mps2.sse200.cpu0core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 AEMv8M.fvp mps2.sse200.cpu0dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 AEMv8M.fvp mps2.sse200.cpu1core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 AEMv8M.fvp mps2.sse200.cpu1dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 AEMv8M.fvp mps2.sse200.crypto ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 AEMv8M.fvp mps2.sse200.dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 AEMv8M.fvp mps2.sse200.exclusive monitor iotss internal sram0

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_MPS2_AEMv8M.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram1}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 AEMv8M.fvp mps2.sse200.exclusive monitor iotss internal sram3

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 AEMv8M.fvp mps2.sse200.exclusive squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.idau_labeller

Type: LabellerIdauSecurity.

${\tt FVP_MPS2_AEMv8M.fvp_mps2.sse200.iotss_cpuidentity}$

IoT Subsystem CPU IDENTITY registers.

Type: IoTSS_CPUIdentity.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.iotss_internal_sram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 AEMv8M.fvp mps2.sse200.iotss internal sram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 AEMv8M.fvp mps2.sse200.iotss internal sram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 AEMv8M.fvp mps2.sse200.iotss internal sram3

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.iotss_systemcontrol

IoT Subsystem System Control registers.

Type: IoTSS SystemControl.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.iotss_systeminfo

IoT Subsystem System Information registers.

Type: IoTSS SystemInfo.

FVP MPS2 AEMv8M.fvp mps2.sse200.mem switch internal sram

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 AEMv8M.fvp mps2.sse200.mem switch internal sram mpc

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.mem_switch_ppu

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.mhu0

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP MPS2 AEMv8M.fvp mps2.sse200.mhu1

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP MPS2 AEMv8M.fvp mps2.sse200.mpc iotss internal sram0

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 AEMv8M.fvp mps2.sse200.mpc iotss internal sram0.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 AEMv8M.fvp mps2.sse200.mpc iotss internal sram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 AEMv8M.fvp mps2.sse200.mpc iotss internal sram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 AEMv8M.fvp mps2.sse200.mpc iotss internal sram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 AEMv8M.fvp mps2.sse200.mpc iotss internal sram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 AEMv8M.fvp mps2.sse200.mpc iotss internal sram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 AEMv8M.fvp mps2.sse200.mpc iotss internal sram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 AEMv8M.fvp mps2.sse200.nmi or gate

Or Gate.

Type: orGate.

FVP MPS2 AEMv8M.fvp mps2.sse200.nonsecure watchdog

ARM Watchdog Module.

Type: CMSDK_Watchdog.

FVP MPS2 AEMv8M.fvp mps2.sse200.ram0 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.ram1_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.ram2_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 AEMv8M.fvp mps2.sse200.ram3 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: ppuvo.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.s32k_timer

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 AEMv8M.fvp mps2.sse200.s32k timer.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.s32k_timer.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 AEMv8M.fvp mps2.sse200.s32k watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP MPS2 AEMv8M.fvp mps2.sse200.secure watchdog

ARM Watchdog Module.

Type: CMSDK_Watchdog.

FVP MPS2 AEMv8M.fvp mps2.sse200.signal router

Signal router.

Type: SignalRouter.

FVP MPS2 AEMv8M.fvp mps2.sse200.sys ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

${\tt FVP_MPS2_AEMv8M.fvp_mps2.sse200.timer0}$

ARM Timer Module.

Type: cmsdk_Timer.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.timer0.clk_div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_AEMv8M.fvp_mps2.sse200.timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 AEMv8M.fvp mps2.sse200.timer1

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 AEMv8M.fvp mps2.sse200.timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.fvp mps2.sse200.timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 AEMv8M.fvp mps2.ssram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_AEMv8M.fvp_mps2.ssram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 AEMv8M.fvp mps2.stub0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 AEMv8M.fvp mps2.stub1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 AEMv8M.fvp mps2.stub i2c1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 AEMv8M.fvp mps2.stub i2s

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 AEMv8M.fvp mps2.stub spi0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 AEMv8M.fvp mps2.stub spi2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_AEMv8M.fvp_mps2.svos_dualtimer

Type: svos_DualTimer.

${\tt FVP_MPS2_AEMv8M.fvp_mps2.svos_dualtimer.svos_dualtimer0}$

ARM Dual-Timer Module.

Type: CMSDK_DualTimer.

FVP_MPS2_AEMv8M.fvp_mps2.svos_dualtimer.svos_dualtimer0.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.fvp mps2.svos dualtimer.svos dualtimer0.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_AEMv8M.fvp_mps2.svos_dualtimer.svos_dualtimer0.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 AEMv8M.fvp mps2.svos dualtimer.svos dualtimer0.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 AEMv8M.fvp mps2.svos dualtimer.svos dualtimer1

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 AEMv8M.fvp mps2.svos dualtimer.svos dualtimer1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_AEMv8M.fvp_mps2.svos_dualtimer.svos_dualtimer1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.fvp mps2.svos dualtimer.svos dualtimer1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 AEMv8M.fvp mps2.svos dualtimer.svos dualtimer1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_AEMv8M.fvp_mps2.svos_dualtimer.svos_dualtimer2

ARM Dual-Timer Module.

Type: CMSDK_DualTimer.

FVP MPS2 AEMv8M.fvp mps2.svos dualtimer.svos dualtimer2.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.fvp mps2.svos dualtimer.svos dualtimer2.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 AEMv8M.fvp mps2.svos dualtimer.svos dualtimer2.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 AEMv8M.fvp mps2.svos dualtimer.svos dualtimer2.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 AEMv8M.fvp mps2.svos dualtimer.svos dualtimer3

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 AEMv8M.fvp mps2.svos dualtimer.svos dualtimer3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_AEMv8M.fvp_mps2.svos_dualtimer.svos_dualtimer3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 AEMv8M.fvp mps2.svos dualtimer.svos dualtimer3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 AEMv8M.fvp mps2.svos dualtimer.svos dualtimer3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 AEMv8M.fvp mps2.switch PSRAM M7

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_AEMv8M.fvp_mps2.switch_svos_dualtimer

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_AEMv8M.fvp_mps2.telnetterminal0

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 AEMv8M.fvp mps2.telnetterminal1

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 AEMv8M.fvp mps2.telnetterminal2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_MPS2_AEMv8M.fvp_mps2.touchscreen_interface

MPS2 Touch Screen.
Type: MPS2_TouchScreen.

FVP MPS2 AEMv8M.fvp mps2.uart overflows or gate

Or Gate.
Type: orgate.

16.2 FVP MPS2 Cortex-M0

FVP_MPS2_Cortex-M0 contains the following instances:

FVP_MPS2_Cortex-M0 instances

FVP MPS2 Cortex M0

Type: FVP_MPS2_Cortex_M0.

FVP MPS2 Cortex M0.armcortexm0ct

ARM CORTEXMO CT model.

Type: ARM Cortex-M0.

FVP_MPS2_Cortex_M0.clk25Mhz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0.clk25khz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0.fvp_mps2

MPS2 DUT.
Type: FVP MPS2.

FVP MPS2 Cortex M0.fvp mps2.GPIO0

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M0.fvp mps2.GPIO1

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M0.fvp mps2.GPIO2

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M0.fvp mps2.GPIO3

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M0.fvp mps2.GPIO connection test

Type: GPIO Connection Test.

FVP MPS2 Cortex M0.fvp mps2.GPIO connection test.GPIO0 port trans

Type: GPIO Port Transfer.

FVP MPS2 Cortex M0.fvp mps2.GPIO connection test.GPIO1 port test

Type: GPI01 Connection Test.

FVP MPS2 Cortex M0.fvp mps2.PSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M0.fvp_mps2.PSRAM_M7

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0.fvp mps2.UART0

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M0.fvp mps2.UART0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0.fvp mps2.UART1

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP_MPS2_Cortex_M0.fvp_mps2.UART1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M0.fvp_mps2.UART2}$

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M0.fvp mps2.UART2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0.fvp mps2.VGA interface

VGA display interface between main bus and visualisation.

Type: MPS2 VGA.

FVP_MPS2_Cortex_M0.fvp_mps2.ahb_ppc_iotss_expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP MPS2 Cortex M0.fvp mps2.ahb ppc iotss expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M0.fvp mps2.apb ppc iotss expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex_M0.fvp_mps2.apb_ppc_iotss_expansion1

IoT Subsystem Peripheral Protection Controller.

 $\label{thm:controller} Type: {\tt IoTSS_PeripheralProtectionController}.$

FVP MPS2 Cortex M0.fvp mps2.apb ppc iotss expansion2

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M0.fvp mps2.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0.fvp mps2.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0.fvp_mps2.cmsdk_sysctrl

Cortex-M Simple System Control.

Type: cmsdk sysctrl.

FVP_MPS2_Cortex_M0.fvp_mps2.cmsdk_watchdog

ARM Watchdog Module.

Type: cmspk_watchdog.

FVP MPS2 Cortex M0.fvp mps2.cpu wait or gate 0

Or Gate.

Type: orgate.

FVP MPS2 Cortex M0.fvp mps2.cpu wait or gate 1

Or Gate.
Type: orgate.

FVP MPS2 Cortex M0.fvp mps2.dbgen or gate

Or Gate.
Type: orgate.

FVP_MPS2_Cortex_M0.fvp_mps2.dma0

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M0.fvp mps2.dma0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_MPS2_Cortex_M0.fvp_mps2.dma0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP MPS2 Cortex M0.fvp mps2.dma0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

${\tt FVP_MPS2_Cortex_M0.fvp_mps2.dma0.timer.timer.thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0.fvp mps2.dma0 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M0.fvp mps2.dma0 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M0.fvp mps2.dma1

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M0.fvp mps2.dma1.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M0.fvp mps2.dma1.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_MPS2_Cortex_M0.fvp_mps2.dma1.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M0.fvp mps2.dma1.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0.fvp mps2.dma1 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M0.fvp mps2.dma1 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M0.fvp mps2.dma2

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP_MPS2_Cortex_M0.fvp_mps2.dma2.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP MPS2 Cortex M0.fvp mps2.dma2.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP MPS2 Cortex M0.fvp mps2.dma2.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_MPS2_Cortex_M0.fvp_mps2.dma2.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M0.fvp_mps2.dma2_idau_labeller

Type: LabellerIdauSecurity.

FVP_MPS2_Cortex_M0.fvp_mps2.dma2_securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M0.fvp_mps2.dma3

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080_DMAC.

FVP MPS2 Cortex M0.fvp mps2.dma3.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP MPS2 Cortex M0.fvp mps2.dma3.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M0.fvp mps2.dma3.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M0.fvp mps2.dma3.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0.fvp mps2.dma3 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M0.fvp mps2.dma3 securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M0.fvp_mps2.exclusive_monitor_psram

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M0.fvp mps2.exclusive monitor psram iotss

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M0.fvp mps2.exclusive monitor switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M0.fvp mps2.exclusive monitor switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M0.fvp mps2.exclusive monitor zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M0.fvp_mps2.exclusive_monitor_zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M0.fvp_mps2.exclusive_squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 Cortex M0.fvp mps2.fpga sysctrl

FPGA SysCtrl timers LEDs and switches.

Type: FPGA SysCtrl.

FVP MPS2 Cortex M0.fvp mps2.fpga sysctrl.callBack100HzCounter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M0.fvp_mps2.fpga_sysctrl.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0.fvp_mps2.gpio_0_or_2

Or Gate.
Type: orgate.

FVP MPS2 Cortex M0.fvp mps2.gpio 1 or 3

Or Gate.
Type: orgate.

FVP MPS2 Cortex M0.fvp mps2.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP MPS2 Cortex M0.fvp mps2.mem switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2_Cortex_M0.fvp_mps2.mem_switch_extra_psram_mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M0.fvp mps2.mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M0.fvp mps2.mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0.fvp mps2.mpc iotss ssram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M0.fvp mps2.mpc iotss ssram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0.fvp mps2.mpc iotss ssram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M0.fvp mps2.mpc iotss ssram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M0.fvp_mps2.mps2_audio

MPS2 Audio.

Type: MPS2_Audio.

FVP_MPS2_Cortex_M0.fvp_mps2.mps2_cmsdk_dualtimer

ARM Dual-Timer Module.

Type: CMSDK_DualTimer.

FVP MPS2 Cortex M0.fvp mps2.mps2 cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0.fvp mps2.mps2 cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M0.fvp mps2.mps2 cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0.fvp mps2.mps2 cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M0.fvp_mps2.mps2_exclusive_monitor_zbtsram1}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M0.fvp_mps2.mps2_exclusive_monitor_zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M0.fvp mps2.mps2 lcd

MPS2 LCD I2C interface.

Type: MPS2 LCD.

FVP MPS2 Cortex M0.fvp mps2.mps2 mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M0.fvp mps2.mps2 mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M0.fvp_mps2.mps2_secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP MPS2 Cortex M0.fvp mps2.mps2 timer0

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M0.fvp mps2.mps2 timer0.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M0.fvp_mps2.mps2_timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0.fvp mps2.mps2 timer1

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M0.fvp mps2.mps2 timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0.fvp mps2.mps2 timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M0.fvp_mps2.mps2_visualisation

Display window for MPS2 using Visualisation library.

Type: MPS2 Visualisation.

FVP MPS2 Cortex M0.fvp mps2.niden or gate

Or Gate.
Type: orgate.

FVP MPS2 Cortex M0.fvp mps2.nmi or gate

Or Gate.
Type: orgate.

FVP MPS2 Cortex M0.fvp mps2.pl022 ssp mps2

ARM PrimeCell Synchronous Serial Port(PL022).

Type: pl022_ssp_mps2.

${\tt FVP_MPS2_Cortex_M0.fvp_mps2.p1022_ssp_mps2.prescaler}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0.fvp_mps2.platform_bus_switch

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M0.fvp mps2.platform switch dma0

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M0.fvp mps2.platform switch dma1

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M0.fvp mps2.signal router

Signal router.

Type: SignalRouter.

FVP_MPS2_Cortex_M0.fvp_mps2.smsc_91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_MPS2_Cortex_M0.fvp_mps2.spiden_or_gate

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M0.fvp_mps2.spniden_or_gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M0.fvp mps2.sse200

SSE-200 subsystem.

Type: sse200.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.acg_cpu0

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP MPS2 Cortex M0.fvp mps2.sse200.acg cpu1

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M0.fvp mps2.sse200.acg sram0

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.acg_sram1

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.acg_sram2

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M0.fvp mps2.sse200.acg sram3

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M0.fvp mps2.sse200.apb ppc iotss subsystem0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.apb_ppc_iotss_subsystem1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.clock32kHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M0.fvp mps2.sse200.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0.fvp mps2.sse200.cmsdk dualtimer

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.cmsdk_dualtimer.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0.fvp mps2.sse200.cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0.fvp mps2.sse200.cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0.fvp mps2.sse200.cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0.fvp mps2.sse200.cordio ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M0.fvp mps2.sse200.cpu0core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M0.fvp mps2.sse200.cpu0dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M0.fvp mps2.sse200.cpu1core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.cpu1dbg_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M0.fvp mps2.sse200.crypto ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.dbg_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram0

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_MPS2_Cortex_M0.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram1}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M0.fvp mps2.sse200.exclusive monitor iotss internal sram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M0.fvp mps2.sse200.exclusive monitor iotss internal sram3

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.exclusive_squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.idau_labeller

Type: LabellerIdauSecurity.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.iotss_cpuidentity

IoT Subsystem CPU IDENTITY registers.

Type: IoTSS_CPUIdentity.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.iotss_internal_sram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0.fvp mps2.sse200.iotss internal sram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0.fvp mps2.sse200.iotss internal sram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0.fvp mps2.sse200.iotss internal sram3

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.iotss_systemcontrol

IoT Subsystem System Control registers.

Type: IoTSS SystemControl.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.iotss_systeminfo

IoT Subsystem System Information registers.

Type: IoTSS SystemInfo.

FVP MPS2 Cortex M0.fvp mps2.sse200.mem switch internal sram

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M0.fvp mps2.sse200.mem switch internal sram mpc

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.mem_switch_ppu

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.mhu0

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP MPS2 Cortex M0.fvp mps2.sse200.mhu1

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP MPS2 Cortex M0.fvp mps2.sse200.mpc iotss internal sram0

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M0.fvp mps2.sse200.mpc iotss internal sram0.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0.fvp mps2.sse200.mpc iotss internal sram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M0.fvp mps2.sse200.mpc iotss internal sram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0.fvp mps2.sse200.mpc iotss internal sram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M0.fvp mps2.sse200.mpc iotss internal sram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0.fvp mps2.sse200.mpc iotss internal sram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M0.fvp mps2.sse200.mpc iotss internal sram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0.fvp mps2.sse200.nmi or gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M0.fvp mps2.sse200.nonsecure watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

${\tt FVP_MPS2_Cortex_M0.fvp_mps2.sse200.ram0_ppu}$

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.ram1_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.ram2_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M0.fvp mps2.sse200.ram3 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: ppuvo.

${\tt FVP_MPS2_Cortex_M0.fvp_mps2.sse200.s32k_timer}$

ARM Timer Module.

Type: cmsdk_Timer.

FVP MPS2 Cortex M0.fvp mps2.sse200.s32k timer.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.s32k_timer.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0.fvp mps2.sse200.s32k watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.secure_watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP MPS2 Cortex M0.fvp mps2.sse200.signal router

Signal router.

Type: SignalRouter.

FVP MPS2 Cortex M0.fvp mps2.sse200.sys ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M0.fvp mps2.sse200.timer0

ARM Timer Module.

Type: cmsdk_Timer.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.timer0.clk_div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0.fvp mps2.sse200.timer1

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M0.fvp mps2.sse200.timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0.fvp_mps2.sse200.timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0.fvp mps2.ssram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M0.fvp_mps2.ssram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0.fvp mps2.stub0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0.fvp mps2.stub1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0.fvp mps2.stub i2c1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0.fvp mps2.stub i2s

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0.fvp mps2.stub spi0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0.fvp mps2.stub spi2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M0.fvp_mps2.svos_dualtimer

Type: svos_DualTimer.

${\tt FVP_MPS2_Cortex_M0.fvp_mps2.svos_dualtimer.svos_dualtimer0}$

ARM Dual-Timer Module.

Type: CMSDK_DualTimer.

FVP_MPS2_Cortex_M0.fvp_mps2.svos_dualtimer.svos_dualtimer0.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0.fvp mps2.svos dualtimer.svos dualtimer0.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

${\tt FVP_MPS2_Cortex_M0.fvp_mps2.svos_dualtimer.svos_dualtimer0.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0.fvp mps2.svos dualtimer.svos dualtimer0.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M0.fvp_mps2.svos_dualtimer1.svos_dualtimer1

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M0.fvp mps2.svos dualtimer.svos dualtimer1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0.fvp_mps2.svos_dualtimer.svos_dualtimer1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0.fvp mps2.svos dualtimer.svos dualtimer1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0.fvp mps2.svos dualtimer.svos dualtimer1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M0.fvp_mps2.svos_dualtimer.svos_dualtimer2}$

ARM Dual-Timer Module.

Type: CMSDK_DualTimer.

${\tt FVP_MPS2_Cortex_M0.fvp_mps2.svos_dualtimer.svos_dualtimer2.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0.fvp mps2.svos dualtimer.svos dualtimer2.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

${\tt FVP_MPS2_Cortex_M0.fvp_mps2.svos_dualtimer.svos_dualtimer2.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0.fvp mps2.svos dualtimer.svos dualtimer2.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0.fvp mps2.svos dualtimer.svos dualtimer3

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M0.fvp mps2.svos dualtimer.svos dualtimer3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0.fvp_mps2.svos_dualtimer.svos_dualtimer3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0.fvp mps2.svos dualtimer.svos dualtimer3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0.fvp mps2.svos dualtimer.svos dualtimer3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M0.fvp_mps2.switch_PSRAM_M7

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M0.fvp_mps2.switch_svos_dualtimer

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M0.fvp_mps2.telnetterminal0

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M0.fvp mps2.telnetterminal1

Telnet terminal interface.

Type: TelnetTerminal.

FVP_MPS2_Cortex_M0.fvp_mps2.telnetterminal2

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M0.fvp mps2.touchscreen interface

MPS2 Touch Screen.
Type: MPS2 TouchScreen.

FVP_MPS2_Cortex_M0.fvp_mps2.uart_overflows_or_gate

Or Gate.
Type: orgate.

16.3 FVP_MPS2_Cortex-M0plus

FVP MPS2 Cortex-M0plus contains the following instances:

FVP_MPS2_Cortex-M0plus instances

FVP MPS2 Cortex M0plus

Type: FVP_MPS2_Cortex_M0plus.

FVP MPS2 Cortex M0plus.armcortexm0plusct

ARM CORTEXMO+ CT model.

Type: ARM Cortex-M0+.

FVP_MPS2_Cortex_M0plus.clk25Mhz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0plus.clk25khz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0plus.fvp_mps2

MPS2 DUT.
Type: FVP MPS2.

FVP MPS2 Cortex M0plus.fvp mps2.GPIO0

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M0plus.fvp mps2.GPIO1

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M0plus.fvp mps2.GPIO2

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M0plus.fvp mps2.GPIO3

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M0plus.fvp mps2.GPIO connection test

Type: GPIO Connection Test.

FVP MPS2 Cortex M0plus.fvp mps2.GPIO connection test.GPIO0 port trans

Type: GPIO Port Transfer.

FVP MPS2 Cortex M0plus.fvp mps2.GPIO connection test.GPIO1 port test

Type: GPI01 Connection Test.

FVP MPS2 Cortex M0plus.fvp mps2.PSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0plus.fvp mps2.PSRAM M7

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0plus.fvp mps2.UART0

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M0plus.fvp mps2.UART0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.UART1

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP_MPS2_Cortex_M0plus.fvp_mps2.UART1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0plus.fvp_mps2.UART2

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M0plus.fvp mps2.UART2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.VGA interface

VGA display interface between main bus and visualisation.

Type: MPS2 VGA.

FVP MPS2 Cortex M0plus.fvp mps2.ahb ppc iotss expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP_MPS2_Cortex_M0plus.fvp_mps2.ahb_ppc_iotss_expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M0plus.fvp mps2.apb ppc iotss expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP_MPS2_Cortex_M0plus.fvp_mps2.apb_ppc_iotss_expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP MPS2 Cortex M0plus.fvp mps2.apb ppc iotss expansion2

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M0plus.fvp mps2.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0plus.fvp_mps2.cmsdk_sysctrl

Cortex-M Simple System Control.

Type: cmsdk sysctrl.

FVP_MPS2_Cortex_M0plus.fvp_mps2.cmsdk_watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_Cortex_M0plus.fvp_mps2.cpu_wait_or_gate_0

Or Gate.
Type: orgate.

FVP MPS2 Cortex M0plus.fvp mps2.cpu wait or gate 1

Or Gate.
Type: orgate.

FVP MPS2 Cortex M0plus.fvp mps2.dbgen or gate

Or Gate.
Type: orGate.

FVP_MPS2_Cortex_M0plus.fvp_mps2.dma0

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M0plus.fvp mps2.dma0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP_MPS2_Cortex_M0plus.fvp_mps2.dma0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP MPS2 Cortex M0plus.fvp mps2.dma0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

${\tt FVP_MPS2_Cortex_M0plus.fvp_mps2.dma0.timer.timer.thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0plus.fvp mps2.dma0 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M0plus.fvp mps2.dma0 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M0plus.fvp mps2.dma1

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M0plus.fvp mps2.dma1.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M0plus.fvp mps2.dma1.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_MPS2_Cortex_M0plus.fvp_mps2.dma1.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M0plus.fvp mps2.dma1.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0plus.fvp mps2.dma1 idau labeller

Type: LabellerIdauSecurity.

${\tt FVP_MPS2_Cortex_M0plus.fvp_mps2.dma1_securitymodifier}$

Type: SecurityModifier.

FVP MPS2 Cortex M0plus.fvp mps2.dma2

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP_MPS2_Cortex_M0plus.fvp_mps2.dma2.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP MPS2 Cortex M0plus.fvp mps2.dma2.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

${\tt FVP_MPS2_Cortex_M0plus.fvp_mps2.dma2.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M0plus.fvp mps2.dma2.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M0plus.fvp_mps2.dma2_idau_labeller

Type: LabellerIdauSecurity.

FVP_MPS2_Cortex_M0plus.fvp_mps2.dma2_securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M0plus.fvp mps2.dma3

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M0plus.fvp mps2.dma3.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP MPS2 Cortex M0plus.fvp mps2.dma3.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M0plus.fvp mps2.dma3.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M0plus.fvp mps2.dma3.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M0plus.fvp_mps2.dma3_idau_labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M0plus.fvp mps2.dma3 securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M0plus.fvp_mps2.exclusive_monitor_psram

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M0plus.fvp mps2.exclusive monitor psram iotss

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M0plus.fvp mps2.exclusive monitor switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M0plus.fvp mps2.exclusive monitor switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M0plus.fvp mps2.exclusive monitor zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M0plus.fvp_mps2.exclusive_monitor_zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M0plus.fvp_mps2.exclusive_squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP_MPS2_Cortex_M0plus.fvp_mps2.fpga_sysctrl

FPGA SysCtrl timers LEDs and switches.

Type: FPGA SysCtrl.

FVP MPS2 Cortex M0plus.fvp mps2.fpga sysctrl.callBack100HzCounter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M0plus.fvp_mps2.fpga_sysctrl.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.gpio 0 or 2

Or Gate.
Type: orGate.

FVP MPS2 Cortex M0plus.fvp mps2.gpio 1 or 3

Or Gate.
Type: orgate.

FVP MPS2 Cortex M0plus.fvp mps2.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP MPS2 Cortex M0plus.fvp mps2.mem switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M0plus.fvp_mps2.mem_switch_extra_psram_mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M0plus.fvp mps2.mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M0plus.fvp mps2.mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0plus.fvp mps2.mpc iotss ssram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M0plus.fvp mps2.mpc iotss ssram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0plus.fvp mps2.mpc iotss ssram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M0plus.fvp mps2.mpc iotss ssram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0plus.fvp mps2.mps2 audio

MPS2 Audio.

Type: MPS2 Audio.

${\tt FVP_MPS2_Cortex_M0plus.fvp_mps2.mps2_cmsdk_dualtimer}$

ARM Dual-Timer Module.

Type: CMSDK_DualTimer.

FVP MPS2 Cortex M0plus.fvp mps2.mps2 cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.mps2 cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.mps2 cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0plus.fvp mps2.mps2 cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M0plus.fvp_mps2.mps2_exclusive_monitor_zbtsram1}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M0plus.fvp_mps2.mps2_exclusive_monitor_zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M0plus.fvp mps2.mps2 lcd

MPS2 LCD I2C interface.

Type: MPS2 LCD.

FVP MPS2 Cortex M0plus.fvp mps2.mps2 mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M0plus.fvp mps2.mps2 mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M0plus.fvp_mps2.mps2_secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP MPS2 Cortex M0plus.fvp mps2.mps2 timer0

ARM Timer Module.

Type: CMSDK Timer.

FVP_MPS2_Cortex_M0plus.fvp_mps2.mps2_timer0.clk_div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.mps2 timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0plus.fvp mps2.mps2 timer1

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M0plus.fvp mps2.mps2 timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.mps2 timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_MOplus.fvp_mps2.mps2_visualisation

Display window for MPS2 using Visualisation library.

Type: MPS2 Visualisation.

FVP MPS2 Cortex M0plus.fvp mps2.niden or gate

Or Gate.

Type: orgate.

FVP MPS2 Cortex M0plus.fvp mps2.nmi or gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M0plus.fvp mps2.pl022 ssp mps2

ARM PrimeCell Synchronous Serial Port(PL022).

Type: pl022_ssp_mps2.

FVP_MPS2_Cortex_M0plus.fvp_mps2.p1022_ssp_mps2.prescaler

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0plus.fvp_mps2.platform_bus_switch

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M0plus.fvp mps2.platform switch dma0

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M0plus.fvp mps2.platform switch dma1

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M0plus.fvp mps2.signal router

Signal router.

Type: SignalRouter.

FVP MPS2 Cortex M0plus.fvp mps2.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_MPS2_Cortex_M0plus.fvp_mps2.spiden_or_gate

Or Gate.

Type: orgate.

FVP_MPS2_Cortex_M0plus.fvp_mps2.spniden_or_gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M0plus.fvp mps2.sse200

SSE-200 subsystem.

Type: sse200.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.acg_cpu0

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.acg cpu1

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.acg sram0

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.acg sram1

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.acg_sram2

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.acg_sram3

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.apb ppc iotss subsystem0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.apb ppc iotss subsystem1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.clock32kHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.cmsdk dualtimer

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.cordio_ppu}$

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.cpu0core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.cpu0dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.cpu1core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.cpu1dbg_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.crypto ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.exclusive monitor iotss internal sram0

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram1}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.exclusive monitor iotss internal sram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.exclusive monitor iotss internal sram3

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.exclusive squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.idau labeller

Type: LabellerIdauSecurity.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.iotss_cpuidentity

IoT Subsystem CPU IDENTITY registers.

Type: IoTSS_CPUIdentity.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.iotss_internal_sram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.iotss internal sram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.iotss internal sram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.iotss internal sram3

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.iotss_systemcontrol

IoT Subsystem System Control registers.

Type: IoTSS SystemControl.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.iotss_systeminfo

IoT Subsystem System Information registers.

Type: IoTSS SystemInfo.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.mem switch internal sram

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.mem switch internal sram mpc

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

${\tt FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.mem_switch_ppu}$

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.mhu0

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.mhu1

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.mpc iotss internal sram0

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.mpc iotss internal sram0.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.mpc iotss internal sram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.mpc_iotss_internal_sram1.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.mpc iotss internal sram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.mpc_iotss_internal_sram2.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2_Cortex_M0plus.fvp_mps2.sse200.mpc_iotss_internal_sram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.mpc iotss internal sram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.nmi or gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.nonsecure watchdog

ARM Watchdog Module.

Type: CMSDK_Watchdog.

${\tt FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.ram0_ppu}$

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.ram1_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.ram2_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.ram3 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: ppuvo.

${\tt FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.s32k_timer}$

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.s32k timer.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.s32k timer.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.s32k watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.secure_watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.signal router

Signal router.

Type: SignalRouter.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.sys ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

${\tt FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.timer0}$

ARM Timer Module.

Type: cmsdk_Timer.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.timer0.clk_div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.timer1

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M0plus.fvp mps2.sse200.timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0plus.fvp_mps2.sse200.timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0plus.fvp mps2.ssram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M0plus.fvp_mps2.ssram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0plus.fvp mps2.stub0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0plus.fvp mps2.stub1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0plus.fvp mps2.stub i2c1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0plus.fvp mps2.stub i2s

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0plus.fvp mps2.stub spi0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M0plus.fvp mps2.stub spi2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M0plus.fvp_mps2.svos_dualtimer

Type: svos_DualTimer.

${\tt FVP_MPS2_Cortex_M0plus.fvp_mps2.svos_dualtimer.svos_dualtimer0}$

ARM Dual-Timer Module.

Type: CMSDK_DualTimer.

FVP_MPS2_Cortex_M0plus.fvp_mps2.svos_dualtimer.svos_dualtimer0.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.svos dualtimer.svos dualtimer0.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M0plus.fvp_mps2.svos_dualtimer.svos_dualtimer0.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0plus.fvp mps2.svos dualtimer.svos dualtimer0.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0plus.fvp mps2.svos dualtimer.svos dualtimer1

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M0plus.fvp mps2.svos dualtimer.svos dualtimer1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M0plus.fvp_mps2.svos_dualtimer.svos_dualtimer1.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.svos dualtimer.svos dualtimer1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0plus.fvp mps2.svos dualtimer.svos dualtimer1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M0plus.fvp_mps2.svos_dualtimer.svos_dualtimer2

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M0plus.fvp mps2.svos dualtimer.svos dualtimer2.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0plus.fvp_mps2.svos_dualtimer.svos_dualtimer2.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M0plus.fvp_mps2.svos_dualtimer.svos_dualtimer2.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0plus.fvp mps2.svos dualtimer.svos dualtimer2.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0plus.fvp mps2.svos dualtimer.svos dualtimer3

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M0plus.fvp mps2.svos dualtimer.svos dualtimer3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M0plus.fvp_mps2.svos_dualtimer.svos_dualtimer3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M0plus.fvp mps2.svos dualtimer.svos dualtimer3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M0plus.fvp mps2.svos dualtimer.svos dualtimer3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M0plus.fvp_mps2.switch_PSRAM_M7

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M0plus.fvp_mps2.switch_svos_dualtimer

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M0plus.fvp_mps2.telnetterminal0

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M0plus.fvp mps2.telnetterminal1

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M0plus.fvp mps2.telnetterminal2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_MPS2_Cortex_M0plus.fvp_mps2.touchscreen_interface

MPS2 Touch Screen.
Type: MPS2 TouchScreen.

FVP_MPS2_Cortex_M0plus.fvp_mps2.uart_overflows_or_gate

Or Gate.
Type: orGate.

16.4 FVP MPS2 Cortex-M23

FVP_MPS2_Cortex-M23 contains the following instances:

FVP_MPS2_Cortex-M23 instances

FVP MPS2 Cortex M23

Type: FVP MPS2 Cortex M23.

FVP MPS2 Cortex M23.clk25Mhz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M23.clk25khz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M23.cpu0

ARM CORTEXM23 CT model.

Type: ARM Cortex-M23.

FVP_MPS2_Cortex_M23.cpu1

ARM CORTEXM23 CT model.

Type: ARM Cortex-M23.

FVP MPS2 Cortex M23.fvp mps2

MPS2 DUT.

Type: FVP MPS2.

FVP MPS2 Cortex M23.fvp mps2.GPIO0

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M23.fvp mps2.GPIO1

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M23.fvp mps2.GPIO2

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M23.fvp mps2.GPIO3

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M23.fvp mps2.GPIO connection test

Type: GPIO Connection Test.

FVP_MPS2_Cortex_M23.fvp_mps2.GPIO_connection_test.GPIO0_port_trans

Type: GPIO Port Transfer.

FVP_MPS2_Cortex_M23.fvp_mps2.GPIO_connection_test.GPIO1_port_test

Type: GPI01_Connection_Test.

FVP_MPS2_Cortex_M23.fvp_mps2.PSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M23.fvp mps2.PSRAM M7

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M23.fvp mps2.UART0

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP_MPS2_Cortex_M23.fvp_mps2.UART0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M23.fvp_mps2.UART1

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M23.fvp mps2.UART1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M23.fvp mps2.UART2

ARM CMSDK UART Module.

Type: cmsdk_uart.

FVP MPS2 Cortex M23.fvp mps2.UART2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M23.fvp_mps2.VGA_interface

VGA display interface between main bus and visualisation.

Type: MPS2_VGA.

FVP_MPS2_Cortex_M23.fvp_mps2.ahb_ppc_iotss_expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.ahb_ppc_iotss_expansion1}$

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP MPS2 Cortex M23.fvp mps2.apb_ppc_iotss_expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M23.fvp mps2.apb ppc iotss expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M23.fvp mps2.apb ppc iotss expansion2

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.clock50Hz}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.clockdivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M23.fvp_mps2.cmsdk_sysctrl

Cortex-M Simple System Control.

Type: cmsdk sysctrl.

FVP MPS2 Cortex M23.fvp mps2.cmsdk watchdog

ARM Watchdog Module. Type: cmsDK watchdog.

FVP MPS2 Cortex M23.fvp mps2.cpu wait or gate 0

Or Gate.

Type: orGate.

FVP MPS2 Cortex M23.fvp mps2.cpu wait or gate 1

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M23.fvp_mps2.dbgen_or_gate

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M23.fvp_mps2.dma0

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M23.fvp mps2.dma0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP MPS2 Cortex M23.fvp mps2.dma0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.dma0.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_MPS2_Cortex_M23.fvp_mps2.dma0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M23.fvp_mps2.dma0_idau_labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M23.fvp mps2.dma0 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M23.fvp mps2.dma1

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M23.fvp mps2.dma1.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M23.fvp mps2.dma1.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_MPS2_Cortex_M23.fvp_mps2.dma1.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_MPS2_Cortex_M23.fvp_mps2.dma1.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M23.fvp mps2.dma1 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M23.fvp mps2.dma1 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M23.fvp mps2.dma2

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP_MPS2_Cortex_M23.fvp_mps2.dma2.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M23.fvp mps2.dma2.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP MPS2 Cortex M23.fvp mps2.dma2.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_MPS2_Cortex_M23.fvp_mps2.dma2.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M23.fvp mps2.dma2 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M23.fvp mps2.dma2 securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M23.fvp_mps2.dma3

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M23.fvp mps2.dma3.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M23.fvp mps2.dma3.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M23.fvp mps2.dma3.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M23.fvp mps2.dma3.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M23.fvp mps2.dma3 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M23.fvp mps2.dma3 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M23.fvp mps2.exclusive monitor psram

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M23.fvp_mps2.exclusive_monitor_psram_iotss

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M23.fvp mps2.exclusive monitor switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M23.fvp mps2.exclusive monitor switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M23.fvp_mps2.exclusive_monitor_zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M23.fvp_mps2.exclusive_monitor_zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M23.fvp mps2.exclusive squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 Cortex M23.fvp mps2.fpga sysctrl

FPGA SysCtrl timers LEDs and switches.

Type: FPGA SysCtrl.

FVP_MPS2_Cortex_M23.fvp_mps2.fpga_sysctrl.callBack100HzCounter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M23.fvp mps2.fpga sysctrl.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M23.fvp mps2.gpio 0 or 2

Or Gate.
Type: orgate.

FVP MPS2 Cortex M23.fvp mps2.gpio 1 or 3

Or Gate.

Type: orGate.

FVP MPS2 Cortex M23.fvp mps2.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_MPS2_Cortex_M23.fvp_mps2.mem_switch_extra_psram_iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M23.fvp mps2.mem switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M23.fvp mps2.mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS_MemoryProtectionController.

FVP MPS2 Cortex M23.fvp mps2.mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M23.fvp mps2.mpc iotss ssram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M23.fvp mps2.mpc iotss ssram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M23.fvp_mps2.mpc_iotss_ssram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M23.fvp_mps2.mpc_iotss_ssram3.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M23.fvp mps2.mps2 audio

MPS2 Audio.
Type: MPS2 Audio.

FVP MPS2 Cortex M23.fvp mps2.mps2 cmsdk dualtimer

ARM Dual-Timer Module. Type: CMSDK_DualTimer.

FVP MPS2 Cortex M23.fvp mps2.mps2 cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M23.fvp mps2.mps2 cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M23.fvp mps2.mps2 cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M23.fvp_mps2.mps2_cmsdk_dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M23.fvp mps2.mps2 exclusive monitor zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M23.fvp mps2.mps2 exclusive monitor zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.mps2_lcd}$

MPS2 LCD I2C interface.

Type: MPS2_LCD.

FVP_MPS2_Cortex_M23.fvp_mps2.mps2_mpc_iotss_ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M23.fvp mps2.mps2 mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M23.fvp_mps2.mps2_secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP MPS2 Cortex M23.fvp mps2.mps2 timer0

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M23.fvp mps2.mps2 timer0.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M23.fvp mps2.mps2 timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M23.fvp mps2.mps2 timer1

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M23.fvp mps2.mps2 timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.mps2_timer1.counter}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M23.fvp mps2.mps2 visualisation

Display window for MPS2 using Visualisation library.

Type: MPS2 Visualisation.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.niden_or_gate}$

Or Gate.
Type: orgate.

FVP MPS2 Cortex M23.fvp mps2.nmi or gate

Or Gate.
Type: orgate.

FVP_MPS2_Cortex_M23.fvp_mps2.pl022_ssp_mps2

ARM PrimeCell Synchronous Serial Port(PL022).

Type: PL022 SSP MPS2.

FVP_MPS2_Cortex_M23.fvp_mps2.pl022_ssp_mps2.prescaler

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M23.fvp mps2.platform bus switch

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M23.fvp_mps2.platform_switch_dma0

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M23.fvp mps2.platform switch dma1

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M23.fvp_mps2.signal_router

Signal router.

Type: SignalRouter.

FVP_MPS2_Cortex_M23.fvp_mps2.smsc_91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP MPS2 Cortex M23.fvp mps2.spiden or gate

Or Gate.

Type: orgate.

FVP MPS2 Cortex M23.fvp mps2.spniden or gate

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200

SSE-200 subsystem.

Type: sse200.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.acg_cpu0

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M23.fvp mps2.sse200.acg cpu1

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M23.fvp mps2.sse200.acg sram0

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP MPS2 Cortex M23.fvp mps2.sse200.acg sram1

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.acg_sram2

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M23.fvp mps2.sse200.acg sram3

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.apb_ppc_iotss_subsystem0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.apb_ppc_iotss_subsystem1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M23.fvp mps2.sse200.clock32kHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M23.fvp mps2.sse200.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.cmsdk_dualtimer

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M23.fvp mps2.sse200.cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M23.fvp mps2.sse200.cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M23.fvp mps2.sse200.cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M23.fvp mps2.sse200.cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M23.fvp mps2.sse200.cordio ppu

ARM Power Policy Unit (PPU) architectural model. Type: PPUv0.

FVP MPS2 Cortex M23.fvp mps2.sse200.cpu0core ppu

ARM Power Policy Unit (PPU) architectural model. Type: PPUv0.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.cpu0dbg_ppu

ARM Power Policy Unit (PPU) architectural model. Type: PPUv0.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.cpu1core_ppu

ARM Power Policy Unit (PPU) architectural model. Type: PPUv0.

FVP MPS2 Cortex M23.fvp mps2.sse200.cpu1dbg ppu

ARM Power Policy Unit (PPU) architectural model. Type: PPUv0.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.sse200.crypto_ppu}$

ARM Power Policy Unit (PPU) architectural model. Type: PPUv0.

FVP MPS2 Cortex M23.fvp mps2.sse200.dbg ppu

ARM Power Policy Unit (PPU) architectural model. Type: PPUv0.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram0}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M23.fvp mps2.sse200.exclusive monitor iotss internal sram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M23.fvp mps2.sse200.exclusive monitor iotss internal sram3

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.exclusive_squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.idau_labeller

Type: LabellerIdauSecurity.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.iotss_cpuidentity

IoT Subsystem CPU_IDENTITY registers.

Type: IoTSS CPUIdentity.

FVP MPS2 Cortex M23.fvp mps2.sse200.iotss internal sram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.iotss_internal_sram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M23.fvp mps2.sse200.iotss internal sram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.iotss_internal_sram3

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.iotss_systemcontrol

IoT Subsystem System Control registers.

Type: IoTSS SystemControl.

FVP MPS2 Cortex M23.fvp mps2.sse200.iotss systeminfo

IoT Subsystem System Information registers.

Type: IoTSS SystemInfo.

FVP MPS2 Cortex M23.fvp mps2.sse200.mem switch internal sram

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.mem_switch_internal_sram_mpc

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.mem_switch_ppu

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M23.fvp mps2.sse200.mhu0

 $\hbox{ IoT Subsystem Message Handling Unit.}\\$

Type: IoTSS MessageHandlingUnit.

FVP MPS2 Cortex M23.fvp mps2.sse200.mhu1

IoT Subsystem Message Handling Unit.

Type: IoTSS_MessageHandlingUnit.

FVP MPS2 Cortex M23.fvp mps2.sse200.mpc iotss internal sram0

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.mpc_iotss_internal_sram0.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M23.fvp mps2.sse200.mpc iotss internal sram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS_MemoryProtectionController.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.sse200.mpc_iotss_internal_sram1.gating_disabled_thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M23.fvp mps2.sse200.mpc iotss internal sram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.mpc_iotss_internal_sram2.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M23.fvp mps2.sse200.mpc iotss internal sram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M23.fvp mps2.sse200.mpc iotss internal sram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M23.fvp mps2.sse200.nmi or gate

Or Gate.

Type: orgate.

FVP MPS2 Cortex M23.fvp mps2.sse200.nonsecure watchdog

ARM Watchdog Module.

Type: cmspk_watchdog.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.ram0_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.ram1_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M23.fvp mps2.sse200.ram2 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.sse200.ram3_ppu}$

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.sse200.s32k_timer}$

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M23.fvp mps2.sse200.s32k timer.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M23.fvp mps2.sse200.s32k timer.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M23.fvp mps2.sse200.s32k watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2_SecureCtrl.

FVP MPS2 Cortex M23.fvp mps2.sse200.secure watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.signal_router

Signal router.

Type: SignalRouter.

FVP MPS2 Cortex M23.fvp mps2.sse200.sys ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M23.fvp mps2.sse200.timer0

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M23.fvp mps2.sse200.timer0.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.sse200.timer0.counter}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M23.fvp_mps2.sse200.timer1

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M23.fvp mps2.sse200.timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M23.fvp mps2.sse200.timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M23.fvp mps2.ssram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M23.fvp mps2.ssram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M23.fvp_mps2.stub0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M23.fvp mps2.stub1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M23.fvp mps2.stub i2c1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.stub_i2s}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M23.fvp_mps2.stub_spi0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M23.fvp_mps2.stub_spi2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M23.fvp mps2.svos dualtimer

Type: svos DualTimer.

FVP MPS2 Cortex M23.fvp mps2.svos dualtimer.svos dualtimer0

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M23.fvp mps2.svos dualtimer.svos dualtimer0.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M23.fvp_mps2.svos_dualtimer.svos_dualtimer0.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M23.fvp_mps2.svos_dualtimer.svos_dualtimer0.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M23.fvp mps2.svos dualtimer.svos dualtimer0.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.svos_dualtimer.svos_dualtimer1}$

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M23.fvp mps2.svos dualtimer.svos dualtimer1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M23.fvp_mps2.svos_dualtimer.svos_dualtimer1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M23.fvp mps2.svos dualtimer.svos dualtimer1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M23.fvp mps2.svos dualtimer1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M23.fvp_mps2.svos_dualtimer.svos_dualtimer2

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP_MPS2_Cortex_M23.fvp_mps2.svos_dualtimer.svos_dualtimer2.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M23.fvp_mps2.svos_dualtimer.svos_dualtimer2.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M23.fvp mps2.svos dualtimer.svos dualtimer2.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M23.fvp mps2.svos dualtimer.svos dualtimer2.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M23.fvp_mps2.svos_dualtimer.svos_dualtimer3

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M23.fvp mps2.svos dualtimer.svos dualtimer3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M23.fvp_mps2.svos_dualtimer.svos_dualtimer3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M23.fvp mps2.svos dualtimer.svos dualtimer3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M23.fvp_mps2.svos_dualtimer.svos_dualtimer3.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M23.fvp_mps2.switch_PSRAM_M7

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M23.fvp mps2.switch svos dualtimer

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M23.fvp mps2.telnetterminal0

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M23.fvp mps2.telnetterminal1

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M23.fvp mps2.telnetterminal2

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M23.fvp mps2.touchscreen interface

MPS2 Touch Screen.
Type: MPS2 TouchScreen.

FVP MPS2 Cortex M23.fvp mps2.uart overflows or gate

Or Gate.
Type: orgate.

16.5 FVP_MPS2_Cortex-M3

FVP_MPS2_Cortex-M3 contains the following instances:

FVP MPS2 Cortex-M3 instances

FVP_MPS2_Cortex_M3

Type: FVP MPS2 Cortex M3.

FVP_MPS2_Cortex_M3.armcortexm3ct

ARM CORTEXM3 CT model.

Type: ARM Cortex-M3.

FVP MPS2 Cortex M3.clk25Mhz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M3.clk25khz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M3.fvp mps2

MPS2 DUT.

Type: FVP MPS2.

FVP MPS2 Cortex M3.fvp mps2.GPIO0

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M3.fvp mps2.GPIO1

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M3.fvp mps2.GPIO2

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M3.fvp mps2.GPIO3

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M3.fvp mps2.GPIO connection test

Type: GPIO Connection Test.

FVP_MPS2_Cortex_M3.fvp_mps2.GPIO_connection_test.GPIO0_port_trans

Type: GPIO Port Transfer.

FVP_MPS2_Cortex_M3.fvp_mps2.GPIO_connection_test.GPIO1_port_test

Type: GPI01_Connection_Test.

FVP MPS2 Cortex M3.fvp mps2.PSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M3.fvp mps2.PSRAM M7

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M3.fvp mps2.UART0

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP_MPS2_Cortex_M3.fvp_mps2.UART0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M3.fvp_mps2.UART1

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M3.fvp mps2.UART1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M3.fvp mps2.UART2

ARM CMSDK UART Module.

Type: cmsdk_uart.

FVP_MPS2_Cortex_M3.fvp_mps2.UART2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M3.fvp mps2.VGA interface

VGA display interface between main bus and visualisation.

Type: MPS2_VGA.

FVP_MPS2_Cortex_M3.fvp_mps2.ahb_ppc_iotss_expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M3.fvp mps2.ahb ppc iotss expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP_MPS2_Cortex_M3.fvp_mps2.apb_ppc_iotss_expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M3.fvp mps2.apb ppc iotss expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M3.fvp mps2.apb ppc iotss expansion2

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M3.fvp mps2.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M3.fvp_mps2.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M3.fvp_mps2.cmsdk_sysctrl

Cortex-M Simple System Control.

Type: cmsdk sysctrl.

FVP MPS2 Cortex M3.fvp mps2.cmsdk watchdog

ARM Watchdog Module. Type: cmsDK watchdog.

FVP_MPS2_Cortex_M3.fvp_mps2.cpu_wait_or_gate_0

Or Gate.

Type: orGate.

FVP MPS2 Cortex M3.fvp mps2.cpu wait or gate 1

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M3.fvp_mps2.dbgen_or_gate

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M3.fvp_mps2.dma0

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M3.fvp mps2.dma0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP MPS2 Cortex M3.fvp mps2.dma0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

${\tt FVP_MPS2_Cortex_M3.fvp_mps2.dma0.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

${\tt FVP_MPS2_Cortex_M3.fvp_mps2.dma0.timer.timer.thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M3.fvp_mps2.dma0_idau_labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M3.fvp mps2.dma0 securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M3.fvp_mps2.dma1

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M3.fvp mps2.dma1.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M3.fvp mps2.dma1.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

${\tt FVP_MPS2_Cortex_M3.fvp_mps2.dma1.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_MPS2_Cortex_M3.fvp_mps2.dma1.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

${\tt FVP_MPS2_Cortex_M3.fvp_mps2.dma1_idau_labeller}$

Type: LabellerIdauSecurity.

${\tt FVP_MPS2_Cortex_M3.fvp_mps2.dma1_securitymodifier}$

Type: SecurityModifier.

FVP MPS2 Cortex M3.fvp mps2.dma2

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080_DMAC.

FVP_MPS2_Cortex_M3.fvp_mps2.dma2.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M3.fvp mps2.dma2.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP MPS2 Cortex M3.fvp mps2.dma2.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M3.fvp mps2.dma2.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M3.fvp_mps2.dma2_idau_labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M3.fvp mps2.dma2 securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M3.fvp_mps2.dma3

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M3.fvp mps2.dma3.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M3.fvp mps2.dma3.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M3.fvp mps2.dma3.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M3.fvp mps2.dma3.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M3.fvp mps2.dma3 idau labeller

Type: LabellerIdauSecurity.

FVP_MPS2_Cortex_M3.fvp_mps2.dma3_securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M3.fvp mps2.exclusive monitor psram

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M3.fvp mps2.exclusive monitor psram iotss

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M3.fvp mps2.exclusive monitor switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M3.fvp mps2.exclusive monitor switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M3.fvp mps2.exclusive monitor zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M3.fvp_mps2.exclusive_monitor_zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M3.fvp mps2.exclusive squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 Cortex M3.fvp mps2.fpga sysctrl

FPGA SysCtrl timers LEDs and switches.

Type: FPGA SysCtrl.

FVP_MPS2_Cortex_M3.fvp_mps2.fpga_sysctrl.callBack100HzCounter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M3.fvp mps2.fpga sysctrl.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M3.fvp mps2.gpio 0 or 2

Or Gate.

Type: orgate.

FVP_MPS2_Cortex_M3.fvp_mps2.gpio_1_or_3

Or Gate.

Type: orgate.

FVP MPS2 Cortex M3.fvp mps2.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_MPS2_Cortex_M3.fvp_mps2.mem_switch_extra_psram_iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M3.fvp mps2.mem switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M3.fvp mps2.mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS_MemoryProtectionController.

FVP MPS2 Cortex M3.fvp mps2.mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M3.fvp_mps2.mpc_iotss_ssram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M3.fvp mps2.mpc iotss ssram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M3.fvp_mps2.mpc_iotss_ssram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M3.fvp_mps2.mpc_iotss_ssram3.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M3.fvp mps2.mps2 audio

MPS2 Audio.
Type: MPS2 Audio.

FVP MPS2 Cortex M3.fvp mps2.mps2 cmsdk dualtimer

ARM Dual-Timer Module. Type: CMSDK_DualTimer.

FVP_MPS2_Cortex_M3.fvp_mps2.mps2_cmsdk_dualtimer.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M3.fvp mps2.mps2 cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M3.fvp mps2.mps2 cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M3.fvp_mps2.mps2_cmsdk_dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M3.fvp_mps2.mps2_exclusive_monitor_zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M3.fvp mps2.mps2 exclusive monitor zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_MPS2_Cortex_M3.fvp_mps2.mps2_lcd}$

MPS2 LCD I2C interface.

Type: MPS2_LCD.

FVP_MPS2_Cortex_M3.fvp_mps2.mps2_mpc_iotss_ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M3.fvp mps2.mps2 mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M3.fvp_mps2.mps2_secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP MPS2 Cortex M3.fvp mps2.mps2 timer0

ARM Timer Module. Type: CMSDK Timer.

FVP_MPS2_Cortex_M3.fvp_mps2.mps2_timer0.clk_div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M3.fvp mps2.mps2 timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M3.fvp mps2.mps2 timer1

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M3.fvp mps2.mps2 timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M3.fvp_mps2.mps2_timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M3.fvp mps2.mps2 visualisation

Display window for MPS2 using Visualisation library.

Type: MPS2 Visualisation.

FVP MPS2 Cortex M3.fvp mps2.niden or gate

Or Gate.
Type: orgate.

FVP MPS2 Cortex M3.fvp mps2.nmi or gate

Or Gate.

Type: orgate.

FVP_MPS2_Cortex_M3.fvp_mps2.p1022_ssp_mps2

ARM PrimeCell Synchronous Serial Port(PL022).

Type: PL022 SSP MPS2.

FVP_MPS2_Cortex_M3.fvp_mps2.p1022_ssp_mps2.prescaler

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M3.fvp mps2.platform bus switch

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M3.fvp_mps2.platform_switch_dma0

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M3.fvp mps2.platform switch dma1

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M3.fvp_mps2.signal_router

Signal router.

Type: SignalRouter.

FVP MPS2 Cortex M3.fvp mps2.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP MPS2 Cortex M3.fvp mps2.spiden or gate

Or Gate.

Type: orgate.

FVP MPS2 Cortex M3.fvp mps2.spniden or gate

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200

SSE-200 subsystem.

Type: sse200.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.acg_cpu0

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M3.fvp mps2.sse200.acg cpu1

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M3.fvp mps2.sse200.acg sram0

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.acg_sram1

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.acg_sram2

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M3.fvp mps2.sse200.acg sram3

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.apb_ppc_iotss_subsystem0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.apb_ppc_iotss_subsystem1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M3.fvp mps2.sse200.clock32kHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M3.fvp mps2.sse200.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.cmsdk_dualtimer

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M3.fvp mps2.sse200.cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M3.fvp mps2.sse200.cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M3.fvp mps2.sse200.cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M3.fvp_mps2.sse200.cmsdk_dualtimer.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M3.fvp mps2.sse200.cordio ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M3.fvp mps2.sse200.cpu0core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M3.fvp mps2.sse200.cpu0dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M3.fvp mps2.sse200.cpu1core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M3.fvp mps2.sse200.cpu1dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.crypto_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M3.fvp mps2.sse200.dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

${\tt FVP_MPS2_Cortex_M3.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram0}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M3.fvp mps2.sse200.exclusive monitor iotss internal sram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M3.fvp mps2.sse200.exclusive monitor iotss internal sram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M3.fvp mps2.sse200.exclusive monitor iotss internal sram3

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.exclusive_squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 Cortex M3.fvp mps2.sse200.idau labeller

Type: LabellerIdauSecurity.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.iotss_cpuidentity

IoT Subsystem CPU_IDENTITY registers.

Type: IoTSS CPUIdentity.

FVP MPS2 Cortex M3.fvp mps2.sse200.iotss internal sram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M3.fvp mps2.sse200.iotss internal sram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M3.fvp mps2.sse200.iotss internal sram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.iotss_internal_sram3

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.iotss_systemcontrol

IoT Subsystem System Control registers.

Type: IoTSS_SystemControl.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.iotss_systeminfo

IoT Subsystem System Information registers.

Type: IoTSS SystemInfo.

FVP MPS2 Cortex M3.fvp mps2.sse200.mem switch internal sram

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.mem_switch_internal_sram_mpc

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.mem_switch_ppu

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M3.fvp mps2.sse200.mhu0

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP MPS2 Cortex M3.fvp mps2.sse200.mhu1

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP MPS2 Cortex M3.fvp mps2.sse200.mpc iotss internal sram0

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

${\tt FVP_MPS2_Cortex_M3.fvp_mps2.sse200.mpc_iotss_internal_sram0.gating_disabled_thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M3.fvp mps2.sse200.mpc iotss internal sram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS_MemoryProtectionController.

FVP MPS2 Cortex M3.fvp mps2.sse200.mpc iotss internal sram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M3.fvp mps2.sse200.mpc iotss internal sram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.mpc_iotss_internal_sram2.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M3.fvp mps2.sse200.mpc iotss internal sram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M3.fvp mps2.sse200.mpc iotss internal sram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M3.fvp mps2.sse200.nmi or gate

Or Gate.

Type: orgate.

FVP MPS2 Cortex M3.fvp mps2.sse200.nonsecure watchdog

ARM Watchdog Module.

Type: cmspk_watchdog.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.ram0_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.ram1_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M3.fvp mps2.sse200.ram2 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.ram3_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.s32k_timer

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M3.fvp mps2.sse200.s32k timer.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M3.fvp mps2.sse200.s32k timer.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M3.fvp mps2.sse200.s32k watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2_SecureCtrl.

FVP MPS2 Cortex M3.fvp mps2.sse200.secure watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP MPS2 Cortex M3.fvp mps2.sse200.signal router

Signal router.

Type: SignalRouter.

FVP MPS2 Cortex M3.fvp mps2.sse200.sys ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M3.fvp mps2.sse200.timer0

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M3.fvp mps2.sse200.timer0.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M3.fvp_mps2.sse200.timer0.counter}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.timer1

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M3.fvp mps2.sse200.timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M3.fvp_mps2.sse200.timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M3.fvp mps2.ssram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M3.fvp mps2.ssram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M3.fvp mps2.stub0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M3.fvp mps2.stub1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M3.fvp mps2.stub i2c1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M3.fvp mps2.stub i2s

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M3.fvp_mps2.stub_spi0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M3.fvp_mps2.stub_spi2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M3.fvp_mps2.svos_dualtimer

Type: svos DualTimer.

FVP MPS2 Cortex M3.fvp mps2.svos dualtimer.svos dualtimer0

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M3.fvp mps2.svos dualtimer.svos dualtimer0.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M3.fvp_mps2.svos_dualtimer.svos_dualtimer0.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M3.fvp_mps2.svos_dualtimer.svos_dualtimer0.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M3.fvp mps2.svos dualtimer.svos dualtimer0.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M3.fvp mps2.svos dualtimer.svos dualtimer1

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M3.fvp mps2.svos dualtimer.svos dualtimer1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M3.fvp_mps2.svos_dualtimer.svos_dualtimer1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M3.fvp mps2.svos dualtimer1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M3.fvp mps2.svos dualtimer1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M3.fvp_mps2.svos_dualtimer.svos_dualtimer2}$

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP_MPS2_Cortex_M3.fvp_mps2.svos_dualtimer.svos_dualtimer2.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M3.fvp_mps2.svos_dualtimer.svos_dualtimer2.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M3.fvp_mps2.svos_dualtimer.svos_dualtimer2.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M3.fvp mps2.svos dualtimer.svos dualtimer2.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M3.fvp mps2.svos dualtimer.svos dualtimer3

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M3.fvp mps2.svos dualtimer.svos dualtimer3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M3.fvp_mps2.svos_dualtimer.svos_dualtimer3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M3.fvp mps2.svos dualtimer3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M3.fvp_mps2.svos_dualtimer.svos_dualtimer3.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M3.fvp_mps2.switch_PSRAM_M7

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M3.fvp_mps2.switch_svos_dualtimer

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M3.fvp mps2.telnetterminal0

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M3.fvp mps2.telnetterminal1

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M3.fvp mps2.telnetterminal2

Telnet terminal interface. Type: TelnetTerminal.

FVP MPS2 Cortex M3.fvp mps2.touchscreen interface

MPS2 Touch Screen.
Type: MPS2 TouchScreen.

FVP_MPS2_Cortex_M3.fvp_mps2.uart_overflows_or_gate

Or Gate.
Type: orgate.

16.6 FVP_MPS2_Cortex-M33

FVP_MPS2_Cortex-M33 contains the following instances:

FVP MPS2 Cortex-M33 instances

FVP_MPS2_Cortex_M33

Type: FVP MPS2 Cortex M33.

FVP_MPS2_Cortex_M33.clk25Mhz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M33.clk25khz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M33.cpu0

ARM CORTEXM33 CT model.

Type: ARM Cortex-M33.

FVP MPS2 Cortex M33.cpu1

ARM CORTEXM33 CT model.

Type: ARM Cortex-M33.

FVP MPS2 Cortex M33.fvp mps2

MPS2 DUT.

Type: FVP MPS2.

FVP MPS2 Cortex M33.fvp mps2.GPIO0

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M33.fvp mps2.GPIO1

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M33.fvp mps2.GPIO2

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk_gpio.

FVP MPS2 Cortex M33.fvp mps2.GPIO3

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M33.fvp mps2.GPIO connection test

Type: GPIO Connection Test.

FVP MPS2 Cortex M33.fvp mps2.GPIO connection test.GPIO0 port trans

Type: GPIO Port Transfer.

FVP MPS2 Cortex M33.fvp mps2.GPIO connection test.GPIO1 port test

Type: GPI01_Connection_Test.

FVP MPS2 Cortex M33.fvp mps2.PSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M33.fvp mps2.PSRAM M7

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M33.fvp mps2.UART0

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP_MPS2_Cortex_M33.fvp_mps2.UART0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M33.fvp_mps2.UART1

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M33.fvp mps2.UART1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M33.fvp mps2.UART2

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M33.fvp mps2.UART2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M33.fvp_mps2.VGA_interface

VGA display interface between main bus and visualisation.

Type: MPS2 VGA.

FVP MPS2 Cortex M33.fvp mps2.ahb ppc iotss expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M33.fvp_mps2.ahb_ppc_iotss_expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP_MPS2_Cortex_M33.fvp_mps2.apb_ppc_iotss_expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.apb_ppc_iotss_expansion1}$

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex_M33.fvp_mps2.apb_ppc_iotss_expansion2

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP_MPS2_Cortex_M33.fvp_mps2.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M33.fvp_mps2.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M33.fvp mps2.cmsdk sysctrl

Cortex-M Simple System Control.

Type: cmsdk sysctrl.

FVP_MPS2_Cortex_M33.fvp_mps2.cmsdk_watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_Cortex_M33.fvp_mps2.cpu_wait_or_gate_0

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M33.fvp_mps2.cpu_wait_or_gate_1

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M33.fvp_mps2.dbgen_or_gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M33.fvp mps2.dma0

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M33.fvp mps2.dma0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_MPS2_Cortex_M33.fvp_mps2.dma0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M33.fvp mps2.dma0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M33.fvp mps2.dma0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M33.fvp mps2.dma0 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M33.fvp mps2.dma0 securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M33.fvp_mps2.dma1

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M33.fvp mps2.dma1.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP MPS2 Cortex M33.fvp mps2.dma1.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M33.fvp mps2.dma1.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_MPS2_Cortex_M33.fvp_mps2.dma1.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M33.fvp_mps2.dma1_idau_labeller

Type: LabellerIdauSecurity.

FVP_MPS2_Cortex_M33.fvp_mps2.dma1_securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M33.fvp_mps2.dma2

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M33.fvp mps2.dma2.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M33.fvp mps2.dma2.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M33.fvp mps2.dma2.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M33.fvp mps2.dma2.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M33.fvp mps2.dma2 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M33.fvp mps2.dma2 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M33.fvp mps2.dma3

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M33.fvp mps2.dma3.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP MPS2 Cortex M33.fvp mps2.dma3.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a

proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M33.fvp mps2.dma3.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M33.fvp mps2.dma3.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M33.fvp mps2.dma3 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M33.fvp mps2.dma3 securitymodifier

Type: SecurityModifier.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.exclusive_monitor_psram}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M33.fvp mps2.exclusive monitor psram iotss

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M33.fvp mps2.exclusive monitor switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M33.fvp mps2.exclusive monitor switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.exclusive_monitor_zbtsram1}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M33.fvp_mps2.exclusive_monitor_zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M33.fvp mps2.exclusive squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 Cortex M33.fvp mps2.fpga sysctrl

FPGA SysCtrl timers LEDs and switches.

Type: FPGA_SysCtrl.

FVP MPS2 Cortex M33.fvp mps2.fpga sysctrl.callBack100HzCounter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M33.fvp mps2.fpga sysctrl.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M33.fvp mps2.gpio 0 or 2

Or Gate.

Type: orgate.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.gpio_1_or_3}$

Or Gate.
Type: orgate.

FVP_MPS2_Cortex_M33.fvp_mps2.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP MPS2 Cortex M33.fvp mps2.mem switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M33.fvp mps2.mem switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M33.fvp mps2.mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M33.fvp mps2.mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M33.fvp mps2.mpc iotss ssram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.mpc_iotss_ssram2.gating_disabled_thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M33.fvp_mps2.mpc_iotss_ssram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M33.fvp mps2.mpc iotss ssram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2_Cortex_M33.fvp_mps2.mps2_audio

MPS2 Audio.

Type: MPS2 Audio.

FVP MPS2 Cortex M33.fvp mps2.mps2 cmsdk dualtimer

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP_MPS2_Cortex_M33.fvp_mps2.mps2_cmsdk_dualtimer.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M33.fvp mps2.mps2 cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M33.fvp mps2.mps2 cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M33.fvp mps2.mps2 cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.mps2_exclusive_monitor_zbtsram1}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M33.fvp_mps2.mps2_exclusive_monitor_zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M33.fvp mps2.mps2 lcd

MPS2 LCD I2C interface.

Type: MPS2 LCD.

FVP MPS2 Cortex M33.fvp mps2.mps2 mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS_MemoryProtectionController.

FVP MPS2 Cortex M33.fvp mps2.mps2 mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M33.fvp mps2.mps2 secure control register block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP MPS2 Cortex M33.fvp mps2.mps2 timer0

ARM Timer Module.

Type: CMSDK Timer.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.mps2_timer0.clk_div}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M33.fvp mps2.mps2 timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M33.fvp_mps2.mps2_timer1

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M33.fvp mps2.mps2 timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M33.fvp_mps2.mps2_timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M33.fvp_mps2.mps2_visualisation

Display window for MPS2 using Visualisation library.

Type: MPS2 Visualisation.

FVP MPS2 Cortex M33.fvp mps2.niden or gate

Or Gate.

Type: orgate.

FVP MPS2_Cortex_M33.fvp_mps2.nmi_or_gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M33.fvp mps2.pl022 ssp mps2

ARM PrimeCell Synchronous Serial Port(PL022).

Type: pl022_ssp_mps2.

FVP MPS2 Cortex M33.fvp mps2.pl022 ssp mps2.prescaler

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M33.fvp_mps2.platform_bus_switch

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M33.fvp mps2.platform switch dma0

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M33.fvp_mps2.platform_switch_dma1

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M33.fvp_mps2.signal_router

Signal router.

Type: SignalRouter.

FVP MPS2 Cortex M33.fvp mps2.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP MPS2 Cortex M33.fvp mps2.spiden or gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M33.fvp mps2.spniden or gate

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200

SSE-200 subsystem.

Type: sse200.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.acg_cpu0

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M33.fvp mps2.sse200.acg cpu1

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M33.fvp mps2.sse200.acg sram0

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP MPS2 Cortex M33.fvp mps2.sse200.acg sram1

IoT Subsystem Access Control Gate. Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M33.fvp mps2.sse200.acg sram2

IoT Subsystem Access Control Gate.
Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.acg_sram3

IoT Subsystem Access Control Gate. Type: IoTSS_AccessControlGate.

FVP MPS2 Cortex M33.fvp mps2.sse200.apb ppc iotss subsystem0

IoT Subsystem Peripheral Protection Controller. Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.apb_ppc_iotss_subsystem1

IoT Subsystem Peripheral Protection Controller. Type: IoTss_PeripheralProtectionController.

FVP MPS2 Cortex M33.fvp mps2.sse200.clock32kHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M33.fvp mps2.sse200.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.sse200.cmsdk_dualtimer}$

ARM Dual-Timer Module. Type: CMSDK DualTimer.

FVP MPS2 Cortex M33.fvp mps2.sse200.cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.sse200.cmsdk_dualtimer.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M33.fvp mps2.sse200.cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M33.fvp mps2.sse200.cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M33.fvp mps2.sse200.cordio ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.cpu0core_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M33.fvp mps2.sse200.cpu0dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.cpu1core_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M33.fvp mps2.sse200.cpu1dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.sse200.crypto_ppu}$

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M33.fvp mps2.sse200.dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M33.fvp mps2.sse200.exclusive monitor iotss internal sram0

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M33.fvp mps2.sse200.exclusive monitor iotss internal sram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram2}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram3

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M33.fvp mps2.sse200.exclusive squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 Cortex M33.fvp mps2.sse200.idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M33.fvp mps2.sse200.iotss cpuidentity

IoT Subsystem CPU_IDENTITY registers.

Type: IoTSS CPUIdentity.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.iotss_internal_sram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M33.fvp mps2.sse200.iotss internal sram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M33.fvp mps2.sse200.iotss internal sram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.iotss_internal_sram3

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M33.fvp mps2.sse200.iotss systemcontrol

IoT Subsystem System Control registers.

Type: IoTSS_SystemControl.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.iotss_systeminfo

IoT Subsystem System Information registers.

Type: IoTSS SystemInfo.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.mem_switch_internal_sram

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M33.fvp mps2.sse200.mem switch internal sram mpc

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M33.fvp mps2.sse200.mem switch ppu

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.sse200.mhu0}$

IoT Subsystem Message Handling Unit.

Type: IoTSS_MessageHandlingUnit.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.mhu1

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP MPS2 Cortex M33.fvp mps2.sse200.mpc iotss internal sram0

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M33.fvp mps2.sse200.mpc iotss internal sram0.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M33.fvp mps2.sse200.mpc iotss internal sram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M33.fvp mps2.sse200.mpc iotss internal sram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.mpc_iotss_internal_sram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.mpc_iotss_internal_sram2.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M33.fvp mps2.sse200.mpc iotss internal sram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M33.fvp mps2.sse200.mpc iotss internal sram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.nmi_or_gate

Or Gate.
Type: orgate.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.nonsecure_watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP MPS2 Cortex M33.fvp mps2.sse200.ram0 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.ram1_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M33.fvp mps2.sse200.ram2 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M33.fvp mps2.sse200.ram3 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M33.fvp mps2.sse200.s32k timer

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M33.fvp mps2.sse200.s32k timer.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.s32k_timer.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M33.fvp mps2.sse200.s32k watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP MPS2 Cortex M33.fvp mps2.sse200.secure control register block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.sse200.secure_watchdog}$

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.signal_router

Signal router.

Type: SignalRouter.

FVP_MPS2_Cortex_M33.fvp_mps2.sse200.sys_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M33.fvp mps2.sse200.timer0

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M33.fvp mps2.sse200.timer0.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M33.fvp mps2.sse200.timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M33.fvp mps2.sse200.timer1

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M33.fvp mps2.sse200.timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M33.fvp mps2.sse200.timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M33.fvp mps2.ssram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M33.fvp mps2.ssram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M33.fvp mps2.stub0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M33.fvp mps2.stub1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M33.fvp_mps2.stub_i2c1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M33.fvp_mps2.stub_i2s

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M33.fvp mps2.stub spi0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M33.fvp mps2.stub spi2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M33.fvp_mps2.svos_dualtimer

Type: svos_DualTimer.

FVP MPS2 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer0

ARM Dual-Timer Module. Type: CMSDK_DualTimer.

FVP MPS2 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer0.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer0.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer0.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer0.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer1

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP_MPS2_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer1.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer2

ARM Dual-Timer Module. Type: CMSDK DualTimer.

FVP MPS2 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer2.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer2.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer2.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer2.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer3

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP_MPS2_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer3.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M33.fvp mps2.switch PSRAM M7

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M33.fvp mps2.switch svos dualtimer

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M33.fvp mps2.telnetterminal0

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M33.fvp mps2.telnetterminal1

Telnet terminal interface.
Type: TelnetTerminal.

FVP MPS2 Cortex M33.fvp mps2.telnetterminal2

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_MPS2_Cortex_M33.fvp_mps2.touchscreen_interface}$

MPS2 Touch Screen.
Type: MPS2 TouchScreen.

FVP_MPS2_Cortex_M33.fvp_mps2.uart_overflows_or_gate

Or Gate.
Type: orGate.

16.7 FVP_MPS2_Cortex-M35P

FVP_MPS2_Cortex-M35P contains the following instances:

FVP MPS2 Cortex-M35P instances

FVP MPS2 Cortex M35P

Type: FVP MPS2 Cortex M35P.

FVP MPS2 Cortex M35P.clk25Mhz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M35P.clk25khz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M35P.cpu0

ARM CORTEXM35P CT model.

Type: ARM Cortex-M35P.

FVP MPS2 Cortex M35P.cpu1

ARM CORTEXM35P CT model.

Type: ARM Cortex-M35P.

FVP MPS2 Cortex M35P.fvp mps2

MPS2 DUT.

Type: FVP MPS2.

FVP MPS2 Cortex M35P.fvp mps2.GPIO0

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M35P.fvp mps2.GPIO1

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M35P.fvp mps2.GPIO2

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M35P.fvp mps2.GPIO3

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk_gpio.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.GPIO_connection_test}$

Type: GPIO_Connection_Test.

FVP_MPS2_Cortex_M35P.fvp_mps2.GPIO_connection_test.GPIO0_port_trans

Type: GPIO Port Transfer.

FVP_MPS2_Cortex_M35P.fvp_mps2.GPIO_connection_test.GPIO1_port_test

Type: GPI01 Connection Test.

FVP_MPS2_Cortex_M35P.fvp_mps2.PSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M35P.fvp_mps2.PSRAM_M7

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M35P.fvp mps2.UART0

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M35P.fvp mps2.UART0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M35P.fvp mps2.UART1

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP_MPS2_Cortex_M35P.fvp_mps2.UART1.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M35P.fvp mps2.UART2

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP_MPS2_Cortex_M35P.fvp_mps2.UART2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M35P.fvp mps2.VGA interface

VGA display interface between main bus and visualisation.

Type: MPS2 VGA.

FVP_MPS2_Cortex_M35P.fvp_mps2.ahb_ppc_iotss_expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M35P.fvp mps2.ahb ppc iotss expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP_MPS2_Cortex_M35P.fvp_mps2.apb_ppc_iotss_expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M35P.fvp_mps2.apb_ppc_iotss_expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M35P.fvp mps2.apb ppc iotss expansion2

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M35P.fvp mps2.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M35P.fvp_mps2.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M35P.fvp_mps2.cmsdk_sysctrl

Cortex-M Simple System Control.

Type: cmsdk_sysctrl.

FVP MPS2 Cortex M35P.fvp mps2.cmsdk watchdog

ARM Watchdog Module.

Type: cmsdk_watchdog.

FVP_MPS2_Cortex_M35P.fvp_mps2.cpu_wait_or_gate_0

Or Gate.

Type: orgate.

FVP MPS2 Cortex M35P.fvp mps2.cpu wait or gate 1

Or Gate.

Type: orGate.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.dbgen_or_gate}$

Or Gate.

Type: orGate.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.dma0}$

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP_MPS2_Cortex_M35P.fvp_mps2.dma0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_MPS2_Cortex_M35P.fvp_mps2.dma0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M35P.fvp mps2.dma0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M35P.fvp mps2.dma0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M35P.fvp mps2.dma0 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M35P.fvp mps2.dma0 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M35P.fvp mps2.dma1

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M35P.fvp mps2.dma1.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M35P.fvp mps2.dma1.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP MPS2 Cortex M35P.fvp mps2.dma1.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.dma1.timer.timer.thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M35P.fvp mps2.dma1 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M35P.fvp mps2.dma1 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M35P.fvp mps2.dma2

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M35P.fvp mps2.dma2.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M35P.fvp mps2.dma2.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_MPS2_Cortex_M35P.fvp_mps2.dma2.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_MPS2_Cortex_M35P.fvp_mps2.dma2.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M35P.fvp mps2.dma2 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M35P.fvp mps2.dma2 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M35P.fvp mps2.dma3

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080_DMAC.

FVP MPS2 Cortex M35P.fvp mps2.dma3.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M35P.fvp mps2.dma3.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP MPS2 Cortex M35P.fvp mps2.dma3.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_MPS2_Cortex_M35P.fvp_mps2.dma3.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M35P.fvp mps2.dma3 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M35P.fvp mps2.dma3 securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M35P.fvp_mps2.exclusive_monitor_psram

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M35P.fvp mps2.exclusive monitor psram iotss

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M35P.fvp mps2.exclusive monitor switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M35P.fvp mps2.exclusive monitor switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.exclusive_monitor_zbtsram1}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M35P.fvp_mps2.exclusive_monitor_zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M35P.fvp mps2.exclusive squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP_MPS2_Cortex_M35P.fvp_mps2.fpga_sysctrl

FPGA SysCtrl timers LEDs and switches.

Type: FPGA SysCtrl.

FVP_MPS2_Cortex_M35P.fvp_mps2.fpga_sysctrl.callBack100HzCounter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M35P.fvp mps2.fpga sysctrl.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M35P.fvp mps2.gpio 0 or 2

Or Gate.

Type: orGate.

FVP MPS2 Cortex M35P.fvp mps2.gpio 1 or 3

Or Gate.

Type: orGate.

FVP MPS2 Cortex M35P.fvp mps2.hostbridge

Host Socket Interface Component.

Type: HostBridge.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.mem_switch_extra_psram_iotss}$

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M35P.fvp_mps2.mem_switch_extra_psram_mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M35P.fvp_mps2.mpc_iotss_ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M35P.fvp mps2.mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M35P.fvp mps2.mpc iotss ssram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M35P.fvp mps2.mpc iotss ssram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M35P.fvp mps2.mpc iotss ssram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M35P.fvp mps2.mpc iotss ssram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M35P.fvp mps2.mps2 audio

MPS2 Audio.

Type: MPS2 Audio.

FVP MPS2 Cortex M35P.fvp mps2.mps2 cmsdk dualtimer

ARM Dual-Timer Module.

Type: cmsdk_dualTimer.

FVP MPS2 Cortex M35P.fvp mps2.mps2 cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M35P.fvp_mps2.mps2_cmsdk_dualtimer.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M35P.fvp_mps2.mps2_cmsdk_dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M35P.fvp mps2.mps2 cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M35P.fvp_mps2.mps2_exclusive_monitor_zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M35P.fvp mps2.mps2 exclusive monitor zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M35P.fvp mps2.mps2 lcd

MPS2 LCD I2C interface.

Type: MPS2 LCD.

FVP MPS2 Cortex M35P.fvp mps2.mps2 mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M35P.fvp_mps2.mps2_mpc_iotss_ssram1.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M35P.fvp_mps2.mps2_secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP MPS2 Cortex M35P.fvp mps2.mps2 timer0

ARM Timer Module.

Type: CMSDK Timer.

FVP_MPS2_Cortex_M35P.fvp_mps2.mps2_timer0.clk_div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.mps2_timer0.counter}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M35P.fvp_mps2.mps2_timer1

ARM Timer Module.

Type: CMSDK Timer.

FVP_MPS2_Cortex_M35P.fvp_mps2.mps2_timer1.clk_div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M35P.fvp mps2.mps2 timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M35P.fvp mps2.mps2 visualisation

Display window for MPS2 using Visualisation library.

Type: MPS2 Visualisation.

FVP MPS2 Cortex M35P.fvp mps2.niden or gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M35P.fvp mps2.nmi or gate

Or Gate.
Type: orgate.

FVP MPS2 Cortex M35P.fvp mps2.pl022 ssp mps2

ARM PrimeCell Synchronous Serial Port(PL022).

Type: pl022_ssp_mps2.

FVP MPS2 Cortex M35P.fvp mps2.pl022 ssp mps2.prescaler

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M35P.fvp_mps2.platform_bus_switch

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M35P.fvp mps2.platform switch dma0

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M35P.fvp_mps2.platform_switch_dma1

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M35P.fvp mps2.signal router

Signal router.

Type: SignalRouter.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.smsc_91c111}$

SMSC 91C111 ethernet controller.

Type: smsc_91c111.

FVP_MPS2_Cortex_M35P.fvp_mps2.spiden_or_gate

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M35P.fvp_mps2.spniden_or_gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M35P.fvp mps2.sse200

SSE-200 subsystem.

Type: sse200.

FVP MPS2 Cortex M35P.fvp mps2.sse200.acg cpu0

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP MPS2 Cortex M35P.fvp mps2.sse200.acg cpu1

IoT Subsystem Access Control Gate. Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M35P.fvp mps2.sse200.acg sram0

IoT Subsystem Access Control Gate.
Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.acg_sram1

IoT Subsystem Access Control Gate. Type: IoTSS_AccessControlGate.

FVP MPS2 Cortex M35P.fvp mps2.sse200.acg sram2

IoT Subsystem Access Control Gate. Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M35P.fvp mps2.sse200.acg sram3

IoT Subsystem Access Control Gate.
Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M35P.fvp mps2.sse200.apb ppc iotss subsystem0

IoT Subsystem Peripheral Protection Controller. Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.apb_ppc_iotss_subsystem1

IoT Subsystem Peripheral Protection Controller. Type: IoTSS PeripheralProtectionController.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.clock32kHz}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.clockdivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.cmsdk_dualtimer}$

ARM Dual-Timer Module. Type: CMSDK_DualTimer.

FVP MPS2 Cortex M35P.fvp mps2.sse200.cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M35P.fvp mps2.sse200.cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.cmsdk_dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M35P.fvp mps2.sse200.cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M35P.fvp mps2.sse200.cordio ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M35P.fvp mps2.sse200.cpu0core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M35P.fvp mps2.sse200.cpu0dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M35P.fvp mps2.sse200.cpu1core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.cpu1dbg_ppu}$

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.crypto_ppu}$

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.dbg_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M35P.fvp mps2.sse200.exclusive monitor iotss internal sram0

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M35P.fvp mps2.sse200.exclusive monitor iotss internal sram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M35P.fvp mps2.sse200.exclusive monitor iotss internal sram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M35P.fvp mps2.sse200.exclusive monitor iotss internal sram3

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M35P.fvp mps2.sse200.exclusive squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 Cortex M35P.fvp mps2.sse200.idau labeller

Type: LabellerIdauSecurity.

FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.iotss_cpuidentity

IoT Subsystem CPU IDENTITY registers.

Type: IoTSS_CPUIdentity.

FVP MPS2 Cortex M35P.fvp mps2.sse200.iotss internal sram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.iotss_internal_sram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M35P.fvp mps2.sse200.iotss internal sram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M35P.fvp mps2.sse200.iotss internal sram3

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M35P.fvp mps2.sse200.iotss systemcontrol

IoT Subsystem System Control registers.

Type: IoTSS_SystemControl.

FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.iotss_systeminfo

IoT Subsystem System Information registers.

Type: IoTSS SystemInfo.

FVP MPS2 Cortex M35P.fvp mps2.sse200.mem switch internal sram

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M35P.fvp mps2.sse200.mem switch internal sram mpc

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M35P.fvp mps2.sse200.mem switch ppu

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M35P.fvp mps2.sse200.mhu0

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP MPS2 Cortex M35P.fvp mps2.sse200.mhu1

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP MPS2 Cortex M35P.fvp mps2.sse200.mpc iotss internal sram0

IoT Subsystem Memory Protection Controller.

Type: IoTSS_MemoryProtectionController.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.mpc_iotss_internal_sram0.gating_disabled_thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M35P.fvp mps2.sse200.mpc iotss internal sram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.mpc_iotss_internal_sram1.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M35P.fvp mps2.sse200.mpc iotss internal sram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M35P.fvp mps2.sse200.mpc iotss internal sram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M35P.fvp mps2.sse200.mpc iotss internal sram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.mpc_iotss_internal_sram3.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M35P.fvp mps2.sse200.nmi or gate

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.nonsecure_watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP MPS2 Cortex M35P.fvp mps2.sse200.ram0 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M35P.fvp mps2.sse200.ram1 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M35P.fvp mps2.sse200.ram2 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M35P.fvp mps2.sse200.ram3 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M35P.fvp mps2.sse200.s32k timer

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M35P.fvp mps2.sse200.s32k timer.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M35P.fvp mps2.sse200.s32k timer.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M35P.fvp mps2.sse200.s32k watchdog

ARM Watchdog Module.

Type: CMSDK_Watchdog.

FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.secure_watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP MPS2 Cortex M35P.fvp mps2.sse200.signal router

Signal router.

Type: SignalRouter.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.sys_ppu}$

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M35P.fvp_mps2.sse200.timer0

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M35P.fvp mps2.sse200.timer0.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M35P.fvp mps2.sse200.timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M35P.fvp mps2.sse200.timer1

ARM Timer Module.

Type: cmsdk_Timer.

FVP MPS2 Cortex M35P.fvp mps2.sse200.timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M35P.fvp mps2.sse200.timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M35P.fvp_mps2.ssram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M35P.fvp mps2.ssram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M35P.fvp mps2.stub0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.stub1}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M35P.fvp_mps2.stub_i2c1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M35P.fvp_mps2.stub_i2s

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M35P.fvp mps2.stub spi0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M35P.fvp mps2.stub spi2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M35P.fvp mps2.svos dualtimer

Type: svos DualTimer.

FVP_MPS2_Cortex_M35P.fvp_mps2.svos_dualtimer.svos_dualtimer0

ARM Dual-Timer Module. Type: CMSDK DualTimer.

FVP MPS2 Cortex M35P.fvp mps2.svos dualtimer.svos dualtimer0.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M35P.fvp mps2.svos dualtimer.svos dualtimer0.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M35P.fvp_mps2.svos_dualtimer.svos_dualtimer0.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M35P.fvp mps2.svos dualtimer.svos dualtimer0.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M35P.fvp mps2.svos dualtimer.svos dualtimer1

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.svos_dualtimer.svos_dualtimer1.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M35P.fvp_mps2.svos_dualtimer.svos_dualtimer1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M35P.fvp_mps2.svos_dualtimer.svos_dualtimer1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M35P.fvp mps2.svos dualtimer1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M35P.fvp_mps2.svos_dualtimer.svos_dualtimer2

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP_MPS2_Cortex_M35P.fvp_mps2.svos_dualtimer.svos_dualtimer2.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M35P.fvp mps2.svos dualtimer.svos dualtimer2.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M35P.fvp_mps2.svos_dualtimer.svos_dualtimer2.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M35P.fvp mps2.svos dualtimer.svos dualtimer2.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M35P.fvp_mps2.svos_dualtimer.svos_dualtimer3}$

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M35P.fvp mps2.svos dualtimer.svos dualtimer3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M35P.fvp_mps2.svos_dualtimer.svos_dualtimer3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M35P.fvp_mps2.svos_dualtimer.svos_dualtimer3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M35P.fvp mps2.svos dualtimer.svos dualtimer3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M35P.fvp_mps2.switch_PSRAM_M7

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M35P.fvp_mps2.switch_svos_dualtimer

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M35P.fvp_mps2.telnetterminal0

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M35P.fvp mps2.telnetterminal1

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M35P.fvp mps2.telnetterminal2

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M35P.fvp mps2.touchscreen interface

MPS2 Touch Screen.

Type: MPS2 TouchScreen.

FVP MPS2 Cortex M35P.fvp mps2.uart overflows or gate

Or Gate.

Type: orGate.

16.8 FVP MPS2 Cortex-M4

FVP_MPS2_Cortex-M4 contains the following instances:

FVP_MPS2_Cortex-M4 instances

FVP MPS2 Cortex M4

Type: FVP_MPS2_Cortex_M4.

FVP MPS2 Cortex M4.armcortexm4ct

ARM CORTEXM4 CT model.

Type: ARM Cortex-M4.

FVP MPS2 Cortex M4.clk25Mhz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M4.clk25khz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M4.fvp mps2

MPS2 DUT.

Type: FVP MPS2.

FVP MPS2 Cortex M4.fvp mps2.GPIO0

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk_gpio.

FVP_MPS2_Cortex_M4.fvp_mps2.GPIO1

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk_gpio.

FVP_MPS2_Cortex_M4.fvp_mps2.GPIO2

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M4.fvp mps2.GPIO3

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M4.fvp mps2.GPIO connection test

Type: GPIO Connection Test.

FVP MPS2 Cortex M4.fvp mps2.GPIO connection test.GPIO0 port trans

Type: GPIO Port Transfer.

FVP MPS2 Cortex M4.fvp mps2.GPIO connection test.GPIO1 port test

Type: GPI01 Connection Test.

FVP MPS2 Cortex M4.fvp mps2.PSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M4.fvp mps2.PSRAM M7

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M4.fvp mps2.UART0

ARM CMSDK UART Module.

Type: cmsdk_uart.

FVP MPS2 Cortex M4.fvp mps2.UART0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M4.fvp mps2.UART1

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M4.fvp mps2.UART1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M4.fvp mps2.UART2

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M4.fvp mps2.UART2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M4.fvp mps2.VGA interface

VGA display interface between main bus and visualisation.

Type: MPS2 VGA.

FVP MPS2 Cortex M4.fvp mps2.ahb ppc iotss expansion0

IoT Subsystem Peripheral Protection Controller.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.ahb_ppc_iotss_expansion1}$

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP_MPS2_Cortex_M4.fvp_mps2.apb_ppc_iotss_expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M4.fvp_mps2.apb_ppc_iotss_expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M4.fvp mps2.apb ppc iotss expansion2

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M4.fvp mps2.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M4.fvp mps2.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M4.fvp mps2.cmsdk sysctrl

Cortex-M Simple System Control.

Type: cmsdk sysctrl.

FVP MPS2 Cortex M4.fvp mps2.cmsdk watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_Cortex_M4.fvp_mps2.cpu_wait_or_gate_0

Or Gate.

Type: orGate.

FVP MPS2 Cortex M4.fvp mps2.cpu wait or gate 1

Or Gate.

Type: orgate.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.dbgen_or_gate}$

Or Gate.

Type: orgate.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.dma0}$

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080_DMAC.

FVP_MPS2_Cortex_M4.fvp_mps2.dma0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP MPS2 Cortex M4.fvp mps2.dma0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP MPS2 Cortex M4.fvp mps2.dma0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_MPS2_Cortex_M4.fvp_mps2.dma0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M4.fvp_mps2.dma0_idau_labeller

Type: LabellerIdauSecurity.

FVP_MPS2_Cortex_M4.fvp_mps2.dma0_securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M4.fvp_mps2.dma1

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080_DMAC.

FVP_MPS2_Cortex_M4.fvp_mps2.dma1.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP MPS2 Cortex M4.fvp mps2.dma1.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M4.fvp mps2.dma1.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M4.fvp mps2.dma1.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M4.fvp mps2.dma1 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M4.fvp mps2.dma1 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M4.fvp mps2.dma2

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M4.fvp mps2.dma2.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP MPS2 Cortex M4.fvp mps2.dma2.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M4.fvp mps2.dma2.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M4.fvp mps2.dma2.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M4.fvp_mps2.dma2_idau_labeller

Type: LabellerIdauSecurity.

FVP_MPS2_Cortex_M4.fvp_mps2.dma2_securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M4.fvp_mps2.dma3

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M4.fvp mps2.dma3.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M4.fvp mps2.dma3.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M4.fvp mps2.dma3.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M4.fvp mps2.dma3.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M4.fvp mps2.dma3 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M4.fvp mps2.dma3 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M4.fvp mps2.exclusive monitor psram

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M4.fvp mps2.exclusive monitor psram iotss

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.exclusive_monitor_switch_extra_psram_iotss}$

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M4.fvp_mps2.exclusive_monitor_switch_extra_psram_mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M4.fvp mps2.exclusive monitor zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M4.fvp mps2.exclusive monitor zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M4.fvp mps2.exclusive squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP_MPS2_Cortex_M4.fvp_mps2.fpga_sysctrl

FPGA SysCtrl timers LEDs and switches.

Type: FPGA SysCtrl.

FVP_MPS2_Cortex_M4.fvp_mps2.fpga_sysctrl.callBack100HzCounter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M4.fvp mps2.fpga sysctrl.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M4.fvp_mps2.gpio_0_or_2

Or Gate.

Type: orGate.

FVP MPS2 Cortex M4.fvp mps2.gpio 1 or 3

Or Gate.
Type: orGate.

FVP MPS2 Cortex M4.fvp mps2.hostbridge

Host Socket Interface Component.

Type: HostBridge.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.mem_switch_extra_psram_iotss}$

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M4.fvp_mps2.mem_switch_extra_psram_mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M4.fvp_mps2.mpc_iotss_ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M4.fvp mps2.mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M4.fvp mps2.mpc iotss ssram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M4.fvp_mps2.mpc_iotss_ssram2.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M4.fvp mps2.mpc iotss ssram3

IoT Subsystem Memory Protection Controller. Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M4.fvp_mps2.mpc_iotss_ssram3.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M4.fvp mps2.mps2 audio

MPS2 Audio.

Type: MPS2_Audio.

FVP_MPS2_Cortex_M4.fvp_mps2.mps2_cmsdk_dualtimer

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M4.fvp mps2.mps2 cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

$FVP_MPS2_Cortex_M4.fvp_mps2.mps2_cmsdk_dualtimer.clk_div1$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M4.fvp mps2.mps2 cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M4.fvp_mps2.mps2_cmsdk_dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M4.fvp mps2.mps2 exclusive monitor zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M4.fvp mps2.mps2 exclusive monitor zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M4.fvp mps2.mps2 lcd

MPS2 LCD I2C interface.

Type: MPS2 LCD.

FVP_MPS2_Cortex_M4.fvp_mps2.mps2_mpc_iotss_ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS_MemoryProtectionController.

FVP MPS2 Cortex M4.fvp mps2.mps2 mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M4.fvp mps2.mps2 secure control register block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP_MPS2_Cortex_M4.fvp_mps2.mps2_timer0

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M4.fvp mps2.mps2 timer0.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M4.fvp_mps2.mps2_timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M4.fvp mps2.mps2 timer1

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M4.fvp mps2.mps2 timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M4.fvp mps2.mps2 timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M4.fvp mps2.mps2 visualisation

Display window for MPS2 using Visualisation library.

Type: MPS2 Visualisation.

FVP MPS2 Cortex M4.fvp mps2.niden or gate

Or Gate.

Type: orgate.

FVP MPS2 Cortex M4.fvp mps2.nmi or gate

Or Gate.
Type: orgate.

FVP MPS2 Cortex M4.fvp mps2.pl022 ssp mps2

ARM PrimeCell Synchronous Serial Port(PL022).

Type: PL022 SSP MPS2.

FVP_MPS2_Cortex_M4.fvp_mps2.pl022_ssp_mps2.prescaler

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M4.fvp mps2.platform bus switch

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M4.fvp mps2.platform switch dma0

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M4.fvp mps2.platform switch dma1

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.signal_router}$

Signal router.

Type: SignalRouter.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.smsc_91c111}$

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_MPS2_Cortex_M4.fvp_mps2.spiden_or_gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M4.fvp mps2.spniden or gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M4.fvp mps2.sse200

SSE-200 subsystem.

Type: sse200.

FVP MPS2 Cortex M4.fvp mps2.sse200.acg cpu0

IoT Subsystem Access Control Gate. Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M4.fvp mps2.sse200.acg cpu1

IoT Subsystem Access Control Gate.
Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.acg_sram0

IoT Subsystem Access Control Gate. Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M4.fvp mps2.sse200.acg sram1

IoT Subsystem Access Control Gate. Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M4.fvp mps2.sse200.acg sram2

IoT Subsystem Access Control Gate.
Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M4.fvp mps2.sse200.acg sram3

IoT Subsystem Access Control Gate.
Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M4.fvp mps2.sse200.apb ppc iotss subsystem0

IoT Subsystem Peripheral Protection Controller. Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M4.fvp mps2.sse200.apb ppc iotss subsystem1

IoT Subsystem Peripheral Protection Controller. Type: IoTss_PeripheralProtectionController.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.clock32kHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M4.fvp mps2.sse200.cmsdk dualtimer

ARM Dual-Timer Module. Type: CMSDK DualTimer.

FVP MPS2 Cortex M4.fvp mps2.sse200.cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.cmsdk_dualtimer.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.cmsdk_dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M4.fvp mps2.sse200.cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M4.fvp mps2.sse200.cordio ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M4.fvp mps2.sse200.cpu0core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M4.fvp mps2.sse200.cpu0dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M4.fvp mps2.sse200.cpu1core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.cpu1dbg_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M4.fvp mps2.sse200.crypto ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2_Cortex_M4.fvp_mps2.sse200.dbg_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: ppuvo.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram0}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M4.fvp mps2.sse200.exclusive monitor iotss internal sram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M4.fvp mps2.sse200.exclusive monitor iotss internal sram3

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M4.fvp mps2.sse200.exclusive squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.idau_labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M4.fvp mps2.sse200.iotss cpuidentity

IoT Subsystem CPU IDENTITY registers.

Type: IoTSS CPUIdentity.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.iotss_internal_sram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M4.fvp mps2.sse200.iotss internal sram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M4.fvp mps2.sse200.iotss internal sram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M4.fvp mps2.sse200.iotss internal sram3

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.iotss_systemcontrol

IoT Subsystem System Control registers.

Type: IoTSS SystemControl.

FVP MPS2 Cortex M4.fvp mps2.sse200.iotss systeminfo

IoT Subsystem System Information registers.

Type: IoTSS SystemInfo.

FVP MPS2 Cortex M4.fvp mps2.sse200.mem switch internal sram

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M4.fvp mps2.sse200.mem switch internal sram mpc

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M4.fvp mps2.sse200.mem switch ppu

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M4.fvp mps2.sse200.mhu0

IoT Subsystem Message Handling Unit. Type: IoTSS_MessageHandlingUnit.

FVP MPS2 Cortex M4.fvp mps2.sse200.mhu1

IoT Subsystem Message Handling Unit. Type: Iots MessageHandlingUnit.

FVP MPS2 Cortex M4.fvp mps2.sse200.mpc iotss internal sram0

IoT Subsystem Memory Protection Controller.

Type: IoTSS_MemoryProtectionController.

FVP MPS2 Cortex M4.fvp mps2.sse200.mpc iotss internal sram0.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.mpc_iotss_internal_sram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M4.fvp mps2.sse200.mpc iotss internal sram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M4.fvp mps2.sse200.mpc iotss internal sram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M4.fvp mps2.sse200.mpc iotss internal sram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.mpc_iotss_internal_sram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS_MemoryProtectionController.

FVP MPS2 Cortex M4.fvp mps2.sse200.mpc iotss internal sram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.nmi_or_gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M4.fvp mps2.sse200.nonsecure watchdog

ARM Watchdog Module. Type: cmsdk watchdog.

FVP MPS2 Cortex M4.fvp mps2.sse200.ram0 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M4.fvp mps2.sse200.ram1 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.ram2_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.ram3_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M4.fvp mps2.sse200.s32k timer

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M4.fvp mps2.sse200.s32k timer.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M4.fvp mps2.sse200.s32k timer.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.s32k_watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.secure_watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.signal_router

Signal router.

Type: SignalRouter.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.sys_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M4.fvp mps2.sse200.timer0

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M4.fvp mps2.sse200.timer0.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M4.fvp mps2.sse200.timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M4.fvp mps2.sse200.timer1

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M4.fvp mps2.sse200.timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M4.fvp_mps2.sse200.timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M4.fvp mps2.ssram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M4.fvp mps2.ssram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.stub0}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.stub1}$

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M4.fvp_mps2.stub_i2c1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M4.fvp mps2.stub i2s

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M4.fvp mps2.stub spi0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M4.fvp mps2.stub spi2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M4.fvp mps2.svos dualtimer

Type: svos DualTimer.

FVP MPS2 Cortex M4.fvp mps2.svos dualtimer.svos dualtimer0

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M4.fvp mps2.svos dualtimer.svos dualtimer0.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M4.fvp_mps2.svos_dualtimer.svos_dualtimer0.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M4.fvp_mps2.svos_dualtimer.svos_dualtimer0.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M4.fvp mps2.svos dualtimer.svos dualtimer0.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M4.fvp mps2.svos dualtimer.svos dualtimer1

ARM Dual-Timer Module.

Type: CMSDK_DualTimer.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.svos_dualtimer.svos_dualtimer1.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M4.fvp mps2.svos dualtimer.svos dualtimer1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.svos_dualtimer.svos_dualtimer1.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M4.fvp mps2.svos dualtimer1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M4.fvp_mps2.svos_dualtimer.svos_dualtimer2

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M4.fvp mps2.svos dualtimer.svos dualtimer2.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M4.fvp_mps2.svos_dualtimer.svos_dualtimer2.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M4.fvp mps2.svos dualtimer.svos dualtimer2.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M4.fvp mps2.svos dualtimer.svos dualtimer2.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.svos_dualtimer.svos_dualtimer3}$

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.svos_dualtimer.svos_dualtimer3.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M4.fvp mps2.svos dualtimer.svos dualtimer3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M4.fvp_mps2.svos_dualtimer.svos_dualtimer3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.svos_dualtimer.svos_dualtimer3.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M4.fvp mps2.switch PSRAM M7

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M4.fvp_mps2.switch_svos_dualtimer

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M4.fvp_mps2.telnetterminal0

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M4.fvp mps2.telnetterminal1

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.telnetterminal2}$

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_MPS2_Cortex_M4.fvp_mps2.touchscreen_interface}$

MPS2 Touch Screen.

Type: MPS2 TouchScreen.

FVP_MPS2_Cortex_M4.fvp_mps2.uart_overflows_or_gate

Or Gate.

Type: orGate.

16.9 FVP_MPS2_Cortex-M55

FVP MPS2 Cortex-M55 contains the following instances:

FVP MPS2 Cortex-M55 instances

FVP MPS2 Cortex M55

Type: FVP_MPS2_Cortex_M55.

FVP MPS2 Cortex M55.clk25Mhz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M55.clk25khz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M55.core0_bus_gasket

writes are ignored, non-word reads abort, and word reads take values from that fifo.

Type: STLBusGasket.

FVP MPS2 Cortex M55.cpu0

ARM Cortex-M55 CT model.

Type: ARM_Cortex-M55.

FVP MPS2 Cortex M55.cpu1

ARM Cortex-M55 CT model.

Type: ARM Cortex-M55.

FVP_MPS2_Cortex_M55.fvp_mps2

MPS2 DUT.

Type: FVP MPS2.

FVP MPS2 Cortex M55.fvp mps2.GPIO0

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M55.fvp mps2.GPIO1

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M55.fvp mps2.GPIO2

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP_MPS2_Cortex_M55.fvp_mps2.GPIO3

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M55.fvp mps2.GPIO connection test

Type: GPIO Connection Test.

FVP MPS2 Cortex M55.fvp mps2.GPIO connection test.GPIO0 port trans

Type: GPIO Port Transfer.

FVP_MPS2_Cortex_M55.fvp_mps2.GPIO_connection_test.GPIO1_port_test

Type: GPI01 Connection Test.

FVP_MPS2_Cortex_M55.fvp_mps2.PSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M55.fvp mps2.PSRAM M7

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M55.fvp_mps2.UART0

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M55.fvp mps2.UART0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M55.fvp mps2.UART1

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M55.fvp mps2.UART1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M55.fvp mps2.UART2

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M55.fvp mps2.UART2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M55.fvp_mps2.VGA_interface

VGA display interface between main bus and visualisation.

Type: MPS2 VGA.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.ahb_ppc_iotss_expansion0}$

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP MPS2 Cortex M55.fvp mps2.ahb ppc iotss expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M55.fvp mps2.apb ppc iotss expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M55.fvp_mps2.apb_ppc_iotss_expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M55.fvp mps2.apb ppc iotss expansion2

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP MPS2 Cortex M55.fvp mps2.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M55.fvp_mps2.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M55.fvp mps2.cmsdk sysctrl

Cortex-M Simple System Control.

Type: cmsdk sysctrl.

FVP MPS2 Cortex M55.fvp mps2.cmsdk watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP MPS2 Cortex M55.fvp mps2.cpu wait or gate 0

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M55.fvp_mps2.cpu_wait_or_gate_1

Or Gate.

Type: orGate.

FVP MPS2 Cortex M55.fvp mps2.dbgen or gate

Or Gate.

Type: orgate.

FVP MPS2 Cortex M55.fvp mps2.dma0

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M55.fvp mps2.dma0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M55.fvp mps2.dma0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M55.fvp mps2.dma0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M55.fvp mps2.dma0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M55.fvp mps2.dma0 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M55.fvp mps2.dma0 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M55.fvp mps2.dma1

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M55.fvp mps2.dma1.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP MPS2 Cortex M55.fvp mps2.dma1.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a

proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M55.fvp mps2.dma1.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M55.fvp mps2.dma1.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M55.fvp mps2.dma1 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M55.fvp mps2.dma1 securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M55.fvp_mps2.dma2

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M55.fvp mps2.dma2.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP_MPS2_Cortex_M55.fvp_mps2.dma2.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M55.fvp mps2.dma2.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M55.fvp mps2.dma2.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M55.fvp mps2.dma2 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M55.fvp mps2.dma2 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M55.fvp mps2.dma3

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M55.fvp mps2.dma3.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP MPS2 Cortex M55.fvp mps2.dma3.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.dma3.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M55.fvp mps2.dma3.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M55.fvp mps2.dma3 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M55.fvp mps2.dma3 securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M55.fvp_mps2.exclusive_monitor_psram

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M55.fvp mps2.exclusive monitor psram iotss

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M55.fvp mps2.exclusive monitor switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M55.fvp_mps2.exclusive_monitor_switch_extra_psram_mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M55.fvp mps2.exclusive monitor zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M55.fvp mps2.exclusive monitor zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M55.fvp mps2.exclusive squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 Cortex M55.fvp mps2.fpga sysctrl

FPGA SysCtrl timers LEDs and switches.

Type: FPGA SysCtrl.

FVP MPS2 Cortex M55.fvp mps2.fpga sysctrl.callBack100HzCounter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M55.fvp mps2.fpga sysctrl.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M55.fvp_mps2.gpio_0_or_2

Or Gate.
Type: orGate.

FVP_MPS2_Cortex_M55.fvp_mps2.gpio_1_or_3

Or Gate.
Type: orgate.

FVP MPS2 Cortex M55.fvp mps2.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP MPS2 Cortex M55.fvp mps2.mem switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M55.fvp_mps2.mem_switch_extra_psram_mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M55.fvp mps2.mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M55.fvp_mps2.mpc_iotss_ssram1.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M55.fvp mps2.mpc iotss ssram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M55.fvp_mps2.mpc_iotss_ssram2.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M55.fvp_mps2.mpc_iotss_ssram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M55.fvp_mps2.mpc_iotss_ssram3.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M55.fvp mps2.mps2 audio

MPS2 Audio.

Type: MPS2 Audio.

FVP MPS2 Cortex M55.fvp mps2.mps2 cmsdk dualtimer

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.mps2_cmsdk_dualtimer.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.mps2_cmsdk_dualtimer.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M55.fvp mps2.mps2 cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M55.fvp mps2.mps2 cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M55.fvp_mps2.mps2_exclusive_monitor_zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M55.fvp mps2.mps2 exclusive monitor zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M55.fvp_mps2.mps2_lcd

MPS2 LCD I2C interface.

Type: MPS2 LCD.

FVP_MPS2_Cortex_M55.fvp_mps2.mps2_mpc_iotss_ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M55.fvp mps2.mps2 mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M55.fvp_mps2.mps2_secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP_MPS2_Cortex_M55.fvp_mps2.mps2_timer0

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M55.fvp mps2.mps2 timer0.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M55.fvp_mps2.mps2_timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M55.fvp mps2.mps2 timer1

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M55.fvp mps2.mps2 timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M55.fvp_mps2.mps2_timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M55.fvp mps2.mps2 visualisation

Display window for MPS2 using Visualisation library.

Type: MPS2 Visualisation.

FVP_MPS2_Cortex_M55.fvp_mps2.niden_or_gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M55.fvp mps2.nmi or gate

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M55.fvp_mps2.pl022_ssp_mps2

ARM PrimeCell Synchronous Serial Port(PL022).

Type: PL022 SSP MPS2.

FVP MPS2 Cortex M55.fvp mps2.pl022 ssp mps2.prescaler

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M55.fvp mps2.platform bus switch

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M55.fvp_mps2.platform_switch_dma0

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M55.fvp mps2.platform switch dma1

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M55.fvp mps2.signal router

Signal router.

Type: SignalRouter.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.smsc_91c111}$

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_MPS2_Cortex_M55.fvp_mps2.spiden_or_gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M55.fvp mps2.spniden or gate

Or Gate.

Type: orgate.

FVP MPS2 Cortex M55.fvp mps2.sse200

SSE-200 subsystem.

Type: sse200.

FVP MPS2 Cortex M55.fvp mps2.sse200.acg cpu0

IoT Subsystem Access Control Gate.
Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.acg_cpu1

IoT Subsystem Access Control Gate. Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.acg_sram0

IoT Subsystem Access Control Gate. Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M55.fvp mps2.sse200.acg sram1

IoT Subsystem Access Control Gate. Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M55.fvp mps2.sse200.acg sram2

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.acg_sram3

IoT Subsystem Access Control Gate. Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.apb_ppc_iotss_subsystem0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M55.fvp mps2.sse200.apb ppc iotss subsystem1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.sse200.clock32kHz}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M55.fvp mps2.sse200.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M55.fvp mps2.sse200.cmsdk dualtimer

ARM Dual-Timer Module. Type: CMSDK DualTimer.

FVP MPS2 Cortex M55.fvp mps2.sse200.cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M55.fvp mps2.sse200.cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.sse200.cmsdk_dualtimer.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M55.fvp mps2.sse200.cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M55.fvp mps2.sse200.cordio ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.sse200.cpu0core_ppu}$

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.cpu0dbg_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M55.fvp mps2.sse200.cpu1core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M55.fvp mps2.sse200.cpu1dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.crypto_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M55.fvp mps2.sse200.dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M55.fvp mps2.sse200.exclusive monitor iotss internal sram0

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M55.fvp mps2.sse200.exclusive monitor iotss internal sram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M55.fvp mps2.sse200.exclusive monitor iotss internal sram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M55.fvp mps2.sse200.exclusive monitor iotss internal sram3

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.exclusive_squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 Cortex M55.fvp mps2.sse200.idau labeller

Type: LabellerIdauSecurity.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.sse200.iotss_cpuidentity}$

IoT Subsystem CPU IDENTITY registers.

Type: IoTSS_CPUIdentity.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.iotss_internal_sram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.iotss_internal_sram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M55.fvp mps2.sse200.iotss internal sram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M55.fvp mps2.sse200.iotss internal sram3

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.iotss_systemcontrol

IoT Subsystem System Control registers.

Type: IoTSS_SystemControl.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.iotss_systeminfo

IoT Subsystem System Information registers.

Type: IoTSS SystemInfo.

FVP MPS2 Cortex M55.fvp mps2.sse200.mem switch internal sram

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M55.fvp mps2.sse200.mem switch internal sram mpc

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M55.fvp mps2.sse200.mem switch ppu

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.mhu0

IoT Subsystem Message Handling Unit. Type: IoTSS MessageHandlingUnit.

FVP MPS2 Cortex M55.fvp mps2.sse200.mhu1

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.mpc_iotss_internal_sram0

IoT Subsystem Memory Protection Controller.

Type: IoTSS_MemoryProtectionController.

FVP MPS2 Cortex M55.fvp mps2.sse200.mpc iotss internal sram0.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.mpc_iotss_internal_sram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M55.fvp mps2.sse200.mpc iotss internal sram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.mpc_iotss_internal_sram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M55.fvp mps2.sse200.mpc iotss internal sram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M55.fvp mps2.sse200.mpc iotss internal sram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS_MemoryProtectionController.

FVP MPS2 Cortex M55.fvp mps2.sse200.mpc iotss internal sram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M55.fvp mps2.sse200.nmi or gate

Or Gate.
Type: orgate.

FVP MPS2 Cortex M55.fvp mps2.sse200.nonsecure watchdog

ARM Watchdog Module. Type: cmspk watchdog.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.ram0_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M55.fvp mps2.sse200.ram1 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.ram2_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.ram3_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M55.fvp mps2.sse200.s32k timer

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M55.fvp mps2.sse200.s32k timer.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M55.fvp mps2.sse200.s32k timer.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.sse200.s32k_watchdog}$

ARM Watchdog Module.

Type: cmspk_watchdog.

FVP_MPS2_Cortex_M55.fvp_mps2.sse200.secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP MPS2 Cortex M55.fvp mps2.sse200.secure watchdog

ARM Watchdog Module. Type: cmsdk watchdog.

FVP MPS2 Cortex M55.fvp mps2.sse200.signal router

Signal router.

Type: SignalRouter.

FVP MPS2 Cortex M55.fvp mps2.sse200.sys ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M55.fvp mps2.sse200.timer0

ARM Timer Module. Type: CMSDK Timer.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.sse200.timer0.clk_div}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M55.fvp mps2.sse200.timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M55.fvp mps2.sse200.timer1

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M55.fvp mps2.sse200.timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M55.fvp mps2.sse200.timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M55.fvp_mps2.ssram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M55.fvp mps2.ssram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M55.fvp mps2.stub0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M55.fvp mps2.stub1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M55.fvp mps2.stub i2c1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M55.fvp mps2.stub i2s

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M55.fvp mps2.stub spi0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M55.fvp mps2.stub spi2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.svos_dualtimer}$

Type: svos_DualTimer.

FVP MPS2 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer0

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer0.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer0.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer0.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.svos_dualtimer.svos_dualtimer0.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M55.fvp_mps2.svos_dualtimer.svos_dualtimer1

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M55.fvp_mps2.svos_dualtimer.svos_dualtimer1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M55.fvp mps2.svos dualtimer1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.svos_dualtimer.svos_dualtimer1.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer2

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer2.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer2.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer2.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer2.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer3

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M55.fvp_mps2.svos_dualtimer.svos_dualtimer3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.svos_dualtimer.svos_dualtimer3.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.svos_dualtimer.svos_dualtimer3.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M55.fvp mps2.switch PSRAM M7

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M55.fvp_mps2.switch_svos_dualtimer

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M55.fvp mps2.telnetterminal0

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M55.fvp mps2.telnetterminal1

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.telnetterminal2}$

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_MPS2_Cortex_M55.fvp_mps2.touchscreen_interface}$

MPS2 Touch Screen.

Type: MPS2 TouchScreen.

FVP MPS2 Cortex M55.fvp mps2.uart overflows or gate

Or Gate.

Type: orGate.

16.10 FVP_MPS2_Cortex-M7

FVP MPS2 Cortex-M7 contains the following instances:

FVP MPS2 Cortex-M7 instances

FVP MPS2 Cortex M7

Type: FVP MPS2 Cortex M7.

FVP MPS2 Cortex M7.armcortexm7ct

ARM CORTEXM7 CT model.

Type: ARM Cortex-M7.

FVP MPS2 Cortex M7.clk25Mhz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M7.clk25khz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M7.fvp mps2

MPS2 DUT.

Type: FVP MPS2.

FVP MPS2 Cortex M7.fvp mps2.GPIO0

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk_gpio.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.GPIO1}$

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk_gpio.

FVP_MPS2_Cortex_M7.fvp_mps2.GPIO2

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP_MPS2_Cortex_M7.fvp_mps2.GPIO3

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP_MPS2_Cortex_M7.fvp_mps2.GPIO_connection_test

Type: GPIO Connection Test.

FVP MPS2 Cortex M7.fvp mps2.GPIO connection test.GPIO0 port trans

Type: GPIO Port Transfer.

FVP MPS2 Cortex M7.fvp mps2.GPIO connection test.GPIO1 port test

Type: GPI01_Connection_Test.

FVP_MPS2_Cortex_M7.fvp_mps2.PSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M7.fvp mps2.PSRAM M7

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M7.fvp_mps2.UART0

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M7.fvp mps2.UART0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M7.fvp_mps2.UART1

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M7.fvp mps2.UART1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M7.fvp mps2.UART2

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP_MPS2_Cortex_M7.fvp_mps2.UART2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M7.fvp_mps2.VGA_interface

VGA display interface between main bus and visualisation.

Type: MPS2 VGA.

FVP_MPS2_Cortex_M7.fvp_mps2.ahb_ppc_iotss_expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP MPS2 Cortex M7.fvp mps2.ahb ppc iotss expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M7.fvp mps2.apb ppc iotss expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M7.fvp_mps2.apb_ppc_iotss_expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M7.fvp_mps2.apb_ppc_iotss_expansion2

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP MPS2 Cortex M7.fvp mps2.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M7.fvp_mps2.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M7.fvp mps2.cmsdk sysctrl

Cortex-M Simple System Control.

Type: cmsdk sysctrl.

FVP MPS2 Cortex M7.fvp mps2.cmsdk watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_Cortex_M7.fvp_mps2.cpu_wait_or_gate_0

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M7.fvp_mps2.cpu_wait_or_gate_1

Or Gate.

Type: orGate.

FVP MPS2 Cortex M7.fvp mps2.dbgen or gate

Or Gate.

Type: orgate.

FVP MPS2 Cortex M7.fvp mps2.dma0

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M7.fvp mps2.dma0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M7.fvp mps2.dma0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M7.fvp mps2.dma0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M7.fvp mps2.dma0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M7.fvp mps2.dma0 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M7.fvp mps2.dma0 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M7.fvp mps2.dma1

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M7.fvp mps2.dma1.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M7.fvp mps2.dma1.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a

proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M7.fvp mps2.dma1.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M7.fvp mps2.dma1.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M7.fvp mps2.dma1 idau labeller

Type: LabellerIdauSecurity.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.dma1_securitymodifier}$

Type: SecurityModifier.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.dma2}$

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080_DMAC.

FVP MPS2 Cortex M7.fvp mps2.dma2.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_MPS2_Cortex_M7.fvp_mps2.dma2.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M7.fvp mps2.dma2.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.dma2.timer.timer.thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M7.fvp mps2.dma2 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M7.fvp mps2.dma2 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M7.fvp mps2.dma3

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M7.fvp mps2.dma3.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP MPS2 Cortex M7.fvp mps2.dma3.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.dma3.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_MPS2_Cortex_M7.fvp_mps2.dma3.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.dma3_idau_labeller}$

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M7.fvp mps2.dma3 securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M7.fvp_mps2.exclusive_monitor_psram

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M7.fvp_mps2.exclusive_monitor_psram_iotss

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M7.fvp mps2.exclusive monitor switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M7.fvp mps2.exclusive monitor switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M7.fvp mps2.exclusive monitor zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M7.fvp mps2.exclusive monitor zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M7.fvp mps2.exclusive squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP_MPS2_Cortex_M7.fvp_mps2.fpga_sysctrl

FPGA SysCtrl timers LEDs and switches.

Type: FPGA SysCtrl.

FVP_MPS2_Cortex_M7.fvp_mps2.fpga_sysctrl.callBack100HzCounter

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.fpga_sysctrl.clockdivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M7.fvp_mps2.gpio_0_or_2

Or Gate.
Type: orgate.

FVP_MPS2_Cortex_M7.fvp_mps2.gpio_1_or_3

Or Gate.
Type: orgate.

FVP MPS2 Cortex M7.fvp mps2.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP MPS2 Cortex M7.fvp mps2.mem switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.mem_switch_extra_psram_mps2}$

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M7.fvp mps2.mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M7.fvp mps2.mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M7.fvp mps2.mpc iotss ssram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M7.fvp_mps2.mpc_iotss_ssram2.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M7.fvp mps2.mpc iotss ssram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS_MemoryProtectionController.

FVP MPS2 Cortex M7.fvp mps2.mpc iotss ssram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M7.fvp mps2.mps2 audio

MPS2 Audio.

Type: MPS2 Audio.

FVP MPS2 Cortex M7.fvp mps2.mps2 cmsdk dualtimer

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.mps2_cmsdk_dualtimer.clk_div0}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.mps2_cmsdk_dualtimer.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M7.fvp_mps2.mps2_cmsdk_dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M7.fvp mps2.mps2 cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M7.fvp mps2.mps2 exclusive monitor zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M7.fvp mps2.mps2 exclusive monitor zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M7.fvp_mps2.mps2_lcd

MPS2 LCD I2C interface.

Type: MPS2 LCD.

FVP_MPS2_Cortex_M7.fvp_mps2.mps2_mpc_iotss_ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M7.fvp mps2.mps2 mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M7.fvp_mps2.mps2_secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP_MPS2_Cortex_M7.fvp_mps2.mps2_timer0

ARM Timer Module.

Type: CMSDK Timer.

FVP_MPS2_Cortex_M7.fvp_mps2.mps2_timer0.clk_div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M7.fvp_mps2.mps2_timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M7.fvp mps2.mps2 timer1

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M7.fvp mps2.mps2 timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M7.fvp_mps2.mps2_timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M7.fvp mps2.mps2 visualisation

Display window for MPS2 using Visualisation library.

Type: MPS2 Visualisation.

FVP_MPS2_Cortex_M7.fvp_mps2.niden_or_gate

Or Gate.

Type: orGate.

FVP_MPS2_Cortex_M7.fvp_mps2.nmi_or_gate

Or Gate.

Type: orgate.

FVP MPS2 Cortex M7.fvp mps2.pl022 ssp mps2

ARM PrimeCell Synchronous Serial Port(PL022).

Type: PL022 SSP MPS2.

FVP MPS2 Cortex M7.fvp mps2.pl022 ssp mps2.prescaler

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M7.fvp mps2.platform bus switch

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M7.fvp_mps2.platform_switch_dma0

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M7.fvp mps2.platform switch dma1

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M7.fvp_mps2.signal_router

Signal router.

Type: SignalRouter.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.smsc_91c111}$

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP_MPS2_Cortex_M7.fvp_mps2.spiden_or_gate

Or Gate.

Type: orGate.

FVP MPS2 Cortex M7.fvp mps2.spniden or gate

Or Gate.

Type: orgate.

FVP MPS2 Cortex M7.fvp mps2.sse200

SSE-200 subsystem.

Type: sse200.

FVP MPS2 Cortex M7.fvp mps2.sse200.acg cpu0

IoT Subsystem Access Control Gate.
Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.acg_cpu1

IoT Subsystem Access Control Gate. Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.acg_sram0

IoT Subsystem Access Control Gate. Type: IoTSS_AccessControlGate.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.acg_sram1

IoT Subsystem Access Control Gate. Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M7.fvp mps2.sse200.acg sram2

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.acg_sram3

IoT Subsystem Access Control Gate. Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.apb_ppc_iotss_subsystem0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M7.fvp mps2.sse200.apb ppc iotss subsystem1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP MPS2 Cortex M7.fvp mps2.sse200.clock32kHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M7.fvp mps2.sse200.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M7.fvp mps2.sse200.cmsdk dualtimer

ARM Dual-Timer Module. Type: CMSDK DualTimer.

FVP MPS2 Cortex M7.fvp mps2.sse200.cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M7.fvp mps2.sse200.cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.cmsdk_dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M7.fvp mps2.sse200.cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M7.fvp mps2.sse200.cordio ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M7.fvp mps2.sse200.cpu0core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.cpu0dbg_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M7.fvp mps2.sse200.cpu1core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M7.fvp mps2.sse200.cpu1dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.sse200.crypto_ppu}$

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M7.fvp mps2.sse200.dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M7.fvp mps2.sse200.exclusive monitor iotss internal sram0

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M7.fvp mps2.sse200.exclusive monitor iotss internal sram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M7.fvp mps2.sse200.exclusive monitor iotss internal sram3

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.exclusive_squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.idau_labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M7.fvp mps2.sse200.iotss cpuidentity

IoT Subsystem CPU IDENTITY registers.

Type: IoTSS CPUIdentity.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.iotss_internal_sram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.iotss_internal_sram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M7.fvp mps2.sse200.iotss internal sram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M7.fvp mps2.sse200.iotss internal sram3

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.iotss_systemcontrol

IoT Subsystem System Control registers.

Type: IoTSS_SystemControl.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.iotss_systeminfo

IoT Subsystem System Information registers.

Type: IoTSS SystemInfo.

FVP MPS2 Cortex M7.fvp mps2.sse200.mem switch internal sram

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.mem_switch_internal_sram_mpc

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M7.fvp mps2.sse200.mem switch ppu

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.mhu0

IoT Subsystem Message Handling Unit. Type: IoTSS MessageHandlingUnit.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.mhu1

IoT Subsystem Message Handling Unit. Type: IoTSS MessageHandlingUnit.

FVP MPS2 Cortex M7.fvp mps2.sse200.mpc iotss internal sram0

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.sse200.mpc_iotss_internal_sram0.gating_disabled_thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.mpc_iotss_internal_sram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M7.fvp mps2.sse200.mpc iotss internal sram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.mpc_iotss_internal_sram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M7.fvp mps2.sse200.mpc iotss internal sram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M7.fvp mps2.sse200.mpc iotss internal sram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M7.fvp mps2.sse200.mpc iotss internal sram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.nmi_or_gate

Or Gate.

Type: orgate.

FVP MPS2 Cortex M7.fvp mps2.sse200.nonsecure watchdog

ARM Watchdog Module. Type: cmspk watchdog.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.ram0_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M7.fvp mps2.sse200.ram1 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M7.fvp mps2.sse200.ram2 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.ram3_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M7.fvp mps2.sse200.s32k timer

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M7.fvp mps2.sse200.s32k timer.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M7.fvp mps2.sse200.s32k timer.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M7.fvp mps2.sse200.s32k watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP MPS2 Cortex M7.fvp mps2.sse200.secure watchdog

ARM Watchdog Module. Type: cmsdk watchdog.

FVP MPS2 Cortex M7.fvp mps2.sse200.signal router

Signal router.

Type: SignalRouter.

FVP MPS2 Cortex M7.fvp mps2.sse200.sys ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M7.fvp mps2.sse200.timer0

ARM Timer Module. Type: CMSDK Timer.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.timer0.clk_div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M7.fvp_mps2.sse200.timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M7.fvp mps2.sse200.timer1

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M7.fvp mps2.sse200.timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.sse200.timer1.counter}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M7.fvp_mps2.ssram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M7.fvp mps2.ssram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M7.fvp mps2.stub0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M7.fvp mps2.stub1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M7.fvp_mps2.stub_i2c1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M7.fvp mps2.stub i2s

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M7.fvp mps2.stub spi0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M7.fvp mps2.stub spi2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M7.fvp mps2.svos dualtimer

Type: svos_DualTimer.

FVP_MPS2_Cortex_M7.fvp_mps2.svos_dualtimer.svos_dualtimer0

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M7.fvp mps2.svos dualtimer.svos dualtimer0.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M7.fvp mps2.svos dualtimer.svos dualtimer0.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.svos_dualtimer.svos_dualtimer0.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.svos_dualtimer.svos_dualtimer0.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M7.fvp_mps2.svos_dualtimer.svos_dualtimer1

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M7.fvp mps2.svos dualtimer.svos dualtimer1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M7.fvp mps2.svos dualtimer.svos dualtimer1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M7.fvp mps2.svos dualtimer.svos dualtimer1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.svos_dualtimer.svos_dualtimer1.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M7.fvp mps2.svos dualtimer.svos dualtimer2

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP_MPS2_Cortex_M7.fvp_mps2.svos_dualtimer.svos_dualtimer2.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M7.fvp mps2.svos dualtimer.svos dualtimer2.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M7.fvp mps2.svos dualtimer.svos dualtimer2.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M7.fvp mps2.svos dualtimer.svos dualtimer2.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M7.fvp mps2.svos dualtimer.svos dualtimer3

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M7.fvp mps2.svos dualtimer.svos dualtimer3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M7.fvp_mps2.svos_dualtimer.svos_dualtimer3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M7.fvp mps2.svos dualtimer.svos dualtimer3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.svos_dualtimer.svos_dualtimer3.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M7.fvp mps2.switch PSRAM M7

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M7.fvp_mps2.switch_svos_dualtimer

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M7.fvp mps2.telnetterminal0

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.telnetterminal1}$

Telnet terminal interface.

Type: TelnetTerminal.

${\tt FVP_MPS2_Cortex_M7.fvp_mps2.telnetterminal2}$

Telnet terminal interface.

Type: TelnetTerminal.

FVP_MPS2_Cortex_M7.fvp_mps2.touchscreen_interface

MPS2 Touch Screen.

Type: MPS2 TouchScreen.

FVP MPS2 Cortex M7.fvp mps2.uart overflows or gate

Or Gate.

Type: orGate.

16.11 FVP_MPS2_Cortex-M85

FVP MPS2 Cortex-M85 contains the following instances:

FVP MPS2 Cortex-M85 instances

FVP MPS2 Cortex M85

Type: FVP MPS2 Cortex M85.

FVP MPS2 Cortex M85.clk25Mhz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M85.clk25khz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M85.core0 bus gasket

writes are ignored, non-word reads abort, and word reads take values from that fifo.

Type: STLBusGasket.

FVP MPS2 Cortex M85.cpu0

ARM Cortex-M85 CT model.

Type: ARM Cortex-M85.

FVP MPS2 Cortex M85.cpu1

ARM Cortex-M85 CT model.

Type: ARM Cortex-M85.

FVP_MPS2_Cortex_M85.fvp_mps2

MPS2 DUT.

Type: FVP_MPS2.

FVP_MPS2_Cortex_M85.fvp_mps2.GPIO0

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP_MPS2_Cortex_M85.fvp_mps2.GPIO1

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M85.fvp mps2.GPIO2

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk_gpio.

FVP MPS2 Cortex M85.fvp mps2.GPIO3

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 Cortex M85.fvp mps2.GPIO connection test

Type: GPIO Connection Test.

FVP MPS2 Cortex M85.fvp mps2.GPIO connection test.GPIO0 port trans

Type: GPIO Port Transfer.

FVP MPS2 Cortex M85.fvp mps2.GPIO connection test.GPIO1 port test

Type: GPI01 Connection Test.

FVP MPS2 Cortex M85.fvp mps2.PSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M85.fvp mps2.PSRAM M7

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M85.fvp mps2.UART0

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M85.fvp mps2.UART0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M85.fvp mps2.UART1

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M85.fvp mps2.UART1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M85.fvp mps2.UART2

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 Cortex M85.fvp mps2.UART2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M85.fvp mps2.VGA interface

VGA display interface between main bus and visualisation.

Type: MPS2 VGA.

FVP MPS2 Cortex M85.fvp mps2.ahb ppc iotss expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M85.fvp_mps2.ahb_ppc_iotss_expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M85.fvp_mps2.apb_ppc_iotss_expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP MPS2 Cortex M85.fvp mps2.apb ppc iotss expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP_MPS2_Cortex_M85.fvp_mps2.apb_ppc_iotss_expansion2

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP MPS2 Cortex M85.fvp mps2.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M85.fvp mps2.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M85.fvp mps2.cmsdk sysctrl

Cortex-M Simple System Control.

Type: cmsdk_sysCtrl.

FVP_MPS2_Cortex_M85.fvp_mps2.cmsdk_watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP MPS2 Cortex M85.fvp mps2.cpu wait or gate 0

Or Gate.

Type: orgate.

FVP MPS2 Cortex M85.fvp mps2.cpu wait or gate 1

Or Gate.

Type: orgate.

FVP MPS2 Cortex M85.fvp mps2.dbgen or gate

Or Gate. Type: orgate.

FVP MPS2 Cortex M85.fvp mps2.dma0

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M85.fvp mps2.dma0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M85.fvp mps2.dma0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M85.fvp mps2.dma0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M85.fvp mps2.dma0.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M85.fvp_mps2.dma0_idau_labeller

Type: LabellerIdauSecurity.

FVP_MPS2_Cortex_M85.fvp_mps2.dma0_securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M85.fvp_mps2.dma1

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP_MPS2_Cortex_M85.fvp_mps2.dma1.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 Cortex M85.fvp mps2.dma1.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP MPS2 Cortex M85.fvp mps2.dma1.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

${\tt FVP_MPS2_Cortex_M85.fvp_mps2.dma1.timer.timer.thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M85.fvp mps2.dma1 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M85.fvp mps2.dma1 securitymodifier

Type: SecurityModifier.

FVP_MPS2_Cortex_M85.fvp_mps2.dma2

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M85.fvp mps2.dma2.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_MPS2_Cortex_M85.fvp_mps2.dma2.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M85.fvp mps2.dma2.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 Cortex M85.fvp mps2.dma2.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M85.fvp mps2.dma2 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M85.fvp mps2.dma2 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M85.fvp mps2.dma3

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 Cortex M85.fvp mps2.dma3.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_MPS2_Cortex_M85.fvp_mps2.dma3.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 Cortex M85.fvp mps2.dma3.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

${\tt FVP_MPS2_Cortex_M85.fvp_mps2.dma3.timer.timer.thread_event}$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M85.fvp mps2.dma3 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M85.fvp mps2.dma3 securitymodifier

Type: SecurityModifier.

FVP MPS2 Cortex M85.fvp mps2.exclusive monitor psram

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M85.fvp_mps2.exclusive_monitor_psram_iotss

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M85.fvp_mps2.exclusive_monitor_switch_extra_psram_iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M85.fvp mps2.exclusive monitor switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M85.fvp_mps2.exclusive_monitor_zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M85.fvp mps2.exclusive monitor zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M85.fvp mps2.exclusive squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP_MPS2_Cortex_M85.fvp_mps2.fpga_sysctrl

FPGA SysCtrl timers LEDs and switches.

Type: FPGA_SysCtrl.

FVP MPS2 Cortex M85.fvp mps2.fpga sysctrl.callBack100HzCounter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M85.fvp_mps2.fpga_sysctrl.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M85.fvp_mps2.gpio_0_or_2

Or Gate.

Type: orGate.

FVP MPS2 Cortex M85.fvp mps2.gpio 1 or 3

Or Gate.

Type: orGate.

${\tt FVP_MPS2_Cortex_M85.fvp_mps2.hostbridge}$

Host Socket Interface Component.

Type: HostBridge.

FVP MPS2 Cortex M85.fvp mps2.mem switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M85.fvp mps2.mem switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M85.fvp mps2.mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M85.fvp_mps2.mpc_iotss_ssram1.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M85.fvp mps2.mpc iotss ssram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS_MemoryProtectionController.

FVP MPS2 Cortex M85.fvp mps2.mpc iotss ssram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M85.fvp mps2.mpc iotss ssram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M85.fvp mps2.mpc iotss ssram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M85.fvp_mps2.mps2_audio

MPS2 Audio.

Type: MPS2_Audio.

FVP_MPS2_Cortex_M85.fvp_mps2.mps2_cmsdk_dualtimer

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP_MPS2_Cortex_M85.fvp_mps2.mps2_cmsdk_dualtimer.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M85.fvp mps2.mps2 cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M85.fvp mps2.mps2 cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M85.fvp mps2.mps2 cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M85.fvp mps2.mps2 exclusive monitor zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M85.fvp_mps2.mps2_exclusive_monitor_zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M85.fvp mps2.mps2 lcd

MPS2 LCD I2C interface.

Type: MPS2 LCD.

FVP MPS2 Cortex M85.fvp mps2.mps2 mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS_MemoryProtectionController.

FVP MPS2 Cortex M85.fvp mps2.mps2 mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M85.fvp_mps2.mps2_secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP MPS2 Cortex M85.fvp mps2.mps2 timer0

ARM Timer Module.

Type: CMSDK Timer.

${\tt FVP_MPS2_Cortex_M85.fvp_mps2.mps2_timer0.clk_div}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M85.fvp_mps2.mps2_timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M85.fvp mps2.mps2 timer1

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M85.fvp mps2.mps2 timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_Cortex_M85.fvp_mps2.mps2_timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M85.fvp mps2.mps2 visualisation

Display window for MPS2 using Visualisation library.

Type: MPS2 Visualisation.

FVP_MPS2_Cortex_M85.fvp_mps2.niden_or_gate

Or Gate.
Type: orgate.

FVP MPS2 Cortex M85.fvp mps2.nmi or gate

Or Gate.
Type: orgate.

FVP MPS2 Cortex M85.fvp mps2.pl022 ssp mps2

ARM PrimeCell Synchronous Serial Port(PL022).

Type: PL022 SSP MPS2.

FVP MPS2 Cortex M85.fvp mps2.pl022 ssp mps2.prescaler

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M85.fvp mps2.platform bus switch

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M85.fvp_mps2.platform_switch_dma0

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M85.fvp_mps2.platform_switch_dma1

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M85.fvp mps2.signal router

Signal router.

Type: SignalRouter.

FVP MPS2 Cortex M85.fvp mps2.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP MPS2 Cortex M85.fvp mps2.spiden or gate

Or Gate.
Type: orgate.

FVP MPS2 Cortex M85.fvp mps2.spniden or gate

Or Gate.
Type: orgate.

FVP MPS2 Cortex M85.fvp mps2.sse200

SSE-200 subsystem.

Type: sse200.

FVP MPS2 Cortex M85.fvp mps2.sse200.acg cpu0

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.acg_cpu1

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.acg_sram0

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M85.fvp mps2.sse200.acg sram1

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 Cortex M85.fvp mps2.sse200.acg sram2

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP MPS2 Cortex M85.fvp mps2.sse200.acg sram3

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.apb_ppc_iotss_subsystem0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.apb_ppc_iotss_subsystem1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 Cortex M85.fvp mps2.sse200.clock32kHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 Cortex M85.fvp mps2.sse200.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.cmsdk_dualtimer

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M85.fvp mps2.sse200.cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.cmsdk_dualtimer.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M85.fvp mps2.sse200.cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M85.fvp mps2.sse200.cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M85.fvp mps2.sse200.cordio ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M85.fvp mps2.sse200.cpu0core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

${\tt FVP_MPS2_Cortex_M85.fvp_mps2.sse200.cpu0dbg_ppu}$

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M85.fvp mps2.sse200.cpu1core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M85.fvp mps2.sse200.cpu1dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M85.fvp mps2.sse200.crypto ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.dbg_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M85.fvp mps2.sse200.exclusive monitor iotss internal sram0

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M85.fvp mps2.sse200.exclusive monitor iotss internal sram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 Cortex M85.fvp mps2.sse200.exclusive monitor iotss internal sram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_MPS2_Cortex_M85.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram3}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.exclusive_squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 Cortex M85.fvp mps2.sse200.idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 Cortex M85.fvp mps2.sse200.iotss cpuidentity

IoT Subsystem CPU IDENTITY registers.

Type: IoTSS CPUIdentity.

FVP MPS2 Cortex M85.fvp mps2.sse200.iotss internal sram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M85.fvp mps2.sse200.iotss internal sram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.iotss_internal_sram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M85.fvp mps2.sse200.iotss internal sram3

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M85.fvp mps2.sse200.iotss systemcontrol

IoT Subsystem System Control registers.

Type: IoTSS SystemControl.

FVP MPS2 Cortex M85.fvp mps2.sse200.iotss systeminfo

IoT Subsystem System Information registers.

Type: IoTSS SystemInfo.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.mem_switch_internal_sram

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.mem_switch_internal_sram_mpc

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M85.fvp mps2.sse200.mem switch ppu

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M85.fvp mps2.sse200.mhu0

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

${\tt FVP_MPS2_Cortex_M85.fvp_mps2.sse200.mhu1}$

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.mpc_iotss_internal_sram0

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M85.fvp mps2.sse200.mpc iotss internal sram0.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.mpc_iotss_internal_sram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.mpc_iotss_internal_sram1.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M85.fvp mps2.sse200.mpc iotss internal sram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M85.fvp mps2.sse200.mpc iotss internal sram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 Cortex M85.fvp mps2.sse200.mpc iotss internal sram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 Cortex M85.fvp mps2.sse200.mpc iotss internal sram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.nmi_or_gate

Or Gate.
Type: orgate.

FVP MPS2 Cortex M85.fvp mps2.sse200.nonsecure watchdog

ARM Watchdog Module. Type: cmspk watchdog.

FVP MPS2 Cortex M85.fvp mps2.sse200.ram0 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M85.fvp mps2.sse200.ram1 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M85.fvp mps2.sse200.ram2 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M85.fvp mps2.sse200.ram3 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

${\tt FVP_MPS2_Cortex_M85.fvp_mps2.sse200.s32k_timer}$

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 Cortex M85.fvp mps2.sse200.s32k timer.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.s32k_timer.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M85.fvp mps2.sse200.s32k watchdog

ARM Watchdog Module.

Type: cmsdk_watchdog.

FVP MPS2 Cortex M85.fvp mps2.sse200.secure control register block

MPS2 Secure Control Register Block.

Type: MPS2_SecureCtrl.

FVP MPS2 Cortex M85.fvp mps2.sse200.secure watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.signal_router

Signal router.

Type: SignalRouter.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.sys_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 Cortex M85.fvp mps2.sse200.timer0

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 Cortex M85.fvp mps2.sse200.timer0.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M85.fvp mps2.sse200.timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M85.fvp_mps2.sse200.timer1}$

ARM Timer Module.

Type: CMSDK Timer.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.timer1.clk_div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M85.fvp_mps2.sse200.timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M85.fvp mps2.ssram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M85.fvp mps2.ssram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M85.fvp mps2.stub0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M85.fvp mps2.stub1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M85.fvp mps2.stub i2c1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M85.fvp_mps2.stub_i2s

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M85.fvp mps2.stub spi0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_Cortex_M85.fvp_mps2.stub_spi2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 Cortex M85.fvp mps2.svos dualtimer

Type: svos DualTimer.

FVP_MPS2_Cortex_M85.fvp_mps2.svos_dualtimer.svos_dualtimer0

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M85.fvp mps2.svos dualtimer.svos dualtimer0.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M85.fvp_mps2.svos_dualtimer.svos_dualtimer0.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M85.fvp mps2.svos dualtimer.svos dualtimer0.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M85.fvp mps2.svos dualtimer.svos dualtimer0.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M85.fvp mps2.svos dualtimer.svos dualtimer1

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M85.fvp mps2.svos dualtimer.svos dualtimer1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M85.fvp mps2.svos dualtimer1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M85.fvp_mps2.svos_dualtimer.svos_dualtimer1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M85.fvp mps2.svos dualtimer1.svos dualtimer1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M85.fvp_mps2.svos_dualtimer.svos_dualtimer2}$

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M85.fvp mps2.svos dualtimer.svos dualtimer2.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M85.fvp_mps2.svos_dualtimer.svos_dualtimer2.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 Cortex M85.fvp mps2.svos dualtimer.svos dualtimer2.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_Cortex_M85.fvp_mps2.svos_dualtimer.svos_dualtimer2.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_Cortex_M85.fvp_mps2.svos_dualtimer.svos_dualtimer3

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 Cortex M85.fvp mps2.svos dualtimer.svos dualtimer3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_Cortex_M85.fvp_mps2.svos_dualtimer.svos_dualtimer3.clk_div1}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_Cortex_M85.fvp_mps2.svos_dualtimer.svos_dualtimer3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M85.fvp mps2.svos dualtimer.svos dualtimer3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 Cortex M85.fvp mps2.switch PSRAM M7

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 Cortex M85.fvp mps2.switch svos dualtimer

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_Cortex_M85.fvp_mps2.telnetterminal0

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M85.fvp mps2.telnetterminal1

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M85.fvp mps2.telnetterminal2

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 Cortex M85.fvp mps2.touchscreen interface

MPS2 Touch Screen.
Type: MPS2 TouchScreen.

FVP MPS2 Cortex M85.fvp mps2.uart overflows or gate

Or Gate.

Type: orGate.

16.12 FVP_MPS2_SSE-200_Cortex-M33

FVP_MPS2_SSE-200_Cortex-M33 contains the following instances:

FVP_MPS2_SSE-200_Cortex-M33 instances

FVP MPS2 SSE 200 Cortex M33

Type: FVP MPS2 SSE 200 Cortex M33.

FVP MPS2 SSE 200 Cortex M33.clk25Mhz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M33.clk25khz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M33.cpu0

ARM CORTEXM33 CT model.

Type: ARM Cortex-M33.

FVP MPS2 SSE 200 Cortex M33.cpu1

ARM CORTEXM33 CT model.

Type: ARM_Cortex-M33.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2

MPS2 DUT.

Type: FVP MPS2.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.GPI00

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.GPIO1

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.GPIO2

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.GPIO3

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.GPIO connection test

Type: GPIO Connection Test.

FVP MPS2_SSE_200_Cortex_M33.fvp_mps2.GPIO_connection_test.GPIO0_port_trans

Type: GPIO Port Transfer.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.GPIO_connection_test.GPIO1_port_test

Type: GPI01 Connection Test.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.PSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.PSRAM M7

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.UART0

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.UART0.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.UART1

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.UART1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.UART2

ARM CMSDK UART Module.

Type: cmsdk_uart.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.UART2.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.VGA_interface

VGA display interface between main bus and visualisation.

Type: MPS2 VGA.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.ahb_ppc_iotss_expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.ahb_ppc_iotss_expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.apb_ppc_iotss_expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.apb_ppc_iotss_expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.apb ppc iotss expansion2

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.cmsdk sysctrl

Cortex-M Simple System Control.

Type: cmsdk sysctrl.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.cmsdk_watchdog

ARM Watchdog Module.

Type: cmspk_watchdog.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.cpu wait or gate 0

Or Gate.
Type: orGate.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.cpu_wait_or_gate_1

Or Gate.
Type: orgate.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.dbgen_or_gate

Or Gate.
Type: orgate.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma0

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080_DMAC.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

${\tt FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.dma0.timer.timer.thread}$

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.dma0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma0 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma0 securitymodifier

Type: SecurityModifier.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma1

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma1.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.dma1.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.dma1.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma1.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma1 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma1 securitymodifier

Type: SecurityModifier.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma2

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma2.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma2.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma2.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma2.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.dma2_idau_labeller

Type: LabellerIdauSecurity.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.dma2_securitymodifier

Type: SecurityModifier.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.dma3

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080_DMAC.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma3.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma3.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma3.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma3.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma3 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.dma3 securitymodifier

Type: SecurityModifier.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.exclusive_monitor_psram

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.exclusive_monitor_psram_iotss

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.exclusive_monitor_switch_extra_psram_iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.exclusive monitor switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

${\tt FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.exclusive_monitor_zbtsram1}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.exclusive_monitor_zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.exclusive_squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.fpga sysctrl

FPGA SysCtrl timers LEDs and switches.

Type: FPGA SysCtrl.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.fpga sysctrl.callBack100HzCounter

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.fpga_sysctrl.clockdivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.gpio 0 or 2

Or Gate.
Type: orGate.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.gpio 1 or 3

Or Gate.
Type: orgate.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.mem_switch_extra_psram_iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mem switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mpc iotss ssram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mpc iotss ssram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mpc iotss ssram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mpc iotss ssram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.mps2_audio

MPS2 Audio.

Type: MPS2_Audio.

${\tt FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.mps2_cmsdk_dualtimer}$

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mps2 cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mps2 cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mps2 cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.mps2_cmsdk_dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.mps2_exclusive_monitor_zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.mps2_exclusive_monitor_zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mps2 lcd

MPS2 LCD I2C interface.

Type: MPS2 LCD.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mps2 mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mps2 mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.mps2_secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mps2 timer0

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mps2 timer0.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mps2 timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mps2 timer1

ARM Timer Module.

Type: CMSDK Timer.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.mps2_timer1.clk_div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.mps2 timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.mps2_visualisation

Display window for MPS2 using Visualisation library.

Type: MPS2 Visualisation.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.niden or gate

Or Gate.

Type: orgate.

${\tt FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.nmi_or_gate}$

Or Gate.

Type: orgate.

${\tt FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.p1022_ssp_mps2}$

ARM PrimeCell Synchronous Serial Port(PL022).

Type: pl022_ssp_mps2.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.pl022_ssp_mps2.prescaler

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.platform_bus_switch

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.platform switch dma0

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.platform switch dma1

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.signal router

Signal router.

Type: SignalRouter.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.smsc 91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.spiden or gate

Or Gate.

Type: orgate.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.spniden_or_gate

Or Gate.

Type: orGate.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200

SSE-200 subsystem.

Type: sse200.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.acg_cpu0

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.acg cpu1

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.acg sram0

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.acg sram1

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.acg_sram2

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.acg sram3

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.apb ppc iotss subsystem0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.apb ppc iotss subsystem1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.clock32kHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.cmsdk dualtimer

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.cmsdk_dualtimer.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.cordio ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.cpu0core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.cpu0dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.cpu1core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.cpu1dbg_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.crypto ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram0

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram1}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.exclusive monitor iotss internal sram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.exclusive monitor iotss internal sram3

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.exclusive squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.idau labeller

Type: LabellerIdauSecurity.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.iotss_cpuidentity

IoT Subsystem CPU IDENTITY registers.

Type: IoTSS_CPUIdentity.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.iotss_internal_sram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.iotss internal sram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.iotss internal sram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.iotss internal sram3

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.iotss_systemcontrol

IoT Subsystem System Control registers.

Type: IoTSS SystemControl.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.iotss_systeminfo

IoT Subsystem System Information registers.

Type: IoTSS SystemInfo.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.mem switch internal sram

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.mem switch internal sram mpc

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.mem_switch_ppu

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.mhu0

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.mhu1

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.mpc iotss internal sram0

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.mpc iotss internal sram0.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.mpc iotss internal sram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.mpc_iotss_internal_sram1.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.mpc iotss internal sram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.mpc_iotss_internal_sram2.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.mpc_iotss_internal sram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.mpc_iotss_internal_sram3.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.nmi or gate

Or Gate.

Type: orGate.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.nonsecure watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.ram0 ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.ram1_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.ram2_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.ram3_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: ppuvo.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.s32k timer

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.s32k timer.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.s32k_timer.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.s32k watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.secure_watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.signal router

Signal router.

Type: SignalRouter.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.sys ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

${\tt FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.timer0}$

ARM Timer Module.

Type: cmsdk_Timer.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.timer0.clk_div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.timer1

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.sse200.timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.sse200.timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.ssram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.ssram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.stub0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.stub1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.stub i2c1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.stub i2s

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.stub spi0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.stub spi2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

${\tt FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.svos_dualtimer}$

Type: svos_DualTimer.

${\tt FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer0}$

ARM Dual-Timer Module.

Type: CMSDK_DualTimer.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer0.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer0.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

${\tt FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer0.counter0}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer0.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.svos dualtimer1.svos dualtimer1

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer1.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer2

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer2.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer2.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer2.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer2.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer3

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer3.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.svos_dualtimer.svos_dualtimer3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.svos dualtimer.svos dualtimer3.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.switch PSRAM M7

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

${\tt FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.switch_svos_dualtimer}$

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.telnetterminal0

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.telnetterminal1

Telnet terminal interface.

Type: TelnetTerminal.

FVP MPS2 SSE 200 Cortex M33.fvp mps2.telnetterminal2

Telnet terminal interface.

Type: TelnetTerminal.

FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.touchscreen_interface

MPS2 Touch Screen.
Type: MPS2_TouchScreen.

${\tt FVP_MPS2_SSE_200_Cortex_M33.fvp_mps2.uart_overflows_or_gate}$

Or Gate.
Type: orgate.

16.13 FVP_MPS2_SSE-200_Cortex-M55

FVP_MPS2_SSE-200_Cortex-M55 contains the following instances:

FVP_MPS2_SSE-200_Cortex-M55 instances

FVP MPS2 SSE 200 Cortex M55

Type: FVP MPS2 SSE 200 Cortex M55.

FVP MPS2 SSE 200 Cortex M55.clk25Mhz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_SSE_200_Cortex_M55.clk25khz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M55.cpu0

ARM Cortex-M55 CT model. Type: ARM Cortex-M55.

FVP MPS2 SSE 200 Cortex M55.cpu1

ARM Cortex-M55 CT model.

Type: ARM Cortex-M55.

FVP MPS2 SSE 200 Cortex M55.fvp mps2

MPS2 DUT.

Type: FVP MPS2.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.GPIO0

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.GPIO1

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.GPIO2

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.GPIO3

ARM PrimeCell General Purpose Input/Output.

Type: cmsdk gpio.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.GPIO connection test

Type: GPIO Connection Test.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.GPIO_connection_test.GPIO0_port_trans

Type: GPIO Port Transfer.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.GPIO_connection_test.GPIO1_port_test

Type: GPI01_Connection_Test.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.PSRAM

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.PSRAM M7

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.UART0

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.UART0.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.UART1

ARM CMSDK UART Module.

Type: cmsdk uart.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.UART1.clk divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.UART2

ARM CMSDK UART Module.

Type: cmsdk_uart.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.UART2.clk_divider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.VGA interface

VGA display interface between main bus and visualisation.

Type: MPS2 VGA.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.ahb_ppc_iotss_expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.ahb ppc iotss expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS_PeripheralProtectionController.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.apb_ppc_iotss_expansion0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.apb ppc iotss expansion1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.apb ppc iotss expansion2

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.clock50Hz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.clockdivider}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.cmsdk_sysctrl

Cortex-M Simple System Control.

Type: cmsdk sysctrl.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.cmsdk_watchdog

ARM Watchdog Module.

Type: CMSDK_Watchdog.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.cpu wait or gate 0

Or Gate.

Type: orGate.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.cpu wait or gate 1

Or Gate.

Type: orGate.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.dbgen_or_gate

Or Gate.

Type: orgate.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.dma0

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma0.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma0.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma0.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.dma0.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.dma0_idau_labeller

Type: LabellerIdauSecurity.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma0 securitymodifier

Type: SecurityModifier.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.dma1

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma1.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma1.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.dma1.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.dma1.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

${\tt FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.dma1_idau_labeller}$

Type: LabellerIdauSecurity.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma1 securitymodifier

Type: SecurityModifier.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma2

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma2.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus

transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma2.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: clockTimerThread64.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma2.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.dma2.timer.timer.thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma2 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma2 securitymodifier

Type: SecurityModifier.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.dma3

ARM PrimeCell DMA Controller(PL080/081).

Type: PL080 DMAC.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma3.timer

A ClockTimerThread(64) is a drop-in replacement for a ClockTimer(64) component. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.dma3.timer.timer

A ClockTimerThread64 is a drop-in replacement for ClockTimer64. The main difference to the ClockTimer component is that the ClockTimerThread runs the signal() callback from a proper scheduler thread. This mean that the signal() function may directly or indirectly invoke wait() functions to wait for time or events. This is not allowed for the ClockTimer component which does not use a thread. Components which issue bus transactions from within the timer signal() callback must use ClockTimerThread(64) rather than ClockTimer(64).

Type: ClockTimerThread64.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma3.timer.timer.thread

A SchedulerThread instance represents a co-routine thread in the simulation.

Type: SchedulerThread.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma3.timer.timer.thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma3 idau labeller

Type: LabellerIdauSecurity.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.dma3 securitymodifier

Type: SecurityModifier.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.exclusive monitor psram

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.exclusive monitor psram iotss

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.exclusive monitor switch extra psram iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.exclusive monitor switch extra psram mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.exclusive_monitor_zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.exclusive_monitor_zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.exclusive squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.fpga sysctrl

FPGA SysCtrl timers LEDs and switches.

Type: FPGA_SysCtrl.

${\tt FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.fpga_sysctrl.callBack100HzCounter}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.fpga sysctrl.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.gpio_0_or_2

Or Gate.

Type: orgate.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.gpio 1 or 3

Or Gate.
Type: orgate.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.hostbridge

Host Socket Interface Component.

Type: HostBridge.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.mem_switch_extra_psram_iotss

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.mem_switch_extra_psram_mps2

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mpc iotss ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS_MemoryProtectionController.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.mpc_iotss_ssram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mpc iotss ssram2.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.mpc_iotss_ssram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.mpc_iotss_ssram3.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mps2 audio

MPS2 Audio.
Type: MPS2 Audio.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mps2 cmsdk dualtimer

ARM Dual-Timer Module. Type: CMSDK DualTimer.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.mps2_cmsdk_dualtimer.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mps2 cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mps2 cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.mps2_cmsdk_dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mps2 exclusive monitor zbtsram1

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mps2 exclusive monitor zbtsram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mps2 lcd

MPS2 LCD I2C interface.

Type: MPS2_LCD.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.mps2_mpc_iotss_ssram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mps2 mpc iotss ssram1.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mps2 secure control register block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.mps2_timer0

ARM Timer Module. Type: CMSDK Timer.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.mps2_timer0.clk_div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mps2 timer0.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mps2 timer1

ARM Timer Module. Type: CMSDK Timer.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mps2 timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.mps2_timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.mps2 visualisation

Display window for MPS2 using Visualisation library.

Type: MPS2 Visualisation.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.niden or gate

Or Gate.
Type: orgate.

${\tt FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.nmi_or_gate}$

Or Gate.
Type: orgate.

${\tt FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.p1022_ssp_mps2}$

ARM PrimeCell Synchronous Serial Port(PL022).

Type: PL022 SSP MPS2.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.pl022_ssp_mps2.prescaler

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.platform bus switch

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.platform switch dma0

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.platform switch dma1

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.signal_router

Signal router.

Type: SignalRouter.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.smsc_91c111

SMSC 91C111 ethernet controller.

Type: smsc 91c111.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.spiden or gate

Or Gate.

Type: orgate.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.spniden or gate

Or Gate.

Type: orGate.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200

SSE-200 subsystem.

Type: sse200.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.acg_cpu0

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.acg cpu1

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.acg sram0

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.acg sram1

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.acg_sram2

IoT Subsystem Access Control Gate.

Type: IoTSS AccessControlGate.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.acg sram3

IoT Subsystem Access Control Gate.

Type: IoTSS_AccessControlGate.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.apb ppc iotss subsystem0

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.apb_ppc_iotss_subsystem1

IoT Subsystem Peripheral Protection Controller.

Type: IoTSS PeripheralProtectionController.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.clock32kHz

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.clockdivider

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.cmsdk_dualtimer

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.cmsdk dualtimer.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.cmsdk dualtimer.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.cmsdk dualtimer.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.cmsdk dualtimer.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.cordio ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.cpu0core ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.cpu0dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.cpu1core_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.cpu1dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.crypto_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.dbg ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

${\tt FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram0}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

${\tt FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.exclusive_monitor_iotss_internal_sram1}$

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.exclusive monitor iotss internal sram2

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.exclusive monitor iotss internal sram3

Global exclusive monitor.

Type: PVBusExclusiveMonitor.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.exclusive_squasher

Squashes the exclusive attribute on bus transactions.

Type: PVBusExclusiveSquasher.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.idau labeller

Type: LabellerIdauSecurity.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.iotss_cpuidentity

IoT Subsystem CPU_IDENTITY registers.

Type: IoTSS CPUIdentity.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.iotss internal sram0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.iotss internal sram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.iotss internal sram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.iotss_internal_sram3

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.iotss_systemcontrol

IoT Subsystem System Control registers.

Type: IoTSS_SystemControl.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.iotss_systeminfo

IoT Subsystem System Information registers.

Type: IoTSS SystemInfo.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.mem switch internal sram

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.mem_switch_internal_sram_mpc

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.mem_switch_ppu

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.mhu0

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.mhu1

IoT Subsystem Message Handling Unit.

Type: IoTSS MessageHandlingUnit.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.mpc iotss internal sram0

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

${\tt FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.mpc_iotss_internal_sram0.gating_disabled_thread_eventures and {\tt optimizer}. The {\tt optimizer} is a substant of {\tt optimizer} and {\tt optimizer}. The {\tt optimizer} is a substant of {\tt optimizer} and {\tt optimizer}. The {\tt optimizer} is a substant of {\tt optimizer} and {\tt optimizer}. The {\tt optimizer} is a substant of {\tt optimizer} and {\tt optimizer}. The {\tt optimizer} is a substant of {\tt optimizer} and {\tt optimizer}. The {\tt optimizer} is a substant of {\tt optimizer} and {\tt optimizer} a$

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.mpc iotss internal sram1

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.mpc_iotss_internal_sram1.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.mpc_iotss_internal_sram2

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.mpc_iotss_internal_sram2.gating_disabled_thread_event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.mpc iotss internal sram3

IoT Subsystem Memory Protection Controller.

Type: IoTSS MemoryProtectionController.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.mpc iotss internal sram3.gating disabled thread event

A SchedulerThreadEvent instance is an auto-reset boolean condition variable other threads can wait on.

Type: SchedulerThreadEvent.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.nmi or gate

Or Gate.
Type: orgate.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.nonsecure watchdog

ARM Watchdog Module.

Type: CMSDK_Watchdog.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.ram0_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.ram1_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.ram2_ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

${\tt FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.ram3_ppu}$

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.s32k_timer

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.s32k timer.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.s32k timer.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.s32k watchdog

ARM Watchdog Module.

Type: cmspk_watchdog.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.secure_control_register_block

MPS2 Secure Control Register Block.

Type: MPS2 SecureCtrl.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.secure watchdog

ARM Watchdog Module.

Type: CMSDK Watchdog.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.signal router

Signal router.

Type: SignalRouter.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.sys ppu

ARM Power Policy Unit (PPU) architectural model.

Type: PPUv0.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.timer0

ARM Timer Module.

Type: cmsdk_Timer.

${\tt FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.timer0.clk_div}$

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

${\tt FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.timer0.counter}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.sse200.timer1

ARM Timer Module.

Type: CMSDK Timer.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.timer1.clk div

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.sse200.timer1.counter

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.ssram1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.ssram2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.stub0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.stub1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.stub i2c1

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.stub_i2s

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.stub_spi0

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.stub spi2

RAM device, can be dynamic or static ram.

Type: RAMDevice.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.svos dualtimer

Type: svos DualTimer.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer0

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer0.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.svos_dualtimer.svos_dualtimer0.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.svos_dualtimer.svos_dualtimer0.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer0.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.svos dualtimer1.svos dualtimer1

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer1.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer1.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer1.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer1.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.svos_dualtimer.svos_dualtimer2}$

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.svos_dualtimer.svos_dualtimer2.clk_div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new

ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.svos_dualtimer.svos_dualtimer2.clk_div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.svos_dualtimer.svos_dualtimer2.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer2.counter1

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer3

ARM Dual-Timer Module.

Type: CMSDK DualTimer.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer3.clk div0

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: ClockDivider.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer3.clk div1

A ClockDivider is a library component that takes a ClockSignal on its input port (which could come from the output of a MasterClock, or from another ClockDivider), and generates a new ClockSignal on its output port, representing a clock frequency that is related to the input clock by the ratio of the multiply and divide parameters.

Type: clockDivider.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.svos dualtimer.svos dualtimer3.counter0

Internal component used by SP804 Timer module.

Type: CounterModule.

${\tt FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.svos_dualtimer.svos_dualtimer3.counter1}$

Internal component used by SP804 Timer module.

Type: CounterModule.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.switch_PSRAM_M7

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.switch_svos_dualtimer

Allow transactions to be routed arbitrarily.

Type: PVBusRouter.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.telnetterminal0

Telnet terminal interface.

Type: TelnetTerminal.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.telnetterminal1

Telnet terminal interface.
Type: TelnetTerminal.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.telnetterminal2

Telnet terminal interface.
Type: TelnetTerminal.

FVP MPS2 SSE 200 Cortex M55.fvp mps2.touchscreen interface

MPS2 Touch Screen.
Type: MPS2_TouchScreen.

FVP_MPS2_SSE_200_Cortex_M55.fvp_mps2.uart_overflows_or_gate

Or Gate.
Type: orgate.