

Arm® Cortex®-A510 Core


Revision: r1p2

Technical Reference Manual

Non-Confidential

Issue 21

Copyright © 2019-2022 Arm Limited (or its affiliates). $101604_0102_21_en$ All rights reserved.



Arm[®] Cortex[®]-A510 Core

Technical Reference Manual

Copyright © 2019–2022 Arm Limited (or its affiliates). All rights reserved.

Release Information

Document history

Issue	Date	Confidentiality	Change
0000-01	30 August 2019	Confidential	First alpha release for r0p0
0000-02	20 December 2019	Confidential	First beta release for r0p0
0000-08	17 July 2020	Confidential	First limited access release for r0p0
0001-10	23 October 2020	Confidential	First early access release for rOp1
0002-11	11 December 2020	Confidential	First early access release for rOp2
0100-15	14 May 2021	Confidential	First limited access release for r1p0
0101-19	10 September 2021	Confidential	First early access release for r1p1
0102-20	29 April 2022	Confidential	First release for r1p2
0102-21	28 June 2022	Non-Confidential	First Non-Confidential release for r1p2

Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE

DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2019-2022 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349)

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

Product Status

The information in this document is Final, that is for a developed product.

Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on https://support.developer.arm.com.

To provide feedback on the document, fill the following survey: https://developer.arm.com/documentation-feedback-survey.

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

This document includes language that can be offensive. We will replace this language in a future issue of this document.

To report offensive language in this document, email terms@arm.com.

Contents

1. Introduction	19
1.1 Product revision status	19
1.2 Intended audience	19
1.3 Conventions	19
1.4 Additional reading	21
2. The Cortex®-A510 core	23
2.1 Cortex®-A510 core features	24
2.2 Cortex®-A510 core configuration options	25
2.3 DSU-110 dependent features	27
2.4 Supported standards and specifications	27
2.5 Test features	31
2.6 Design tasks	31
2.7 Product revisions	32
3. Technical overview	33
3.1 Core Components	33
3.2 Interfaces	37
3.3 Programmers model	38
4. Clocks and resets	39
5. Power management	40
5.1 Voltage and power domains	40
5.2 Architectural clock gating modes	44
5.2.1 WFI and WFE	44
5.2.2 Low-power state behavior considerations	
5.3 Power control	46
5.3.1 Maximum Power Mitigation Mechanism	46
5.4 Core power modes	47
5.4.1 On mode	49
5.4.2 Off mode	49
5.4.3 Emulated off mode	50

5.4.4 Functional retention mode	50
5.4.5 Full retention mode	50
5.4.6 Debug recovery mode	51
5.4.7 Warm reset mode	52
5.5 Complex power modes	52
5.6 Cortex®-A510 core powerup and powerdown sequence	54
5.7 Debug over powerdown	56
6. Memory management	58
6.1 MMU components	58
6.2 TLB entry content	60
6.3 TLB match process	60
6.4 Translation table walks	61
6.5 Hardware management of the Access flag and dirty state	62
6.6 Responses	63
6.7 Memory behavior and supported memory types	64
6.8 Page-based hardware attributes	65
7. L1 instruction memory system	67
7.1 L1 instruction cache behavior	67
7.2 L1 instruction cache Speculative memory access	68
7.3 Program flow prediction	68
8. L1 data memory system	71
8.1 L1 data cache behavior	71
8.2 Write streaming mode	72
8.3 Memory system implementation	73
8.4 Internal exclusive monitor	75
8.5 Data prefetching	76
9. L2 memory system	78
9.1 Optional integrated L2 cache	79
9.2 Support for memory types	79
9.3 Transaction capabilities	80
10. Direct access to internal memory	
10.1 L1 cache encodings	
10.2 L2 cache encodings	83

10.3 L2 TLB encodings	84
11. RAS extension support	85
11.1 Cache protection behavior	86
11.2 Error containment	87
11.3 Fault detection and reporting	87
11.4 Error detection and reporting	88
11.5 Error injection	89
11.6 RAS registers 1	89
11.7 RAS registers 2	90
12. GIC CPU interface	91
12.1 Disable the GIC CPU interface	91
12.2 GIC register summary	92
13. Advanced SIMD and floating-point support	93
14. Scalable Vector Extensions support	94
15. System control	95
15.1 Generic system control register summary	95
16. Debug	97
16.1 Supported debug methods	98
16.2 Debug register interfaces	99
16.2.1 Core interfaces	99
16.2.2 Effects of resets on Debug registers	100
16.2.3 External access permissions to Debug registers	101
16.2.4 Breakpoints and watchpoints	101
16.3 Debug events	101
16.4 Debug memory map and debug signals	102
16.5 ROM table	102
16.6 CoreSight component identification	103
16.7 ROM table register summary	103
16.8 Debug register summary	
17. Performance Monitors Extension support	105
17.1 Performance monitors events	105

114120120120121121
120 120 120 121
120 120 121
120 121
121 123
123
124
124
125
126
128
128
129
129
131
131
131
132
133
133
134
134
135
136
137
138
138
141
142
145
148

B.1.5 AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1)	153
B.1.6 LORID_EL1, LORegionID (EL1)	156
B.1.7 IMP_CPUACTLR_EL1, CPU Auxiliary Control Register	158
B.1.8 IMP_CPUACTLR2_EL1, CPU Auxiliary Control Register 2	160
B.1.9 IMP_CPUACTLR3_EL1, CPU Auxiliary Control Register 3	161
B.1.10 IMP_CMPXACTLR_EL1, Complex Auxiliary Control Register	163
B.1.11 IMP_CPUECTLR_EL1, CPU Extended Control Register	165
B.1.12 IMP_CMPXECTLR_EL1, Complex Extended Control Register	170
B.1.13 IMP_CPUPWRCTLR_EL1, CPU Power Control Register	175
B.1.14 IMP_ATCR_EL1, CPU Auxiliary Translation Control Register	178
B.1.15 AIDR_EL1, Auxiliary ID Register	182
B.1.16 ACTLR_EL2, Auxiliary Control Register (EL2)	183
B.1.17 HACR_EL2, Hypervisor Auxiliary Control Register	186
B.1.18 AFSRO_EL2, Auxiliary Fault Status Register 0 (EL2)	187
B.1.19 AFSR1_EL2, Auxiliary Fault Status Register 1 (EL2)	190
B.1.20 AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2)	192
B.1.21 IMP_ATCR_EL2, CPU Auxiliary Translation Control Register	195
B.1.22 IMP_AVTCR_EL2, CPU Auxiliary Translation Control Register	197
B.1.23 ACTLR_EL3, Auxiliary Control Register (EL3)	199
B.1.24 AFSRO_EL3, Auxiliary Fault Status Register 0 (EL3)	202
B.1.25 AFSR1_EL3, Auxiliary Fault Status Register 1 (EL3)	204
B.1.26 AMAIR_EL3, Auxiliary Memory Attribute Indirection Register (EL3)	205
B.1.27 IMP_ATCR_EL3, CPU Auxiliary Translation Control Register	207
B.1.28 IMP_CPUMPMMCR_EL3, Global MPMM Configuration Register	209
B.2 AArch64 Special purpose registers summary	211
B.2.1 IMP_CPUPPMCR_EL3, Global PPM Configuration Register	211
B.3 AArch64 Debug registers summary	213
B.3.1 IMP_CDBGDR0_EL3, Cache Debug Data Register 0	215
B.4 AArch64 System instructions summary	228
B.4.1 SYS IMP_CDBGL1DCTR, L1 Data Cache Tag Read Operation	229
B.4.2 SYS IMP_CDBGL1ICTR, L1 Instruction Cache Tag Read Operation	230
B.4.3 SYS IMP_CDBGL2TRO, L2 TLB Read Operation 0	232
B.4.4 SYS IMP_CDBGL2CTR, L2 Cache Tag Read Operation	233
B.4.5 SYS IMP_CDBGL1DCDTR, L1 Data Cache Dirty Read Operation	235
B.4.6 SYS IMP_CDBGL1DCMR, L1 Data Cache MTE Tag Read Operation	236
B 4 7 SYS IMP CDRGL2TR1 L2 TLB Read Operation 1	238

B.4.8 SYS IMP_CDBGL2CMR, L2 Cache MTE Tag Read Operation	239
B.4.9 SYS IMP_CDBGL1DCDR, L1 Data Cache Data Read Operation	241
B.4.10 SYS IMP_CDBGL1ICDR, L1 Instruction Cache Data Read Operation	
B.4.11 SYS IMP_CDBGL2TR2, L2 TLB Read Operation 2	
B.4.12 SYS IMP_CDBGL2CDR, L2 Cache Data Read Operation	245
B.5 AArch64 Identification registers summary	
B.5.1 MIDR_EL1, Main ID Register	248
B.5.2 MPIDR_EL1, Multiprocessor Affinity Register	250
B.5.3 REVIDR_EL1, Revision ID Register	252
B.5.4 ID_PFRO_EL1, AArch32 Processor Feature Register O	253
B.5.5 ID_PFR1_EL1, AArch32 Processor Feature Register 1	256
B.5.6 ID_DFRO_EL1, AArch32 Debug Feature Register 0	258
B.5.7 ID_AFRO_EL1, AArch32 Auxiliary Feature Register 0	261
B.5.8 ID_MMFRO_EL1, AArch32 Memory Model Feature Register 0	262
B.5.9 ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1	265
B.5.10 ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2	267
B.5.11 ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3	270
B.5.12 ID_ISARO_EL1, AArch32 Instruction Set Attribute Register O	273
B.5.13 ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1	275
B.5.14 ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2	278
B.5.15 ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3	281
B.5.16 ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4	283
B.5.17 ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5	286
B.5.18 ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4	288
B.5.19 ID_ISAR6_EL1, AArch32 Instruction Set Attribute Register 6	291
B.5.20 MVFRO_EL1, AArch32 Media and VFP Feature Register 0	293
B.5.21 MVFR1_EL1, AArch32 Media and VFP Feature Register 1	296
B.5.22 MVFR2_EL1, AArch32 Media and VFP Feature Register 2	299
B.5.23 ID_PFR2_EL1, AArch32 Processor Feature Register 2	301
B.5.24 ID_AA64PFRO_EL1, AArch64 Processor Feature Register 0	303
B.5.25 ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1	306
B.5.26 ID_AA64ZFRO_EL1, SVE Feature ID register 0	307
B.5.27 ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0	310
B.5.28 ID_AA64DFR1_EL1, AArch64 Debug Feature Register 1	312
B.5.29 ID_AA64AFRO_EL1, AArch64 Auxiliary Feature Register O	313
B.5.30 ID_AA64AFR1_EL1, AArch64 Auxiliary Feature Register 1	315

B.5.31 ID_AA64ISARO_EL1, AArch64 Instruction Set Attribute Register 0	316
B.5.32 ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1	320
B.5.33 ID_AA64MMFRO_EL1, AArch64 Memory Model Feature Register 0	323
B.5.34 ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1	325
B.5.35 ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2	327
B.5.36 MPAMIDR_EL1, MPAM ID Register (EL1)	330
B.5.37 IMP_CPUCFR_EL1, CPU Configuration Register	332
B.5.38 CCSIDR_EL1, Current Cache Size ID Register	335
B.5.39 CLIDR_EL1, Cache Level ID Register	337
B.5.40 GMID_EL1, Multiple tag transfer ID register	341
B.5.41 CSSELR_EL1, Cache Size Selection Register	342
B.5.42 CTR_ELO, Cache Type Register	345
B.5.43 DCZID_ELO, Data Cache Zero ID register	347
B.6 AArch64 GIC system registers summary	349
B.6.1 ICC_APORO_EL1, Interrupt Controller Active Priorities Group 0 Registers	350
B.6.2 ICV_APORO_EL1, Interrupt Controller Virtual Active Priorities Group 0 Registers	354
B.6.3 ICC_AP1R0_EL1, Interrupt Controller Active Priorities Group 1 Registers	357
B.6.4 ICV_AP1R0_EL1, Interrupt Controller Virtual Active Priorities Group 1 Registers	361
B.6.5 ICC_CTLR_EL1, Interrupt Controller Control Register (EL1)	365
B.6.6 ICV_CTLR_EL1, Interrupt Controller Virtual Control Register	369
B.6.7 ICH_VTR_EL2, Interrupt Controller VGIC Type Register	372
B.6.8 ICC_CTLR_EL3, Interrupt Controller Control Register (EL3)	374
B.7 AArch64 Performance Monitors registers summary	379
B.7.1 PMMIR_EL1, Performance Monitors Machine Identification Register	380
B.7.2 PMCR_ELO, Performance Monitors Control Register	381
B.7.3 PMCEIDO_ELO, Performance Monitors Common Event Identification register 0	387
B.7.4 PMCEID1_ELO, Performance Monitors Common Event Identification register 1	394
B.8 AArch64 Generic Timer registers summary	402
B.9 AArch64 Other system control registers summary	403
B.9.1 TRBIDR_EL1, Trace Buffer ID Register	404
B.10 AArch64 Memory Partitioning and Monitoring registers summary	406
B.11 AArch64 Activity Monitors registers summary	406
B.11.1 AMCFGR_ELO, Activity Monitors Configuration Register	407
B.11.2 AMCGCR_ELO, Activity Monitors Counter Group Configuration Register	410
B.11.3 AMEVTYPER00_ELO, Activity Monitors Event Type Registers 0	412
B.11.4 AMEVTYPER01 ELO, Activity Monitors Event Type Registers 0	414

B.11.5 AMEVTYPER02_ELO, Activity Monitors Event Type Registers 0	416
B.11.6 AMEVTYPER03_ELO, Activity Monitors Event Type Registers 0	418
B.11.7 AMEVTYPER10_ELO, Activity Monitors Event Type Registers 1	420
B.11.8 AMEVTYPER11_ELO, Activity Monitors Event Type Registers 1	422
B.11.9 AMEVTYPER12_ELO, Activity Monitors Event Type Registers 1	425
B.12 AArch64 RAS registers summary	427
B.12.1 ERRIDR_EL1, Error Record ID Register	427
B.12.2 ERRSELR_EL1, Error Record Select Register	429
B.13 Memory-mapped RAS registers summary	431
B.13.1 ERR1CTLR, Error Record Control Register	432
B.13.2 ERR1FR, Error Record Feature Register	435
B.13.3 ERR1MISCO, Error Record Miscellaneous Register O	438
B.13.4 ERR1MISC1, Error Record Miscellaneous Register 1	441
B.13.5 ERR1MISC2, Error Record Miscellaneous Register 2	443
B.13.6 ERR1MISC3, Error Record Miscellaneous Register 3	446
B.13.7 ERR1PFGCTL, Pseudo-fault Generation Control Register	448
B.13.8 ERR1PFGF, Pseudo-fault Generation Feature Register	452
B.13.9 ERR1STATUS, Error Record Primary Status Register	454
B.13.10 ERR2CTLR, Error Record Control Register	463
B.13.11 ERR2FR, Error Record Feature Register	466
B.13.12 ERR2MISCO, Error Record Miscellaneous Register 0	469
B.13.13 ERR2MISC1, Error Record Miscellaneous Register 1	472
B.13.14 ERR2MISC2, Error Record Miscellaneous Register 2	474
B.13.15 ERR2MISC3, Error Record Miscellaneous Register 3	477
B.13.16 ERR2PFGCTL, Pseudo-fault Generation Control Register	479
B.13.17 ERR2PFGF, Pseudo-fault Generation Feature Register	483
B.13.18 ERR2STATUS, Error Record Primary Status Register	485
B.14 AArch64 Trace registers summary	494
B.14.1 TRCIDR8, ID Register 8	497
B.14.2 TRCIMSPECO, IMP DEF Register 0	499
B.14.3 TRCIDR9, ID Register 9	501
B.14.4 TRCIDR10, ID Register 10	503
B.14.5 TRCIDR11, ID Register 11	504
B.14.6 TRCIDR12, ID Register 12	506
B.14.7 TRCIDR13, ID Register 13	507
B.14.8 TRCAUXCTLR, Auxiliary Control Register	509

B.14.9 TRCIDRO, ID Register 0	511
B.14.10 TRCIDR1, ID Register 1	514
B.14.11 TRCIDR2, ID Register 2	516
B.14.12 TRCIDR3, ID Register 3	518
B.14.13 TRCIDR4, ID Register 4	521
B.14.14 TRCIDR5, ID Register 5	523
B.14.15 TRCIDR6, ID Register 6	525
B.14.16 TRCIDR7, ID Register 7	527
B.14.17 TRCDEVID, Device Configuration Register	528
B.14.18 TRCCLAIMSET, Claim Tag Set Register	530
B.14.19 TRCCLAIMCLR, Claim Tag Clear Register	533
B.14.20 TRCAUTHSTATUS, Authentication Status Register	536
B.14.21 TRCDEVARCH, Device Architecture Register	540
C. AArch32 registers	543
C.1 AArch32 Special purpose registers summary	543
C.2 AArch32 System instructions summary	543
C.3 AArch32 Performance Monitors registers summary	544
C.3.1 PMCR, Performance Monitors Control Register	545
C.3.2 PMCEIDO, Performance Monitors Common Event Identification register 0	550
C.3.3 PMCEID1, Performance Monitors Common Event Identification register 1	554
C.3.4 PMCEID2, Performance Monitors Common Event Identification register 2	559
C.3.5 PMCEID3, Performance Monitors Common Event Identification register 3	563
C.4 AArch32 Generic Timer registers summary	567
C.5 AArch32 Debug registers summary	568
C.6 AArch32 Generic System Control registers summary	568
C.7 AArch32 Activity Monitors registers summary	
C.7.1 AMCFGR, Activity Monitors Configuration Register	569
C.7.2 AMCGCR, Activity Monitors Counter Group Configuration Register	572
C.7.3 AMEVTYPER00, Activity Monitors Event Type Registers 0	573
C.7.4 AMEVTYPER01, Activity Monitors Event Type Registers 0	575
C.7.5 AMEVTYPER02, Activity Monitors Event Type Registers 0	577
C.7.6 AMEVTYPER03, Activity Monitors Event Type Registers 0	578
C.7.7 AMEVTYPER10, Activity Monitors Event Type Registers 1	580
C.7.8 AMEVTYPER11, Activity Monitors Event Type Registers 1	582
C.7.9 AMEVTYPER12. Activity Monitors Event Type Registers 1	584

D. External registers	586
D.1 External MPMM registers summary	586
D.1.1 CPUPPMCR, Global PPM Configuration Register	586
D.1.2 CPUMPMMCR, Global MPMM Configuration Register	588
D.2 External PMU registers summary	589
D.2.1 PMPCSSR, Snapshot Program Counter Sample Register	591
D.2.2 PMCIDSSR, Snapshot CONTEXTIDR_EL1 Sample Register	593
D.2.3 PMSSSR, PMU Snapshot Status Register	
D.2.4 PMOVSSR, PMU Overflow Status Snapshot Register	
D.2.5 PMCCNTSR, PMU Cycle Counter Snapshot Register	
D.2.6 PMEVCNTSRO, PMU Event Counter Snapshot Register	
D.2.7 PMEVCNTSR1, PMU Event Counter Snapshot Register	599
D.2.8 PMEVCNTSR2, PMU Event Counter Snapshot Register	600
D.2.9 PMEVCNTSR3, PMU Event Counter Snapshot Register	601
D.2.10 PMEVCNTSR4, PMU Event Counter Snapshot Register	602
D.2.11 PMEVCNTSR5, PMU Event Counter Snapshot Register	603
D.2.12 PMSSCR, PMU Snapshot Capture Register	604
D.2.13 PMSWINC_ELO, Performance Monitors Software Increment register	606
D.2.14 PMCFGR, Performance Monitors Configuration Register	607
D.2.15 PMCR_ELO, Performance Monitors Control Register	609
D.2.16 PMCEIDO, Performance Monitors Common Event Identification register 0	614
D.2.17 PMCEID1, Performance Monitors Common Event Identification register 1	618
D.2.18 PMCEID2, Performance Monitors Common Event Identification register 2	623
D.2.19 PMCEID3, Performance Monitors Common Event Identification register 3	627
D.2.20 PMMIR, Performance Monitors Machine Identification Register	631
D.2.21 PMDEVARCH, Performance Monitors Device Architecture register	633
D.2.22 PMDEVID, Performance Monitors Device ID register	634
D.2.23 PMDEVTYPE, Performance Monitors Device Type register	636
D.2.24 PMPIDR4, Performance Monitors Peripheral Identification Register 4	637
D.2.25 PMPIDRO, Performance Monitors Peripheral Identification Register O	638
D.2.26 PMPIDR1, Performance Monitors Peripheral Identification Register 1	640
D.2.27 PMPIDR2, Performance Monitors Peripheral Identification Register 2	641
D.2.28 PMPIDR3, Performance Monitors Peripheral Identification Register 3	643
D.2.29 PMCIDRO, Performance Monitors Component Identification Register O	644
D.2.30 PMCIDR1, Performance Monitors Component Identification Register 1	645
D.2.31 PMCIDR2. Performance Monitors Component Identification Register 2	647

D.2.32 PMCIDR3, Performance Monitors Component Identification Register 3	648
D.3 External Debug registers summary	650
D.3.1 EDRCR, External Debug Reserve Control Register	651
D.3.2 EDACR, External Debug Auxiliary Control Register	653
D.3.3 EDPRCR, External Debug Power/Reset Control Register	654
D.3.4 MIDR_EL1, Main ID Register	657
D.3.5 EDPFR, External Debug Processor Feature Register	658
D.3.6 EDDFR, External Debug Feature Register	661
D.3.7 EDDEVARCH, External Debug Device Architecture register	663
D.3.8 EDDEVID2, External Debug Device ID register 2	665
D.3.9 EDDEVID1, External Debug Device ID register 1	666
D.3.10 EDDEVID, External Debug Device ID register 0	667
D.3.11 EDDEVTYPE, External Debug Device Type register	669
D.3.12 EDPIDR4, External Debug Peripheral Identification Register 4	670
D.3.13 EDPIDRO, External Debug Peripheral Identification Register O	671
D.3.14 EDPIDR1, External Debug Peripheral Identification Register 1	673
D.3.15 EDPIDR2, External Debug Peripheral Identification Register 2	674
D.3.16 EDPIDR3, External Debug Peripheral Identification Register 3	675
D.3.17 EDCIDRO, External Debug Component Identification Register 0	677
D.3.18 EDCIDR1, External Debug Component Identification Register 1	678
D.3.19 EDCIDR2, External Debug Component Identification Register 2	680
D.3.20 EDCIDR3, External Debug Component Identification Register 3	681
D.4 External AMU registers summary	682
D.4.1 AMEVTYPER00, Activity Monitors Event Type Registers 0	684
D.4.2 AMEVTYPER01, Activity Monitors Event Type Registers 0	685
D.4.3 AMEVTYPER02, Activity Monitors Event Type Registers 0	687
D.4.4 AMEVTYPER03, Activity Monitors Event Type Registers 0	689
D.4.5 AMEVTYPER10, Activity Monitors Event Type Registers 1	690
D.4.6 AMEVTYPER11, Activity Monitors Event Type Registers 1	692
D.4.7 AMEVTYPER12, Activity Monitors Event Type Registers 1	694
D.4.8 AMCGCR, Activity Monitors Counter Group Configuration Register	695
D.4.9 AMCFGR, Activity Monitors Configuration Register	697
D.4.10 AMIIDR, Activity Monitors Implementation Identification Register	698
D.4.11 AMDEVARCH, Activity Monitors Device Architecture Register	700
D.4.12 AMDEVTYPE, Activity Monitors Device Type Register	701
D.4.13 AMPIDR4, Activity Monitors Peripheral Identification Register 4	702

D.4.14 AMPIDRO, Activity Monitors Peripheral Identification Register O	704
D.4.15 AMPIDR1, Activity Monitors Peripheral Identification Register 1	705
D.4.16 AMPIDR2, Activity Monitors Peripheral Identification Register 2	706
D.4.17 AMPIDR3, Activity Monitors Peripheral Identification Register 3	708
D.4.18 AMCIDRO, Activity Monitors Component Identification Register O	709
D.4.19 AMCIDR1, Activity Monitors Component Identification Register 1	710
D.4.20 AMCIDR2, Activity Monitors Component Identification Register 2	711
D.4.21 AMCIDR3, Activity Monitors Component Identification Register 3	713
D.5 External ETE registers summary	714
D.5.1 TRCAUXCTLR, Auxiliary Control Register	717
D.5.2 TRCIDR8, ID Register 8	718
D.5.3 TRCIDR9, ID Register 9	719
D.5.4 TRCIDR10, ID Register 10	720
D.5.5 TRCIDR11, ID Register 11	721
D.5.6 TRCIDR12, ID Register 12	722
D.5.7 TRCIDR13, ID Register 13	724
D.5.8 TRCIMSPECO, IMP DEF Register 0	725
D.5.9 TRCIDRO, ID Register 0	726
D.5.10 TRCIDR1, ID Register 1	728
D.5.11 TRCIDR2, ID Register 2	730
D.5.12 TRCIDR3, ID Register 3	731
D.5.13 TRCIDR4, ID Register 4	734
D.5.14 TRCIDR5, ID Register 5	735
D.5.15 TRCIDR6, ID Register 6	737
D.5.16 TRCIDR7, ID Register 7	738
D.5.17 TRCITCTRL, Integration Mode Control Register	739
D.5.18 TRCCLAIMSET, Claim Tag Set Register	741
D.5.19 TRCCLAIMCLR, Claim Tag Clear Register	743
D.5.20 TRCDEVARCH, Device Architecture Register	745
D.5.21 TRCDEVID2, Device Configuration Register 2	747
D.5.22 TRCDEVID1, Device Configuration Register 1	748
D.5.23 TRCDEVID, Device Configuration Register	749
D.5.24 TRCDEVTYPE, Device Type Register	750
D.5.25 TRCPIDR4, Peripheral Identification Register 4	752
D.5.26 TRCPIDR5, Peripheral Identification Register 5	753
D.5.27 TRCPIDR6, Peripheral Identification Register 6	755

D.5.28 TRCPIDR7, Peripheral Identification Register 7	756
D.5.29 TRCPIDRO, Peripheral Identification Register O	757
D.5.30 TRCPIDR1, Peripheral Identification Register 1	758
D.5.31 TRCPIDR2, Peripheral Identification Register 2	760
D.5.32 TRCPIDR3, Peripheral Identification Register 3	761
D.5.33 TRCCIDRO, Component Identification Register 0	763
D.5.34 TRCCIDR1, Component Identification Register 1	764
D.5.35 TRCCIDR2, Component Identification Register 2	766
D.5.36 TRCCIDR3, Component Identification Register 3	767
D.6 External ROM table registers summary	769
D.6.1 ROMENTRYO, Class 0x9 ROM Table Entries	770
D.6.2 ROMENTRY1, Class 0x9 ROM Table Entries	772
D.6.3 ROMENTRY2, Class 0x9 ROM Table Entries	774
D.6.4 ROMENTRY3, Class 0x9 ROM Table Entries	776
D.6.5 ROMENTRY4, Class 0x9 ROM Table Entries	778
D.6.6 ROMENTRY5, Class 0x9 ROM Table Entries	780
D.6.7 ROMENTRY6, Class 0x9 ROM Table Entries	783
D.6.8 ROMENTRY7, Class 0x9 ROM Table Entries	785
D.6.9 DEVARCH, Device Architecture Register	786
D.6.10 DEVID2, Device Configuration Register 2	788
D.6.11 DEVID1, Device Configuration Register 1	
D.6.12 DEVID, Device Configuration Register	790
D.6.13 DEVTYPE, Device Type Register	792
D.6.14 PIDR4, Peripheral Identification Register 4	793
D.6.15 PIDR5, Peripheral Identification Register 5	794
D.6.16 PIDR6, Peripheral Identification Register 6	795
D.6.17 PIDR7, Peripheral Identification Register 7	796
D.6.18 PIDRO, Peripheral Identification Register O	797
D.6.19 PIDR1, Peripheral Identification Register 1	798
D.6.20 PIDR2, Peripheral Identification Register 2	800
D.6.21 PIDR3, Peripheral Identification Register 3	801
D.6.22 CIDRO, Component Identification Register 0	802
D.6.23 CIDR1, Component Identification Register 1	803
D.6.24 CIDR2, Component Identification Register 2	805
D.6.25 CIDR3, Component Identification Register 3	806

E. Document revisions	808
F.1 Revisions	808

1. Introduction

1.1 Product revision status

The $r_x p_y$ identifier indicates the revision status of the product described in this manual, for example, $r_1 p_2$, where:

rx Identifies the major revision of the product, for example, r1.

py Identifies the minor revision or modification status of the product, for

example, p2.

1.2 Intended audience

This manual is for system designers, system integrators, and programmers who are designing or programming a *System on Chip* (SoC) that uses an Arm core.

1.3 Conventions

The following subsections describe conventions used in Arm documents.

Glossary

The Arm® Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information: developer.arm.com/glossary.

Typographic conventions

Convention	Use	
italic	Citations.	
bold	Interface elements, such as menu names.	
	Signal names.	
	Terms in descriptive lists, where appropriate.	
monospace	Text that you can enter at the keyboard, such as commands, file and program names, and source code.	
monospace bold	Language keywords when used outside example code.	

Convention	Use Control of the Co		
monospace <u>underline</u>	A permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.		
<and></and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:		
MRC p15, 0, <rd>, <crn>, <crm>, <opcode_2></opcode_2></crm></crn></rd>			
SMALL CAPITALS	Terms that have specific technical meanings as defined in the Arm® Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.		



Recommendations. Not following these recommendations might lead to system failure or damage.



Requirements for the system. Not following these requirements might result in system failure or damage.



Requirements for the system. Not following these requirements will result in system failure or damage.



An important piece of information that needs your attention.



A useful tip that might make it easier, better or faster to perform a task.




A reminder of something important that relates to the information you are reading.

Timing diagrams

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.

Figure 1-1: Key to timing diagram conventions



Signals

The signal conventions are:

Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

Lowercase n

At the start or end of a signal name, n denotes an active-LOW signal.

1.4 Additional reading

This document contains information that is specific to this product. See the following documents for other relevant information:

Table 1-2: Arm publications

Document Name	Document ID	Licensee only
Cortex®-A510 Release Note	-	Yes
Arm® Cortex®-A510 Core Configuration and Integration Manual	101605	Yes

Document Name	Document ID	Licensee only
Arm® Cortex®-A510 Core Cryptographic Extension Technical Reference Manual	101606	No
Arm® DynamlQ™ Shared Unit-110 Technical Reference Manual	101381	Yes
Arm® DynamlQ™ Shared Unit-110 Configuration and Integration Manual	101382	Yes
Arm® Architecture Reference Manual Armv8, for A-profile architecture	DDI 0487	No
Arm® Architecture Reference Manual Supplement, The Scalable Vector Extension (SVE) for Armv8-A	DDI 0584	No
Arm [®] Reliability, Availability, and Serviceability (RAS) Specification Armv8, for the Armv8-A architecture profile	DDI 0587	No
Arm® Architecture Reference Manual Supplement, Memory System Resource Partitioning and Monitoring (MPAM) for Armv8- A	DDI 0598	No
Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile	DDI 0608	No
Arm® CoreSight™ Architecture Specification v3.0	IHI 0029	No
AMBA® 5 CHI Architecture Specification	IHI 0050	No
Arm® Embedded Trace Macrocell Architecture Specification	IHI 0064	No
Arm® Generic Interrupt Controller Architecture Specification, GIC architecture version 3 and version 4	IHI 0069	No



Arm tests its PDFs only in Adobe Acrobat and Acrobat Reader. Arm cannot guarantee the quality of its documents when used with any other PDF reader.

Adobe PDF reader products can be downloaded at http://www.adobe.com

2. The Cortex®-A510 core


The Cortex®-A510 core is a high-efficiency, low-power product that implements the Arm®v9.0-A architecture. The Arm®v9.0-A architecture extends the architecture defined in the Arm®v8-A architectures up to Arm®v8.5-A.

The Cortex®-A510 core is implemented inside a DSU-110 DynamlQ[™] cluster and is always connected to the *DynamlQ[™] Shared Unit-110* (DSU-110). The DSU-110 behaves as a full interconnect with L3 cache and snoop control. This connection configuration is also used in systems with different types of cores where the Cortex®-A510 is the high efficiency core.

Cortex®-A510 cores are implemented inside a block called a complex, which contains up to two cores. Within a dual-core complex, the *Vector Processing Unit* (VPU), the L2 *Translation Lookaside Buffer* (TLB), and the L2 cache logic are shared between cores.

The following figure shows an example of a dual-core configuration:

Figure 2-1: Example configuration with a Cortex®-A510 dual-core complex



You can also configure a complex that contains a single Cortex®-A510 core with dedicated logic. You can configure your systems so that all cores are configured in single-core complexes. This type of configuration improves performance but at the cost of area efficiency.

The following figure shows an example of a cluster with single-core complexes:

DynamIQ cluster Cortex®-A510 complex 0 Cortex®-A510 core 0 Dedicated logic L2 TLB ←External memory interface → VPU L2 Interrupt interface cache DynamIQ cluster Power management and clock control shared Cortex®-A510 complex 1 logic -Design for Test (DFT)—— Cortex®-A510 core 1 CoreSight infrastructure Dedicated logic -Utility bus— L2 TLB VPU L2 cache

Figure 2-2: Example configuration with two Cortex®-A510 single-core complexes



This manual applies to the Cortex®-A510 core only. Read this manual together with the $Arm^{\mathbb{R}}$ DynamlQ $^{\mathbb{M}}$ Shared Unit-110 Technical Reference Manual for detailed information about the DSU-110.

2.1 Cortex®-A510 core features

The Cortex®-A510 core might be used in standalone DynamlQ[™] configurations where a homogenous DSU-110 DynamlQ[™] cluster includes one to 12 Cortex®-A510 cores. The Cortex®-A510 core might also be used as a high efficiency core or a high-performance core in a heterogenous DSU-110 DynamlQ[™] cluster.

However, regardless of the cluster configuration, the Cortex®-A510 core always has the same features.

Core features

- Implementation of the Arm®v9.0-A A64 instruction set
- Optional support for AArch32 Execution state at ELO
- AArch64 Execution state at all Exception levels, ELO to EL3
- 40-bit Physical Address (PA) and 48-bit Virtual Address (VA)

- Separate L1 data and instruction side memory systems with a Memory Management Unit (MMU)
- In-order pipeline with direct and indirect branch prediction
- Generic Interrupt Controller (GIC) CPU interface to connect to an external interrupt Distributor
- Generic Timer interface that supports a 64-bit count input from an external system counter
- Implementation of the Reliability, Availability, and Serviceability (RAS) Extension
- Scalable Vector Extension (SVE) and SVE2 SIMD instruction set, offering Advanced SIMD and floating-point architecture support
- Support for the optional Cryptographic Extension, which is licensed separately
- Activity Monitoring Unit (AMU)

Cache features

- Separate L1 data and instruction caches
- Optional unified L2 cache
- L1 and L2 cache protection with Error Correcting Code (ECC) or parity
- Support for Memory system resource Partitioning And Monitoring (MPAM)

Debug features

- Arm®v9.0-A debug logic
- Performance Monitoring Unit (PMU)
- Embedded Trace Extension (ETE)
- TRace Buffer Extension (TRBE)
- Optional Embedded Logic Analyzer (ELA)

Related information

3. Technical overview on page 33

2.2 Cortex®-A510 core configuration options

You can choose the options that fit your implementation needs at build-time configuration. In general, these options apply to all cores in a complex and to all complexes in the DSU-110 DynamlQ $^{\text{TM}}$ cluster.

You can configure your Cortex®-A510 core implementation using the following options:

AArch32 Execution state

You can specify whether AArch32 Execution state at ELO is supported.

Dual or single core

You can group cores into dual-core complexes, or instantiate them as single-core complexes. Dual-core complexes share the L2 cache, the L2 *Translation Lookaside Buffer* (TLB), and the

Vector Processing Unit (VPU), while single-core complexes have a dedicated L2 cache, L2 TLB, and VPU.

Cryptographic Extension

Configure your implementation with or without the Cryptographic Extension. The selected option applies to all cores in the DynamlQ[™] cluster, including non-Cortex[®]-A510 cores. The Cryptographic Extension is an optional separately licensable product.

Vector datapath size

The size of the vector datapaths can be 2×64 -bit or 2×128 -bit. The selected option applies to all Cortex®-A510 cores in a complex, but can be set separately for each complex in the DynamIQ $^{\text{TM}}$ cluster.

ECC or parity core cache protection

Configure whether your core implementation includes cache protection. The selected option applies to all cores in the Dynaml $Q^{\text{\tiny{M}}}$ cluster, including non-Cortex $^{\text{\tiny{B}}}$ -A510 cores.

CoreSight[™] Embedded Logic Analyzer

Optionally, you can include support for integrating CoreSight[™] ELA-600, as a separately licensable product.

L1 instruction cache size

The L1 instruction cache can be 32KB or 64KB. The selected option applies to all $Cortex^{\mathbb{R}}$ -A510 cores in the DynamlQ $^{\mathbb{M}}$ cluster.

L1 data cache size

The L1 data cache can be 32KB or 64KB. The selected option applies to all Cortex $^{\mathbb{R}}$ -A510 cores in the DynamlQ $^{\mathbb{M}}$ cluster.

L2 cache

Configure whether the L2 cache is present. This option can be set separately for each complex in the DynamlQ $^{\text{TM}}$ cluster.

L2 cache size

The L2 cache size for the complex can be 128KB, 192KB, 256KB, 384KB, or 512KB. This option can be set separately for each complex in the DynamIQ[™] cluster.

L2 slices

The number of L2 cache slices can be one or two. This option can be set separately for each complex in the DynamlQ $^{\text{M}}$ cluster.

L2 cache data RAM partitions

The number of partitions in the L2 cache data RAMs can be one or two. This option can be set separately for each complex in the DynamlQ $^{\text{\tiny M}}$ cluster.

Evict/Allocate feature

Configure whether the Evict/Allocate (EVA) feature is used on the L2 cache data RAMs.

See RTL configuration process in the Arm® Cortex®-A510 Core Configuration and Integration Manual for detailed configuration options and guidelines.

2.3 DSU-110 dependent features

Support for some *DynamlQ*™ *Shared Unit-110* (DSU-110) features and behaviors depends on whether your licensed core supports a particular feature.

The following table describes which DSU-110 dependent features are supported in your Cortex®-A510 core.

Table 2-1: Cortex®-A510 core features that have a dependency on the DSU-110

Feature	Supported in the Cortex®-A510 core	Dependency on the DSU-110
Direct connect	No	Direct connect support at the DSU-110 DynamlQ™ cluster level only applies when your licensed core also supports Direct connect.
		Direct connect is intended for large systems where there are many cores.
Core included in a complex	Yes	Affects the DynamlQ™ cluster configuration and external signals.
Cryptographic Extension	Yes, as an option	Affects the external signals of the DSU-110.
Maximum Power Mitigation Mechanism (MPMM)	Yes	
Performance Defined Power (PDP) feature	No	
DISPBLKy signal supported	No	
Statistical Profiling Extension (SPE) architecture	No	



The Cryptographic Extension is supplied under a separate license.

2.4 Supported standards and specifications

The Cortex®-A510 core implements the Arm®v9.0-A architecture. The Arm®v9.0-A architecture extends the architecture defined in the Arm®v8-A architectures up to Arm®v8.5-A. The core also implements specific Arm architecture extensions and implements interconnect, interrupt, timer, debug, and trace architectures.

The Cortex®-A510 core supports AArch64 at all Exception levels, EL0 to EL3, and supports all mandatory features of each architecture version. It also provides optional support for AArch32 at FL0.

The following tables show, for each Armv8-A architecture version, the optional features that the Cortex®-A510 core supports.

Table 2-2: Armv8.0-A optional feature support in the Cortex®-A510 core

Feature	Status	Notes
Cryptographic Extension	Supported, using a configurable option	See the Arm® Cortex®-A510 Core Cryptographic Extension Technical Reference Manual for more technical reference and register information. This extension is licensed separately and access to the documentation is restricted by contract with Arm.
Advanced SIMD and floating- point support	Supported	See 13. Advanced SIMD and floating-point support on page 93 for more technical reference and register information.
Performance Monitors Extension	Supported	See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for more information.
CP15SDISABLE2 input	Not supported	-

Table 2-3: Arm®v8.1-A optional feature support in the Cortex®-A510 core

Feature	Status	Notes
FEAT_HAFDBS, Hardware management of the Access flag and dirty state		See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for information on these features.
FEAT_VMID16, 16-bit VMID	Supported	
Enhanced PAN	Supported	Enhancement for <i>Privileged Access Never</i> (PAN) with Execute-only.

Table 2-4: Arm®v8.2-A optional feature support in the Cortex®-A510 core

Feature	Status	Notes
FEAT_HPDS2, Translation Table Page-Based Hardware Attributes	Supported	See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for information on these features.
FEAT_PCSRv8p2, PC Sample- based profiling	Supported	
Armv8.2-SHA, SHA2-512 and SHA3 functionality	Supported as part of Armv8-A Cryptographic Extension	
Armv8.2-SM, SM3 and SM4 functionality	Supported as part of Armv8-A Cryptographic Extension	See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for information on these features.
FEAT_BF16, 16-bit floating- point instructions	Supported	
FEAT_I8MM, Int8 Matrix Multiply instructions	Supported	
Scalable Vector Extension (SVE)	Supported	See 14. Scalable Vector Extensions support on page 94 and the Arm® Architecture Reference Manual Armv8, for A-profile architecture for information on this extension.
FEAT_LPA, Large Physical Address (PA) and Intermediate PA (IPA) support	Not supported	-
FEAT_LVA, Large Virtual Address (VA) support	Not supported	-

Feature	Status	Notes
FEAT_LSMAOC, Load/Store Multiple Atomicity and Ordering Controls	Not supported	-
FEAT_AA32HPD, AArch32 Hierarchical Permission Disables	Not supported	-
Statistical Profiling Extension (SPE)	Not supported	-

Table 2-5: Arm®v8.3-A optional feature support in the Cortex®-A510 core

Feature	Status	Notes
FEAT_NV, Nested Virtualization	Not supported	-
FEAT_CCIDX, Cache extended number of sets	Supported	See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for information on these features.
FEAT_Pauth2, Pointer Authentication enhancements	Supported	
FEAT_FPAC, Faulting Pointer Authentication Code (FPAC)	Supported	

Table 2-6: Arm®v8.4-A optional feature support in the Cortex®-A510 core

Feature	Status	Notes
FEAT_AMUv1, Activity Monitors Extension		See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for information on this feature.
Memory system resource Partitioning And Monitoring (MPAM) Extension		See the Arm® Architecture Reference Manual Supplement, Memory System Resource Partitioning and Monitoring (MPAM), for Armv8-A for information on this extension.
FEAT_NV2, enhanced support for Nested Virtualization	Not supported	-

Table 2-7: Arm®v8.5-A optional feature support in the Cortex®-A510 core

•	• • •	
Feature	Status	Notes
FEAT_MTE, Memory Tagging Extension (MTE)	Supported	The Cortex®-A510 core always implements MTE.
		See CHI master interface in the Arm® DynamlQ™ Shared Unit-110 Technical Reference Manual for information on CHI.E commands inferred by MTE.
FEAT_RNG, Random Number Generator instructions	Not supported	-
FEAT_ExS, Context Synchronization and Exception Handling	Not supported	-
FEAT_MTE2 and FEAT_MTE3, MTE Asymmetric Fault Handling	Supported	MTE enhancement

The following table shows the Arm®v9.0-A features that the Cortex®-A510 core supports.

Table 2-8: Arm®v9.0-A feature support in the Cortex®-A510 core

Feature	Status	Notes
FEAT_SVE2, Scalable Vector Extension 2	Supported	See 14. Scalable Vector Extensions support on page 94.
FEAT_ETE, Embedded Trace Extension	Supported	See 18. Embedded Trace Extension support on page 123.
FEAT_TRBE, TRace Buffer Extension	Supported	See 19. Trace Buffer Extension support on page 131.
FEAT_SVE_SM4, SVE2 SM4 instructions	Supported, using a configurable option	See the Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile
FEAT_SVE_SHA3, SVE2 SHA-3 instructions		
FEAT_SVE_BitPerm, SVE2 bit permute instructions		
FEAT_SVE_AES, SVE2 AES instructions		
Transactional Memory Extension (TME)	Not supported	-

The following table shows the other standards and specifications that the $Cortex^{\text{@-}}A510$ core supports.

Table 2-9: Other standards and specifications support in the Cortex®-A510 core

Standard or specification	Version	Notes	
FEAT_GICv4p1, Generic Interrupt Controller	GICv4.1	See the Arm® Generic Interrupt Controller Architecture Specification, GIC architecture version 3 and version 4 for more information.	
FEAT_Debugv8p4, Debug	-	Arm®v9.0-A architecture implemented with ARMv8.3-DoPD, Debug over powerdown and ARMv8.4-Debug, Debug relaxations and extensions support. See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for information on this architecture.	
CoreSight	v3.0	See the Arm® CoreSight™ Architecture Specification v3.0 for more information.	
FEAT_RAS, Reliability, Availability, and Serviceability	-	All extensions up to Arm®v9.0-A with <i>Error Correcting Code</i> (ECC) configured. See 11. RAS extension support on page 85 for more information on the implementation of this extension in the core.	
FEAT_ECBHB, Exploitative Control using Branch History Buffer information between exception levels	-	The branch history information created in a context before an exception to a higher exception level, using AArch64, cannot be used by code before that exception. This prevents exploitative control of the execution of any indirect branches in code in a different context after the exception.	

Related information

3.1 Core Components on page 33

2.5 Test features

The Cortex®-A510 core provides test signals that enable the use of both Automatic Test Pattern Generation (ATPG) and Memory Built-In Self Test (MBIST) to test the core logic and memory arrays.

The Cortex®-A510 core includes an ATPG test interface that provides signals to control the *Design* for Test (DFT) features of the core. To prevent problems with DFT implementation, you must carefully consider how you use these signals.

Arm also provides MBIST interfaces that enable you to test the RAMs at operational frequency. You can add your own MBIST controllers to automatically generate test patterns and perform result comparisons. Optionally, you can use your EDA tool to test the physical RAMs directly instead of using the supplied Arm interfaces.

See Design for Test integration guidelines in the $Arm^{\$}$ Cortex $^{\$}$ -A510 Core Configuration and Integration Manual for the list of test signals and information on their usage. See also Design for Test integration guidelines in the $Arm^{\$}$ DynamlQ $^{\texttt{M}}$ Shared Unit-110 Configuration and Integration Manual for the list of external scan control signals.



The Arm[®] Cortex[®]-A510 Core Configuration and Integration Manual and Arm[®] DynamlQ^{$^{\text{TM}}$} Shared Unit-110 Configuration and Integration Manual are confidential documents that are available with the appropriate product licenses.

2.6 Design tasks

The Cortex®-A510 core is delivered as a synthesizable RTL description in SystemVerilog. Before you can use the Cortex®-A510 core, you must implement, integrate, and program it.

A different party can perform each of the following tasks:

Implementation

The implementer configures the RTL, adds vendor cells/RAMs, and takes the design through the synthesis and place and route (P&R) steps to produce a hard macrocell.

The implementer chooses the options that affect how the RTL source files are rendered. These options can affect the area, maximum frequency, power, and features of the resulting macrocell.

Other components such as DFT structures and, if necessary, power switches can be added to the implementation flow.

Integration

The integrator connects the macrocell into a SoC. This task includes connecting it to a memory system and peripherals.

The integrator configures some features of the core by tying inputs to specific values. These configuration settings affect the start-up behavior before any software configuration is made and can also limit the options available to the software.

Software programming

The system programmer develops the software to configure and initialize the core and tests the application software.

The programmer configures the core by programming values into registers. The programmed values affect the behavior of the core.

The operation of the final device depends on the build configuration, the configuration inputs, and the software configuration.

See RTL configuration process in the Arm® Cortex®-A510 Core Configuration and Integration Manual and in the Arm® DynamlQ $^{\text{M}}$ Shared Unit-110 Configuration and Integration Manual for implementation options. See also Functional integration in the Arm® DynamlQ $^{\text{M}}$ Shared Unit-110 Configuration and Integration Manual for signal descriptions.

2.7 Product revisions

The following table indicates the main differences in functionality between product revisions.

Table 2-10: Product revisions

Revision	Notes						
r0p0	First release for rOpO						
rOp1	Further development and optimization of the product, including addition of the TRace Buffer Extension (TRBE)						
r0p2	Maintenance release						
r1p0	First release for r1p0 includes the following features:						
	Optional support for AArch32 Execution state						
	Memory Tagging Extension (MTE) asymmetric fault handling						
	Enhancement for Privileged Access Never (PAN) with Execute-only						
r1p1	First release for r1p1 includes:						
	Support for asymmetric VPU datapath width across complexes at cluster level						
	Power Performance and Area (PPA) improvements and bug fixes						
r1p2	First release for r1p2 includes:						
	Support for FEAT_ECBHB, Exploitative Control using Branch History Buffer information between exception levels						
r1p2	First Non-Confidential release for r1p2 includes:						
	Change in confidentiality from confidential to non-confidential						
	Update product name						

Changes in functionality that have an impact on the documentation also appear in E.1 Revisions on page 808.

3. Technical overview

The components in the Cortex®-A510 core are designed to make it a high efficiency core.

The components include:

- Trace unit
- Instruction Fetch Unit (IFU)
- Data Processing Unit (DPU)
- L1 instruction and L1 data memory systems
- Memory Management Unit (MMU)
- TRace Buffer Extension (TRBE)
- Vector Processing Unit (VPU)
- Generic Interrupt Controller (GIC) CPU interface
- L2 Translation Lookaside Buffer (TLB)
- L2 memory system with optional L2 cache
- Optional Cryptographic Extension
- Optional Embedded Logic Analyzer (ELA)

The Cortex®-A510 core interfaces with the *DynamlQ*[™] *Shared Unit-110* (DSU-110) through the CPU bridge.

The programmers model and the architecture features that are implemented in the Cortex®-A510 core comply with the standards in 2.4 Supported standards and specifications on page 27.

3.1 Core Components

The Cortex®-A510 core includes components that are designed to make it a high-efficiency, low-power, and area-efficient product.

Cortex®-A510 cores are always implemented inside a complex. A Cortex®-A510 complex includes a CPU bridge that connects the complex to the $DynamIQ^{\text{TM}}$ Shared Unit-110 (DSU-110). The DSU-110 connects the complex to an external memory system and to the rest of the System on Chip (SoC).

The following figure shows the components within a Cortex®-A510 complex:

Complex Vector Processing Core Core Unit (VPU) Instruction Fetch Instruction Fetch **Data Processing Unit** Data Processing Unit Unit (IFU) Unit (IFU) (DPU) (DPU) Cryptographic L1 instruction L1 instruction Extension L1 data memory system L1 data memory system memory system memory system Memory Memory Trace unit Trace unit Management Management Embedded Logic Unit (MMU) Unit (MMU) Analyzer (ELA) TRace Buffer TRace Buffer Extension (TRBE) Extension (TRBE) Data Cache Unit Data Cache Unit L2 Translation (DCU) (DCU) Lookaside Buffer GIC CPU interface GIC CPU interface (TLB) L2 memory system L2 cache CPU bridge

Figure 3-1: Cortex®-A510 core components

Instruction Fetch Unit

The IFU fetches instructions from the instruction cache or from external memory and uses a dynamic branch predictor to predict the outcome of branches in the instruction stream. It passes the instructions to the DPU for processing.

The L1 instruction memory system fetches instructions from the instruction cache and delivers the instruction stream to the instruction decode unit.

The L1 instruction memory system includes:

- A fully associative L1 instruction TLB
- A 32KB or 64KB 4-way set associative L1 instruction cache with 64-byte cache lines

Data Processing Unit

The DPU decodes and executes instructions. It executes instructions that require data transfer to or from the memory system by interfacing to the DCU. The DPU includes the *Performance Monitoring Unit* (PMU) and the *Activity Monitoring Unit* (AMU).

Performance Monitoring Unit

The PMU provides six performance monitors that can be configured to gather statistics on the operation of each core and the memory system. The information can be used for debug and code profiling.

Optional

Activity Monitoring Unit

The Cortex®-A510 core includes an AMU, which, like the PMU, counts certain events that are related to the behavior of the core. The AMU implements seven event counters. Activity monitoring is intended for system management use whereas performance monitoring is aimed at user and debug applications.

The AMU registers are accessible using the System registers or the DSU-110 DynamlQ[™] cluster utility bus.

L1 data memory system

The L1 data memory system executes load and store instructions and services memory coherency requests.

The L1 data memory system includes:

- An MMU
- A fully associative L1 data TLB
- A 32KB or 64KB, 4-way set associative cache with 64-byte cache lines
- A DCU that handles load/store and System register access operations
- A Bus Interface Unit (BIU) that handles the linefills to the L1 data cache
- A STore Buffer (STB) that handles store instructions, cache and TLB maintenance operations, and barriers

The MMU provides fine-grained memory system control through a set of virtual-to-physical address mappings and memory attributes that are held in translation tables. The TLB stores these mappings when translating an address.

Embedded Trace Extension (ETE) and Trace Buffer Extension

The Cortex®-A510 core supports a range of debug, test, and trace options including a trace unit and TRBE.

The Cortex®-A510 core also includes a ROM table that contains a list of system components. Debuggers can use the ROM table to determine which CoreSight components are implemented.

All the debug and trace components of the Cortex®-A510 core are described in this manual. The Arm® Cortex®-A510 Core Configuration and Integration Manual provides information about the ELA.

GIC CPU interface

The Generic Interrupt Controller (GIC) CPU interface, when integrated with an external distributor component, is a resource for supporting and managing interrupts in a cluster system.

Vector Processing Unit

The Cortex®-A510 core includes a VPU that is shared between the cores of a dual-core complex. Single-core complexes have a dedicated VPU.

When enabled, the VPU supports Advanced SIMD and floating-point operation. Advanced SIMD is a media and signal processing architecture that adds instructions primarily for audio, video, 3D graphics, and image and speech processing. The floating-point architecture supports single-precision and double-precision floating-point operations. The VPU also supports the *Scalable Vector Extension* (SVE) and SVE2 SIMD instruction sets. SVE and SVE2 complement the Advanced SIMD and floating-point functionality.



The Advanced SIMD architecture, along with its associated implementations and supporting software, are also referred to as Arm[®] Neon[™] technology.

Cryptographic Extension

The Cryptographic Extension is optional in the Cortex®-A510 cores. The Cryptographic Extension adds new instructions to the Advanced SIMD and the SVE instruction sets that accelerate:

- Advanced Encryption Standard (AES) encryption and decryption
- The Secure Hash Algorithm (SHA) functions SHA-1, SHA-224, SHA-256, SHA-384, SHA-512, and SHA-3
- SM3 hash function and SM4 encryption and decryption
- Finite field arithmetic that is used in algorithms such as Galois/Counter Mode and Elliptic Curve Cryptography



The optional Cryptographic Extension is not included in the base product. Arm supplies the Cryptographic Extension under a separate license to the Cortex®-A510 core license.

L2 TLB

The L2 TLB is shared between the cores of a dual-core complex, while single-core complexes have a dedicated L2 TLB. The L2 TLB accepts requests from the L1 TLBs and provides *Virtual Address* (VA) to *Physical Address* (PA) translations for instruction side, data side, trace and profiling accesses, and software-accessible address translation operations.

The TLB entries are global or can include Address Space Identifiers (ASIDs) to prevent context switch TLB cleans. They also include Virtual Machine Identifiers (VMIDs) to prevent TLB cleans on virtual machine switches by the hypervisor. The Cortex®-A510 core can also use the Common not Private (CnP) architectural feature that permits cores in a complex to share L2 TLB entries.

L2 memory system

The L2 memory system includes the optional L2 cache. The L2 cache is private to the complex and is 8-way set associative. You can configure the L2 cache size to be 128KB, 192KB, 256KB, 384KB or 512KB. The L2 memory system is connected to the DSU-110 through the CPU bridge.

The L2 cache can be configured to have one or two cache slices. Each slice consists of L2 tag and data RAMs, L2 replacement RAM, L1 duplicate tag RAMs, and associated logic. If two slices are present, most traffic from the cores, the L2 TLB, and from downstream snoops is striped across the slices, based on the value of address bit[6]. This striping increases overall throughput. Accesses to Device non-reorderable memory and to *Distributed Virtual Memory* (DVM) operations are always handled by slice 0.

The data RAMs in each L2 cache slice can be configured to have a single partition or two partitions. Having two partitions increases peak throughput for L2 cache reads and writes by allowing concurrent accesses to different L2 ways.

CPU bridge

In a DynamlQ[™] cluster, there is one CPU bridge between each Cortex[®]-A510 complex and the DSU-110.

The CPU bridge controls buffering and synchronization between the complex and the DSU-110.

By default, the CPU bridge is asynchronous to permit different *Power Performance and Area* (PPA) implementation points for each complex. When the CPU bridge runs asynchronously, the core and the DynamlQ $^{\text{TM}}$ cluster can run at different frequencies. You can, however, configure the CPU bridge to run synchronously with the memory bus interface without affecting the other asynchronous interfaces such as debug and trace. See *RTL configuration process* in the *Arm*® *DynamlQ* $^{\text{TM}}$ *Shared Unit-110 Configuration and Integration Manual* for more information.

Related information

- 6. Memory management on page 58
- 7. L1 instruction memory system on page 67
- 8. L1 data memory system on page 71
- 9. L2 memory system on page 78
- 10. Direct access to internal memory on page 82
- 12. GIC CPU interface on page 91
- 13. Advanced SIMD and floating-point support on page 93
- 17. Performance Monitors Extension support on page 105
- 18. Embedded Trace Extension support on page 123

3.2 Interfaces

The $DynamlQ^{\mathbb{T}}$ Shared Unit-110 (DSU-110) manages all Cortex®-A510 core external interfaces to the System on Chip (SoC).

See Technical overview in the Arm[®] DynamlQ $^{\text{m}}$ Shared Unit-110 Technical Reference Manual for detailed information on these interfaces.

3.3 Programmers model

The Cortex®-A510 core implements the Arm®v9.0-A architecture and supports all Arm®v8-A architectures up to Arm®v8.5-A. The Cortex®-A510 core supports the AArch64 Execution state at all Exception levels, EL0 to EL3. It also provides optional support for AArch32 at EL0.

For more information about the programmers model, see:

- Arm® Architecture Reference Manual Armv8, for A-profile architecture
- Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile

Related information

2.4 Supported standards and specifications on page 27

4. Clocks and resets

To provide dynamic power savings, the Cortex®-A510 core supports hierarchical clock gating. It also supports Warm and Cold resets.

Each Cortex®-A510 complex has a single clock domain and receives a single clock input. This clock input is gated by an architectural clock gate in the CPU bridge. There is one architectural clock gate per core in the complex, and one for the shared logic. If the complex is configured with an asynchronous bridge, the clock input is **COMPLEXCLK<n>**, where **n** indicates the number of the complex within the DSU-110 DynamlQ $^{\text{TM}}$ cluster. If the complex is not configured with an asynchronous bridge, the clock input is **SCLK**.

In addition, the Cortex®-A510 core implements extensive clock gating that includes:

- Regional clock gates to various blocks that can gate off portions of the clock tree
- Local clock gates that can gate off individual registers or banks of registers

The Cortex®-A510 core receives the following reset signals from the DSU-110 side of the CPU bridge:

- A Warm reset for all registers in the core except for:
 - Some parts of Debug logic
 - Some parts of trace unit logic
 - Reliability, Availability, and Serviceability (RAS) logic
- A Cold reset for all logic in the complex, including the debug and trace logic.

See Clocks and resets and Power and reset control with Power Policy Units in the Arm® DynamlQ™ Shared Unit-110 Technical Reference Manual for a complete description of the clock gating and reset scheme of the complex.

5. Power management

The Cortex®-A510 core provides mechanisms to control both dynamic and static power dissipation.

The dynamic power management includes the following features:

- Hierarchical clock gating
- Per-complex Dynamic Voltage and Frequency Scaling (DVFS)
- A Maximum Power Mitigation Mechanism (MPMM) to control the maximum power

The static power management includes the following features:


- Powerdown
- Per-complex DVFS
- Dynamic retention, a low-power mode that retains the register and RAM state

5.1 Voltage and power domains

The $DynamIQ^{\text{TM}}$ Shared Unit-110 (DSU-110) Power Policy Units (PPUs) control power management for the Cortex®-A510 core. A Cortex®-A510 complex supports separate gated power domains for the complex, for each core inside the complex, and for the *Vector Processing Unit* (VPU). It also supports a dedicated voltage domain for each complex, and a voltage domain for the DSU-110 DynamIQ[™] cluster.

The following figure shows the voltage domains for a Cortex®-A510 configuration with a dual-core complex:

Figure 5-1: Cortex®-A510 voltage domains, dual core



The following figure shows the power domains for an example Cortex®-A510 configuration with a dual-core complex:

DynamIQ cluster PDCOMPLEX PDCORE0 PDVPU PDCORE1 VPU Core 0 Core 1 L2 TLB L2 cache CPU bridge. complex side CPU bridge, system side PDCOMPLEX power domain PDVPU power domain PDCORE0 power domain PDCORE1 power domain

Figure 5-2: Cortex®-A510 power domains, dual core

A Cortex®-A510 complex is instantiated within a DynamlQ $^{\text{M}}$ cluster. Within the complex, the system side of the CPU bridge is within the cluster voltage domain, VCLUSTER. From the perspective of the complex, the system side of the CPU bridge is always on. The remainder of the complex logic is in a separate VCOMPLEX voltage domain and PDCOMPLEX power domain. Within the PDCOMPLEX power domain, each core is in the PDCORE< $_n$ > power domain, where $_n$ is the core instance number. The VPU is in the PDVPU power domain. The rest of the shared logic, consisting of the L2 *Translation Lookaside Buffer* (TLB), the L2 cache, and the CPU bridge, complex side, is in the PDCOMPLEX power domain.

PDCORE<n> is a gated power domain that can support retention. See *The DynamlQ Shared Unit* in the $Arm^{\text{\&}}$ DynamlQ^M Shared Unit-110 Technical Reference Manual for more information about instance numbering.


The VCOMPLEX voltage domain operates within a single clock domain, COMPLEXCLK. The CPU bridge contains high-level clock gates and generates gated clocks corresponding to each gated power domain. Also, the clock to the VPU is gated when the VPU is idle.

The CPU bridge can be configured as synchronous or asynchronous. When the CPU bridge is configured as synchronous, the complex runs on **SCLK**, the VCOMPLEX is merged with VCLUSTER, and the complex and the DynamIQ[™] cluster are both in the same voltage domain.

The CPU bridge logic within the VCLUSTER voltage domain operates within multiple clock domains. See Clocks and resets in the Arm® DynamlQ[™] Shared Unit-110 Technical Reference Manual for more information.

The following figure shows the voltage domains for a Cortex®-A510 configuration with a single-core complex:

Figure 5-3: Cortex®-A510 voltage domains, single core



The following figure shows the power domains for a $Cortex^{\&}-A510$ configuration with a single-core complex:

DynamIQ cluster

PDCOMPLEX

PDCORE0

PDVPU

VPU

L2 TLB

L2 cache

CPU bridge,
system side

PDCOMPLEX power domain
PDCORE0 power domain

Figure 5-4: Cortex®-A510 power domains, single core

For a single-core complex, the voltage and power domains are similar to those for a dual-core complex. Within the PDCOMPLEX power domain, the single core is in PDCOREO, a gated power domain that can support retention. The core has its own dedicated logic, including a VPU within its own PDVPU power domain. The L2 TLB, the L2 cache, and the CPU bridge, complex side, is in the PDCOMPLEX power domain.

5.2 Architectural clock gating modes

PDVPU power domain

The WFI and WFE instructions put the core into a low-power mode. These instructions disable the clock at the top of the clock tree. The core remains fully powered and retains the state.

5.2.1 WFI and WFE

Wait for Interrupt (WFI) and Wait for Event (WFE) are features that put a core within a Cortex®-A510 complex in a low-power state by disabling most of the core clocks, while keeping the core powered up. When the core is in WFI or WFE state, the input clock is gated externally to the core at the CPU bridge.

There is a small amount of dynamic power used by the logic that is required to wake up the core from WFI or WFE low-power state. Other than this power use, the power that is drawn is reduced to static leakage current only.

When the core executes the WFI or WFE instruction, it waits for all instructions in the core, including explicit memory accesses, to retire before it enters a low-power state. The WFI and WFE instruction also ensures that store instructions have updated the cache or have been issued to the L3 memory system.



Executing the WFE instruction when the event register is set does not cause entry into low-power state, but clears the event register.

The core exits the WFI or WFE state when one of the following events occurs:

- The core detects a reset.
- The core detects one of the architecturally defined WFI or WFE wakeup events.

WFI and WFE wakeup events can include physical and virtual interrupts.

See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for more information about entering low-power state and wakeup events.

5.2.2 Low-power state behavior considerations

You must consider how certain events affect the *Wait for Interrupt* (WFI) and *Wait for Event* (WFE) low-power state behavior of a core within a Cortex®-A510 complex.

While the core is in WFI or WFE state, the clocks in the core are temporarily enabled when any of the following events are detected:

- An access on the utility bus interface
- A debug access through the APB interface
- A Generic Interrupt Controller (GIC) CPU access
- A system snoop request that must be serviced by the core L1 data cache
- Any access from the other core in the complex that must be serviced by the L1 data cache
- A cache or *Translation Lookaside Buffer* (TLB) maintenance operation that must be serviced by the core L1 instruction cache, L1 data cache, L2 cache, or TLB



The core does not exit WFI or WFE state when the clocks are temporarily enabled.

Each core in a complex can enter WFI or WFE mode separately, leading to the gating of its corresponding core clock. If both cores in the complex are in WFI or WFE mode, the shared logic clock is also gated automatically.

See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for more information about WFI and WFE.

5.3 Power control

The DynamlQ[™] Shared Unit-110 (DSU-110) Power Policy Units (PPUs) control all core and DynamlQ[™] cluster power mode transitions.

Each core within a Cortex®-A510 complex has an individual PPU for controlling its own core power domain. For example, there is a PPU for PDCORE0 and a PPU for PDCORE1.

In addition, there is a PPU for the DynamlQ[™] cluster.

The PPUs decide and request any change in power mode. The targeted core within the Cortex®-A510 complex then performs any actions necessary to reach the requested power mode. For example, the core might gate clocks, clean caches, or disable coherency before accepting the request.

See Power management and Power and reset control with Power Policy Units in the Arm® DynamlQ $^{\text{M}}$ Shared Unit-110 Technical Reference Manual for more information about the PPUs for the DynamlQ $^{\text{M}}$ cluster and the cores.

The Cortex®-A510 core includes a *Maximum Power Mitigation Mechanism* (MPMM), which reduces the average power consumed by high-power events in the *Vector Processing Unit* (VPU) and in the L1 data memory system. Use the Global MPMM Configuration Register to disable MPMM or to change MPMM gears. Use the Global PPM Configuration Register to control whether MPMM control is through the utility bus or through pin only.

Related information

B.2.1 IMP_CPUPPMCR_EL3, Global PPM Configuration Register on page 211
B.1.28 IMP_CPUMPMMCR_EL3, Global MPMM Configuration Register on page 209
D.1.1 CPUPPMCR, Global PPM Configuration Register on page 586
D.1.2 CPUMPMMCR, Global MPMM Configuration Register on page 588

5.3.1 Maximum Power Mitigation Mechanism

Maximum Power Mitigation Mechanism (MPMM) is a power management feature that detects and limits high activity events, specifically high-power load-store events and vector unit instructions.

If the count of high-activity events exceeds a pre-defined threshold during an evaluation period, MPMM temporarily limits execution of Advanced SIMD and floating-point instructions.

MPMM provides three gears that enable it to limit certain classes of workloads. Each MPMM gear limits workloads at a different level of aggressiveness, where gear 0 produces the most aggressive throttling and gear 2 the least aggressive. The Activity Monitoring Unit (AMU) provides metrics

for each gear. An external power controller can use these metrics to budget SoC power in the following ways:

- By limiting the number of cores that can execute higher activity workloads
- By switching to a different Dynamic Voltage and Frequency Scaling (DVFS) operating point

MPMM is not intended to limit workloads that operate close to typical power levels. The MPMM event detection and limiting are targeted to limit workloads that operate at significantly higher power levels than typical integer workloads.



MPMM must not be relied on as the only electrical safety mechanism. It is essentially a localized assistance mechanism that operates at core level. MPMM is not a substitute for a coarse-grained emergency power reduction scheme, but it does minimize the likelihood of such a scheme being engaged. It is a first line of defense rather than a complete solution.

5.4 Core power modes

Each core in a Cortex $^{\$}$ -A510 complex, as well as the shared logic, has a defined set of power modes and corresponding legal transitions between these power modes. The power mode of each core can be independent of other cores in a complex or DSU-110 DynamlQ $^{\text{\tiny M}}$ cluster.

Power modes for a complex are managed at the DynamlQ $^{\text{m}}$ cluster level as Power Policy Unit (PPU) modes. See Power management in the Arm $^{\text{m}}$ DynamlQ $^{\text{m}}$ Shared Unit-110 Technical Reference Manual for more information.

The following table shows the supported Cortex®-A510 power modes. It describes the meaning of each mode for a Cortex®-A510 core. Although the power mode can affect any logic that is shared between cores in a Cortex®-A510 complex, the table only describes the effect on the core. See 5.5 Complex power modes on page 52 for more information.

Table 5-1: Cortex®-A510 core power modes

Power mode	Short name	Description
On	ON	The core is powered up and active.
Functional retention	FUNC_RET	The core is fully powered and operational, but the Vector Processing Unit (VPU) is idle.
Full retention	FULL_RET	The core is in retention state. In this mode, only power that is required to retain register and RAM state is available. The core is non-operational. A core must be in Wait for Interrupt (WFI) or Wait for Event (WFE) low-power state before it enters this mode.
Off	OFF	The core is powered down.

Power mode	Short name	Description	
Emulated off	OFF_EMU	Emulated off mode permits you to debug the powerup and powerdown cycle without changing the software.	
		In this mode, the core proceeds through all the powerdown steps, except:	
		The clock is not gated and power is not removed when the core is powered down.	
		Only the Warm reset is asserted. The debug logic is preserved in the core and remains accessible by the debugger.	
Debug recovery	DBG_RECOV	The RAM and logic are powered up.	
		This mode is for applying a Warm reset to the DynamlQ [™] cluster, while preserving memory and <i>Reliability</i> , Availability, and Serviceability (RAS) registers for debug purposes. Both cache and RAS state are preserved when transitioning from DBG_RECOV to ON.	
		Caution: This mode must not be used during normal system operation.	
Warm reset	WARM_RST	A Warm reset resets all state except for the debug logic, the trace unit logic, the Activity Monitor Unit (AMU) logic, and the RAS registers.	

Deviating from the legal power modes can lead to **UNPREDICTABLE** results. You must comply with the dynamic power management and the powerup and powerdown sequences described in 5.6 Cortex-A510 core powerup and powerdown sequence on page 54.

The following figure shows the supported modes for the Cortex®-A510 core and the legal transitions between them:




Figure 5-5: Permitted Cortex®-A510 core power mode transitions

Related information

- 5.2 Architectural clock gating modes on page 44
- 5.2.1 WFI and WFE on page 44
- 5.4.5 Full retention mode on page 50

5.4.1 On mode

In the On power mode, the Cortex®-A510 core is on and fully operational.

The core can be initialized into the On mode. When a transition to the On mode is completed, all caches are accessible and coherent. Other than the normal architectural steps to enable caches, no additional software configuration is required.

5.4.2 Off mode

In the Off power mode, power is removed completely from the core and no state is retained.

In Off mode, all core logic and RAMs are off. The domain is inoperable and all core state is lost. On transition to Off mode, the L1 and L2 caches are disabled, cleaned, and the core is removed from coherency automatically.



If only one core in a complex transitions to Off mode, the L2 cache is not cleaned.

An attempted debug access or Utility bus access when the core domain is off returns an error response on the Utility bus, indicating that the core is not available. See *Utility bus* in the Arm^{\otimes} DynamlQ^{$^{\text{M}}$} Shared Unit-110 Technical Reference Manual for more information.

5.4.3 Emulated off mode

In Emulated off mode, all core domain logic and RAMs are kept on. All Debug registers must retain their state and be accessible from the external debug interface. All other functional interfaces behave as if the core were in Off mode.

5.4.4 Functional retention mode

Functional retention mode is a dynamic retention mode that is controlled using IMP_CPUPWRCTLR_EL1. On wakeup, full power to the core can be restored and execution can continue.

In Functional retention mode, the core is fully powered and operational, but the *Vector Processing Unit* (VPU) is in retention state. The VPU can enter this mode if it is idle. Software can enable the Functional retention mode when the retention timer has expired.

If there is a VPU instruction waiting in the execution pipeline, the VPU must exit Functional retention mode. In a complex where two cores share a VPU, Functional retention mode only occurs when all cores request it.

Related information

B.1.13 IMP CPUPWRCTLR EL1, CPU Power Control Register on page 175

5.4.5 Full retention mode

Full retention mode is a dynamic retention mode that is controlled using the *Power Policy Units* (PPUs). On wakeup, full power to the core can be restored and execution can continue.

In Full retention mode, only power that is required to retain register and RAM state is available. The core is in retention state and is non-operational.

The core can enter Full retention mode when all the following conditions are met:

- The core is in Wait for Interrupt (WFI) or Wait for Event (WFE) low-power state.
- The retention timer has expired.

• The core clock is not temporarily enabled for L1 or L2 snoops, cache or *Translation Lookaside Buffer* (TLB) maintenance operations, or debug or *Generic Interrupt Controller* (GIC) access.

The core can exit Full retention mode when it detects any of the following events:

- A WFI or WFE wakeup event, as defined in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.
- An event that requires the core clock to be temporarily enabled without exiting WFI or WFE low-power state. For example, an L1 or L2 snoop, a cache or TLB maintenance operation, a debug access on the debug APB bus, or a GIC access.

Related information

5.2.1 WFI and WFE on page 44
B.1.13 IMP CPUPWRCTLR EL1, CPU Power Control Register on page 175

5.4.6 Debug recovery mode

Debug recovery mode supports debug of external watchdog-triggered reset events, such as watchdog timeout.

By default, the core invalidates its caches when it transitions from Off to On mode. Using Debug recovery mode allows the L1 cache and L2 cache contents that were present before the reset to be observable after the reset. The contents of the caches are retained and are not altered on the transition back to the On mode.

In addition to preserving the cache contents, Debug recovery supports preserving the *Reliability*, *Availability*, *and Serviceability* (RAS) state. When in Debug recovery mode, a DSU-110 DynamlQ[™] cluster-wide Warm reset must be applied externally. The RAS and cache state are preserved when the core is transitioned to the On mode.



Debug recovery is strictly for debug purposes. It must not be used for functional purposes, because correct operation of the caches is not guaranteed when entering this mode.

Debug recovery mode can occur at any time with no guarantee of the state of the core. A request of this type is accepted immediately, therefore its effects on the core, the DynamlQ $^{\text{M}}$ cluster, or the wider system are **UNPREDICTABLE**, and a wider system reset might be required. In particular, any outstanding memory system transactions at the time of the reset might complete after the reset. The core is not expecting these transactions to complete after a reset, and might cause a system deadlock.

If the system sends a snoop to the Dynaml Q^{T} cluster during Debug recovery mode, depending on the cluster state:

- The snoop might get a response and disturb the contents of the caches
- The snoop might not get a response and cause a system deadlock

5.4.7 Warm reset mode

A Warm reset resets all state except for the trace logic, debug registers, and *Reliability*, *Availability*, and *Serviceability* (RAS) registers.

A Warm reset is applied to the Cortex®-A510 core when the core receives a Warm reset signal from the *DynamlQ*[™] *Shared Unit-110* (DSU-110) side of the CPU bridge.

The Cortex®-A510 core implements the Arm®v8-A Reset Management Register, RMR_EL3. When the core runs in EL3, it requests a Warm reset if you set the RMR_EL3.RR bit to 1.

See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for more information about RMR EL3.

5.5 Complex power modes

For a complex containing two cores, a power mode transition in either core requires arbitration between the two cores and their shared logic. The CPU bridge handles this arbitration automatically, without involving the core *Power Policy Unit* (PPU).

The CPU bridge handles system requests for power mode transitions by translating requests into the correct power mode transitions for a particular complex configuration.

The Power Control State Machine (PCSM) interface is an external interface for controlling low-level technology-specific power switch and retention controls. See Power and reset control with Power Policy Units in the Arm^{\circledast} DynamlQTM Shared Unit-110 Technical Reference Manual for more information.

The following table shows all possible combinations of core power modes and corresponding power states for a dual-core complex with a shared L2 cache and a *Vector Processing Unit* (VPU).

Table 5-2: PPU mode and power domain states for a dual-core complex

PPU mode			PCSM channel		
Core0	Core1	Core0	Core1	Shared logic	
On	On	ON	ON	ON	
On	Functional retention	ON	ON	ON	
On	Full retention	ON	FULL_RET	ON	
On	Debug recovery	ON	ON	ON	
On	Emulated off	ON	ON	ON	
On	Off	ON	OFF	ON	
Functional retention	On	ON	ON	ON	
Functional retention	Functional retention	ON	ON	FUNC_RET	
Functional retention	Full retention	ON	FULL_RET	FUNC_RET	
Functional retention	Debug recovery	ON	ON	ON	
Functional retention	Emulated off	ON	ON	ON	

PPU mode	PCSM channel			
Core0	Core1	Core0	Core1	Shared logic
Functional retention	Off	ON	OFF	FUNC_RET
Full retention	On	FULL_RET	ON	ON
Full retention	Functional retention	FULL_RET	ON	FUNC_RET
Full retention	Full retention	FULL_RET	FULL_RET	FULL_RET
Full retention	Debug recovery	FULL_RET	ON	ON
Full retention	Emulated off	FULL_RET	ON	ON
Full retention	Off	FULL_RET	OFF	FULL_RET
Debug recovery	On	ON	ON	ON
Debug recovery	Functional retention	ON	ON	ON
Debug recovery	Full retention	ON	FULL_RET	ON
Debug recovery	Debug recovery	ON	ON	ON
Debug recovery	Emulated off	ON	ON	ON
Debug recovery	Off	ON	OFF	ON
Emulated off	On	ON	ON	ON
Emulated off	Functional retention	ON	ON	ON
Emulated off	Full retention	ON	FULL_RET	ON
Emulated off	Debug recovery	ON	ON	ON
Emulated off	Emulated off	ON	ON	ON
Emulated off	Off	ON	OFF	ON
Off	On	OFF	ON	ON
Off	Functional retention	OFF	ON	FUNC_RET
Off	Full retention	OFF	FULL_RET	FULL_RET
Off	Debug recovery	OFF	ON	ON
Off	Emulated off	OFF	ON	ON
Off	Off	OFF	OFF	OFF



Emulated off mode operation for a complex is the same as the operation for a core.

In general, any PPU mode combination where only one of the cores is in DBG_RECOV is considered to be a transitional state. In such cases, both cores must eventually go into DBG_RECOV. One exception to this rule is when one core is OFF, in which case it remains OFF while the other core remains in DBG_RECOV.

Deviating from the legal power modes can lead to **UNPREDICTABLE** results. You must comply with the dynamic power management and the powerup and powerdown sequences.

In a dual-core complex, where a single core is being powered down, the shared logic might need to be kept powered on. The powerdown sequence must account for this possibility. Both the L2 cache and the VPU are shared in a dual-core complex. Therefore, when a core in a Cortex®-A510 complex is being powered down:

- If the other core is not Off, the shared logic is kept on and kept in coherency state. Only interfaces that are private to the core are powered down and the core is clock gated.
- If the other core is Off, the powerdown sequence for the complex is the same as the sequence for a single core. This sequence includes taking the complex out of coherency, powering off the shared logic, gating the clocks, and disabling the interfaces.

The following table shows the PCSM power mode and corresponding power modes for the PDCOREO and PDCORE1 power domains.

Table 5-3: PCSM power states and power modes for core power domains

PCSM power state	PDCORE power mode
ON	On
FULL_RET	Retention
OFF	Off

The following table shows the PCSM power mode and corresponding power modes for the PDCOMPLEX and PDVPU power domains.

Table 5-4: PCSM power states and power modes for complex power domains

PCSM power state	PDCOMPLEX power mode	PDVPU power mode
ON	On	On
FUNC_RET	On	Off
FULL_RET	Retention	Off
OFF	Off	Off

Related information

5.3 Power control on page 46

5.6 Cortex®-A510 core powerup and powerdown sequence

No particular sequence applies to the Cortex®-A510 core powerup. There are no software steps required to bring a core into coherence after reset. For powerdown, the Cortex®-A510 core uses a specific sequence.

To powerdown the Cortex®-A510 core:

1. If necessary, save the state of the core to system memory, so that it can be restored during the core powerup.

- Power management
- 2. Disable the interrupt enable bits in the ICC_IGRPEN0_EL1 and ICC_IGRPEN1_EL1 registers. Set the GIC Distributor wake up request for the core using the GICR_WAKER register. Read the GICR_WAKER register to confirm that the ChildrenAsleep bit indicates that the interface is quiescent.
- 3. Disable the interrupt outputs from the RAS registers or redirect the core RAS fault and error interrupt outputs to the system error manager. See Managing RAS fault and error interrupts during the core powerdown procedure.
- 4. Set the IMP_CPUPWRCTLR_EL1.CORE_PWRDN_EN bit to 1 to indicate to the power controller that a powerdown is requested.
- 5. Execute an ISB instruction.
- 6. Execute a WFI instruction.

After executing wfi and then receiving a powerdown request from the power controller, the hardware:

- Disables and cleans the core cache
- Removes the core from coherency

When the IMP_CPUPWRCTLR_EL1.CORE_PWRDN_EN bit is set, executing a wfi instruction automatically masks all interrupts and wakeup events in the core. As a result, applying a reset is the only way to wake up the core from the *Wait for Interrupt* (WFI) state.

Managing RAS fault and error interrupts during the core powerdown procedure

The WFI instruction is the point of no return for powering down the core. For this reason, the power management architecture does not permit interrupting the core software after this WFI instruction is executed.

Therefore, the core software cannot be interrupted to manage any RAS fault or error which is either:

- Detected before the core powerdown procedure executes the WFI instruction and is not cleared
- Detected after the core powerdown procedure executes the WFI instruction.

Any RAS fault or error interrupt output from the core that is active prevents the core from powering down. This means that:

- The core is left powered ON but the software is inactive.
- All requests from the core PPU to powerdown the core are denied.
- A full cluster reset is the only mechanism available to restart the core software.

Therefore, the status of the RAS fault and error interrupts must be managed as part of the core powerdown sequence to prevent this situation from occurring.

The two general options for managing RAS fault and error interrupts during the core powerdown procedure are:

Power management

- 1. Disable the generation of RAS fault and error interrupts using the ERxCTLR_EL1 registers and clear any current RAS fault or error interrupts before the core powerdown procedure executes the WFI instruction.
- 2. Reroute the RAS fault or error interrupts to a separate system error management device as part of the powerdown procedure. This device, such as a System Control Processor, is responsible for resetting the system if a fault or error is signaled. However, this approach is only possible if the system has been designed to allow the RAS interrupt outputs to be re-routed to another component.

If all the RAS fault and error interrupt outputs are disabled before the core powerdown procedure but the error detection and correction response is still enabled, then:

- Any correctable errors are corrected.
- Any deferrable errors are deferred as part of the automatic cache clean and invalidation procedures.
- The Error records for the correctable and deferrable errors are lost after the core is powered OFF.
- If there is an uncorrectable error when the core is powering off, then this error is not signaled to the system and therefore this uncorrectable error might corrupt the system behaviour.

In some systems it might be preferable to disable the generation of RAS fault and error interrupts for correctable and deferrable errors but to enable the error interrupt for uncorrectable errors as follows: ERxCTLR_EL1.CFI = 0, ERxCTLR_EL1.FI = 0, and ERxCTLR_EL1.UI = 1. Using this approach, the core error interrupt output must be rerouted to the system error manager before executing the WFI instruction in the core powerdown procedure. If an uncorrectable error occurs during the powerdown the core remains powered ON but the software is inactive. The system error manager is then responsible for resetting the entire cluster and the wider system that is interacting with the core and cluster. To use this approach, the system must permit the core RAS error interrupt to be rerouted to the system error manager. However, the system error manager is unable to identify where the uncorrectable error occurred within the core because the core RAS registers are only accessible to software running on the core.

Related information

B.1.13 IMP_CPUPWRCTLR_EL1, CPU Power Control Register on page 175

5.7 Debug over powerdown

The Cortex®-A510 core supports debug over powerdown, which allows a debugger to retain its connection with the core even when powered down. This behavior enables debug to continue through powerdown scenarios, rather than having to re-establish a connection each time the core is powered up.

The debug over powerdown logic is part of the DebugBlock in the $DynamlQ^{\mathbb{M}}$ Shared Unit-110 (DSU-110). The DebugBlock is external to the DSU-110 DynamlQ $^{\mathbb{M}}$ cluster and must remain powered on during the debug over powerdown process.

Document ID: 101604_0102_21_en Issue: 21 Power management

See Debug in the Arm $^{\otimes}$ DynamlQ $^{\sim}$ Shared Unit-110 Technical Reference Manual for more information.

6. Memory management

The Memory Management Unit (MMU) is responsible for translating an input address to an output address. This translation is based on address mapping and memory attribute information that is available in the Cortex®-A510 core internal registers and translation tables. The MMU also controls memory access permissions, memory ordering, and cache policies for each region of memory.

An address translation from an input address to an output address is described as a stage of address translation. The Cortex®-A510 core can perform:

- Stage 1 translations that translate an input Virtual Address (VA) to an output Physical Address (PA) or Intermediate Physical Address (IPA)
- Stage 2 translations that translate an input IPA to an output PA
- Combined stage 1 and stage 2 translations that translate an input VA to an IPA, and then
 translate that IPA to an output PA. The Cortex®-A510 core performs translation table walks for
 each stage of the translation.

In addition to translating an input address to an output address, a stage of address translation also defines the memory attributes of the output address. With a two-stage translation, the stage 2 translation can modify the attributes that the stage 1 translation defines. A stage of address translation can be disabled or bypassed, and cores can define memory attributes for disabled and bypassed stages of translation.

Each stage of address translation uses address translations and associated memory properties that are held in memory-mapped translation tables. Translation table entries can be cached into a *Translation Lookaside Buffer* (TLB). The translation table entries enable the MMU to provide fine-grained memory system control and to control the table walk hardware.

The Cortex®-A510 core supports the *Common not Private* (CnP) feature. CnP is an architectural feature that permits cores in a complex to share translation tables. When CnP is enabled and in use, all cores in a complex can share L2 TLB entries and make better use of the TLB. Without it, each core in a complex might cache the same translation, reducing the effective size of the TLB.

See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for more information about CnP.

6.1 MMU components

The Cortex®-A510 Memory Management Unit (MMU) includes several Translation Lookaside Buffers (TLBs) and a translation table prefetcher.

A TLB is a cache of recently executed page translations within the MMU. The Cortex®-A510 core implements a two-level TLB structure. The TLB stores all translation table sizes and is responsible for breaking tables down into smaller tables when required for the L1 data or instruction TLB.

The following table describes the MMU components.

Table 6-1: MMU components

Component	Description
L1 instruction TLB	• 16 entries
	Fully associative
	Located in the L1 instruction memory block
	TLB hits return the <i>Physical Address</i> (PA) to the instruction cache
L1 data TLB	• 16 entries
	Fully associative
	Located in the L1 data memory block
	TLB hits return the PA to the data cache
L1 TRace Buffer Extension (TRBE)	• 2 entries
TLB	Virtual Address (VA) to PA translations of any table and block size
L2 TLB	8-way set associative
	A main block that is located within a complex
	Shared between the cores of a dual-core complex
	Supports dirty bit update, that is, hardware update of access flag and access permissions
	Provides translations for instruction side, data side, trace and profiling accesses, and address translation operations
Translation table prefetcher	Detects access to contiguous translation tables and prefetches the next one
	Can be disabled in the IMP_CMPXECTLR_EL1 register

The L2 TLB entries contain a global indicator and an *Address Space Identifier* (ASID) to allow context switches without requiring the TLB to be invalidated. The L2 TLB entries also contain a *Virtual Machine IDentifier* (VMID) to allow virtual machine switches by the hypervisor without requiring the TLB to be invalidated.

Some L2 TLB entries do not have a valid ASID and VMID, because ASID and VMID only apply to the EL1&O translation regime. Also, ASID does not apply to the *Intermediate Physical Address* (IPA) cache.

To save storage, the L1 TLBs use the context tagging that the L2 TLB provides.

A hit in the L1 instruction TLB provides a single clock cycle access to the translation, and returns the PA to the instruction cache for comparison. If the TLB access does not have the correct access permission, then an Instruction Abort is issued.

A hit in the L1 data TLB provides a single clock cycle access to the translation, and returns the PA to the data cache for comparison. If the TLB access does not have the correct access permission, then a Data Abort is issued.

A miss in the L1 data TLB or a hit in the L2 TLB has a 3-cycle penalty compared to a hit in the L1 data TLB. This penalty can be increased depending on the arbitration of pending requests.

Related information

B.1.12 IMP_CMPXECTLR_EL1, Complex Extended Control Register on page 170

6.2 TLB entry content

Translation Lookaside Buffer (TLB) entries store the context information required to facilitate a match and avoid the need for a TLB clean on a context or virtual machine switch.

Each TLB entry contains:

- A Virtual Address (VA)
- A Physical Address (PA)
- A set of memory properties that includes type and access permissions

Each TLB entry is associated with either:

- A particular Address Space IDentifier (ASID)
- A global indicator

Each TLB entry also contains a field to store the *Virtual Machine IDentifier* (VMID) in the entry applicable to accesses from ELO and EL1. The VMID permits hypervisor virtual machine switches without requiring the TLB to be invalidated.

Related information

6.4 Translation table walks on page 61

6.3 TLB match process

The Arm®v8-A architecture provides support for multiple *Virtual Address* (VA) spaces that are translated differently.

Each Translation Lookaside Buffer (TLB) entry is associated with a particular translation regime:

- Secure FL3
- Secure EL2
- Non-secure FL2
- Secure EL2&0
- Non-secure EL2&0
- Secure EL1&0
- Non-secure EL1&0

A TLB match entry occurs when the following conditions are met:

- The entry translation regime matches the current translation regime.
- VA bits[48:N], where N is log₂ of the block size for the translation that is stored in the TLB entry, matches the requested address.

- The Address Space Identifier (ASID) matches the current ASID held in the TTBRO_ELx or TTBR1 ELx register associated with the target translation regime, or the entry is marked global.
- The Virtual Machine Identifier VMID matches the current VMID held in the VTTBR_EL2 register.

The ASID and VMID matches are ignored when ASID and VMID are not relevant. ASID is relevant when the translation regime is:

- Secure EL2&0
- Non-secure EL2&0
- Secure EL1&0
- Non-secure EL1&0

VMID is relevant for the Secure EL1&0 and Non-secure EL1&0 translation regimes when EL2 is enabled for the corresponding Security state.

A mapping cannot be shared between cores unless the mapping is marked as common. TLB mappings that are marked as common are available only to cores that have *Common not Private* (CnP) enabled:

- A core that has CnP disabled cannot use a TLB mapping that is marked as common.
- A core that has CnP enabled cannot use a TLB mapping that is marked as private.



A core that has CnP enabled is one where the corresponding TTBR<n>_ELx.CnP field for the core is set to 1. For the Secure EL1&0 and Non-secure EL1&0 translation regimes where EL2 is enabled, CnP is enabled when VTTBR_EL2.CnP is set to 1.

6.4 Translation table walks

When the Cortex®-A510 core generates a memory access, the *Memory Management Unit* (MMU) searches for the requested *Virtual Address* (VA) in the *Translation Lookaside Buffers* (TLBs). If it is not present, then it is a miss and the translation proceeds by looking up the translation table during a translation table walk.

The following steps describe translation table walks in more detail. When the Cortex®-A510 core generates a memory access, the MMU:

- 1. Performs a lookup for the requested VA, current *Address Space IDentifier* (ASID), current *Virtual Machine IDentifier* (VMID), and current translation regime in the relevant instruction or data L1 TLB.
- 2. If there is a miss in the relevant L1 TLB, then the MMU performs a lookup in the L2 TLB for the requested VA, current ASID, current VMID, and translation regime.
- 3. If there is a miss in the L2 TLB, then the MMU performs a hardware translation table walk.


Address translation is performed only when the MMU is enabled. It can also be disabled for a particular translation base register, in which case the MMU returns a translation fault.

You can program the MMU to make the accesses that are generated by translation table walks cacheable. This means that translation table entries can be cached in the L2 cache, the L3 cache, and external caches.

During a lookup or translation table walk, the access permission bits in the matching translation table entry determine whether the access is permitted. If the permission checks are violated, then the MMU signals a permission fault. See the *Arm® Architecture Reference Manual Armv8*, *for Armv8-A architecture profile* for more information.

The following figure shows the translation table walk process:

Figure 6-1: Translation table walks



In translation table walks the descriptor is fetched from the L2 memory system.

Related information

- 7. L1 instruction memory system on page 67
- 8. L1 data memory system on page 71
- 9. L2 memory system on page 78

6.5 Hardware management of the Access flag and dirty state

The core includes the option to perform hardware updates to the translation tables.

This feature is enabled in TCR_ELx (where x is 1-3) and VTCR_EL2. To support hardware management of dirty state, translation table descriptors include the *Dirty Bit Modifier* (DBM) field.

The Cortex®-A510 core supports hardware updates to the Access flag and to dirty state only when the translation tables are held in Inner Write-Back and Outer Write-Back Normal memory regions. If software requests a hardware update in a region that is not Inner Write-Back or Outer Write-Back Normal memory, then the Cortex®-A510 core returns an abort with the following encoding:

- ESR ELx.DFSC = 0b110001 for Data Aborts
- ESR ELx.IFSC = 0b110001 for Instruction Aborts

6.6 Responses

Certain faults and aborts can cause an exception to be taken because of a memory access.

MMU responses

When one of the following operations is completed, the *Memory Management Unit* (MMU) generates a translation response to the requester:

- An L1 instruction or data Translation Lookaside Buffer (TLB) hit
- An L2 TLB hit.
- A translation table walk

The responses from the MMU contain the following information:

- The Physical Address (PA) that corresponds to the translation
- A set of permissions
- Secure or Non-secure state information
- All the information that is required to report aborts

MMU aborts

The MMU can detect faults that are related to address translation and can cause exceptions to be taken to the core. Faults can include address size faults, translation faults, access flag faults, and permission faults.

External aborts

External aborts occur in the memory system, and are different from aborts that the MMU detects. Normally, external memory aborts are rare. External aborts are caused by errors that are flagged by the external memory interfaces or are generated because of an uncorrected *Error Correcting Code* (ECC) error in the L1 data cache or L2 cache arrays.

External aborts are reported synchronously when they occur during translation table walks. The address captured in the fault address register is that of the address that generated the synchronous external abort.

External aborts are reported asynchronously when they occur during:

- Data accesses that result from load operations to Normal memory
- Load operations to Device memory, including operations that have acquire semantics
- Store operations to any memory type for cache maintenance, TLB invalidate, and instruction cache invalidate operations

Misprogramming contiguous hints

A programmer might program the translation tables incorrectly, so that:

- The block size being used to translate the address is larger than the size of the input address.
- The address range translated by a set of blocks that is marked as contiguous, by use of the contiguous bit, is larger than the size of the input address.

In such cases, the Cortex®-A510 core does not generate a translation fault.

Conflict aborts

The Cortex®-A510 core does not generate Conflict aborts.

6.7 Memory behavior and supported memory types

The Cortex®-A510 core supports memory types defined in the Arm®v8-A architecture.

Device memory types have the following attributes:

G - Gathering

The capability to gather and merge requests together into a single transaction

R - Reordering

The capability to reorder transactions

E - Early Write Acknowledgement

The capability to accept early acknowledgement of write transactions from the interconnect

The following table shows the Device memory types that the Cortex®-A510 core supports.

Table 6-2: Supported Arm®v8-A Device memory types

Memory type	Description		
Device-GRE	Device Gathering, Reordering, Early Write Acknowledgement.		
	Device-GRE is similar to Normal Non-cacheable, but does not permit Speculative accesses.		
Device-nGRE	Device non-Gathering, Reordering, Early Write Acknowledgement.		
	Transactions might be reordered within the L3 memory system, or in the system interconnect.		
	The use of barriers is required to order accesses to Device-nGRE memory.		
Device-nGnRE	GnRE Device non-Gathering, non-Reordering, Early Write Acknowledgement.		
	Device-nGnRE is equivalent to the Device memory type in earlier versions of the architecture.		
Device- nGnRnE	Device non-Gathering, non-Reordering, No Early Write Acknowledgement.		
	Device-nGnRnE is treated the same as nGnRE inside the Cortex®-A510 core, but reported differently on the bus interface.		

Some behaviors are simplified and so for best performance Arm does not recommend using the following memory types:

Write-Through

Memory that is marked as Write-Through is not cached on the data side and does not make coherency requests. On the instruction side, areas that are marked as Write-Through or Write-Back can be cached in the L1 instruction cache.

Mixed Inner and Outer Cacheability

Only memory that is marked as Inner and Outer Write-Back can be cached on the data side and make coherency requests. This rule applies to the memory type only, and not to the allocation hints. All caches within the DSU-110 DynamlQ $^{\text{TM}}$ cluster are treated as being part of the Inner Cacheability domain.

See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for more information about memory types.

6.8 Page-based hardware attributes

Page-Based Hardware Attributes (PBHA) is an optional, **IMPLEMENTATION DEFINED** feature.

It allows software to set up to four bits in the translation tables, which are then propagated though the memory system with transactions and can be used in the system to control system components. The meaning of the bits is specific to the system design.

For information on how to set and enable the PBHA bits in the translation tables, see the Arm® Architecture Reference Manual Armv8, for A-profile architecture. When disabled, the PBHA value that is propagated on the bus is 0.

For memory accesses caused by a translation table walk, the AHTCR, ATTBCR, and AVTCR registers control the PBHA values.

PBHA combination between stage 1 and stage 2 on memory accesses

PBHA should always be considered as an attribute of the physical address.

When stage 1 and stage 2 are enabled:

- If both stage 1 PBHA and stage 2 PBHA are enabled, the final PBHA is stage 2 PBHA.
- If stage 1 PBHA is enabled and stage 2 PBHA is disabled, the final PBHA is stage 1 PBHA.
- If stage 1 PBHA is disabled and stage 2 PBHA is enabled, the final PBHA is stage 2 PBHA.
- If both stage 1 PBHA and stage 2 PBHA are disabled, the final PBHA is defined to 0.

Enable of PBHA has a granularity of one bit, so this property is applied independently on each PBHA bit.

Document ID: 101604_0102_21_en Issue: 21 Memory management

Mismatched aliases

If the same physical address is accessed through more than one virtual address mapping, and the PBHA bits are different in the mappings, then the results are **UNPREDICTABLE**. The PBHA value sent on the bus could be for either mapping.

7. L1 instruction memory system

The Cortex®-A510 core L1 instruction memory system is responsible for fetching instructions and predicting branches. It is part of the *Instruction Fetch Unit* (IFU), which includes a dynamic branch predictor. The L1 instruction memory system includes the L1 instruction cache and the L1 instruction *Translation Lookaside Buffer* (TLB).

The L1 instruction memory system provides an instruction stream to the decoder. To increase overall performance and reduce power consumption, the L1 instruction memory system uses dynamic branch prediction and instruction caching.

The following table shows the L1 instruction memory system features.

Table 7-1: L1 instruction memory system features

Feature	Description
L1 instruction cache	32KB or 64KB
	4-way set associative
	Virtually-indexed, physically-tagged (VIPT) behaving as physically-indexed, physically-tagged (PIPT)
	Single Error Detect (SED) parity cache protection
Cache line length	64 bytes
Cache policy	Pseudo-random cache replacement policy



The L1 instruction TLB also resides in the L1 instruction memory system. However, it is part of the *Memory Management Unit* (MMU) and is described in 6. Memory management on page 58.

7.1 L1 instruction cache behavior

The L1 instruction cache is invalidated automatically at reset unless the core power mode is initialized to Debug Recovery.

In Debug Recovery mode, the L1 instruction cache is not functional.

If the instruction cache is disabled, all instruction fetches to cacheable memory are treated as if they were Non-cacheable. This behavior means that instruction fetches might not be coherent with caches in other cores, and software must account for this possibility. Lines might still be allocated into the instruction cache even if the memory is marked as Non-cacheable.



No relationship between cache sets and *Physical Address* (PA) can be assumed. Arm recommends that cache maintenance operations by set/way are used only to invalidate the entire cache.

Related information

5.4.6 Debug recovery mode on page 51

7.2 L1 instruction cache Speculative memory access

Instruction fetches are Speculative and there can be several unresolved branches in the pipeline.

A branch instruction or exception in the code stream can cause a pipeline clean, discarding the currently fetched instructions. On instruction fetches, pages with Device memory type attributes are treated as Non-cacheable Normal memory.

To prevent instruction fetches, Device memory pages must be marked with the translation table descriptor attribute bit *eXecute-Never* (XN). Also, the device and code address spaces must be separated in the physical memory map. This separation prevents Speculative fetches to readsensitive devices when address translation is disabled.

If the instruction cache is enabled and the instruction fetches miss in the L1 instruction cache, they can still look up in the L2 data cache if it is present.

See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for more information.

7.3 Program flow prediction

The Cortex®-A510core contains program flow prediction hardware, also known as branch prediction. Branch prediction increases overall performance and reduces power consumption.

Program flow prediction is enabled when the *Memory Management Unit* (MMU) is enabled for the current Exception level. If program flow prediction is disabled, then all taken branches incur a penalty that is associated with cleaning the pipeline. If program flow prediction is enabled, then it predicts whether a conditional or unconditional branch is to be taken, as follows:

- For conditional branches, it predicts whether the branch is to be taken and the branch target address.
- For unconditional branches, it only predicts the branch target address.

Program flow prediction hardware contains the following functionality:

- A conditional branch predictor
- An indirect branch predictor
- Dynamic branch predictor history
- The return stack, a stack of nested subroutine return addresses
- A cache that holds the branch target address of previously taken branches

Predicted and non-predicted instructions

Program flow prediction hardware predicts certain branch instructions, including:

- Conditional branches
- Unconditional branches
- Branches that switch between A32 and T32 instruction sets
- Indirect branches that are associated with procedure call and return instructions

The following branch instructions are not predicted:

- Exception return branch instructions
- Data processing instructions that use the Program Counter (PC) as a destination register

AArch32 conditional branches

In AArch32, a T32 unconditional branch instruction can be made conditional by including the instruction within an *If-Then* (IT) block. The instruction is then treated as a conditional branch.

Return stack

The return stack stores the address and instruction set state. This address is equal to the *Link Register* (LR) value. For AArch64, the LR value is stored in X30. For AArch32, the LR value is stored in R14.

If predicted, any of the following instructions cause a return stack push:

- BL
- BLR
- BLRAA
- BLRAAZ
- BLRAB
- BLRABZ

In addition, if predicted, any of the following AArch32 instructions cause a return stack push:

- BLX (immediate)
- BLX (register)
- MOV PC, r14

The RET, RETAA, and RETAB instructions cause a return stack pop. If predicted, the following AArch32 instructions also cause a return stack pop:

- BX
- BXJ
- LDR pc, [r13], #imm
- LDM r13, {..., PC}
- LDM r13, {..., PC}

Because exception return instructions can change core privilege mode and security state, the following instructions are not predicted:

- ERET (exception return)
- ERETAA
- ERETAB

In AArch32, the following instructions are not predicted:

- ERET
- LDM (exception return)
- RFE
- SUBS PC, LR

8. L1 data memory system

The Cortex®-A510 core L1 data memory system is responsible for executing load and store instructions and specific instructions like atomics, cache maintenance operations, and memory tagging instructions. The L1 data memory system includes the L1 data cache and the L1 data *Translation Lookaside Buffer* (TLB).

The L1 data side memory system responds to load and store requests from the *Data Processing Unit* (DPU). It also responds to snoop requests from other cores, or external masters.

The following table shows the L1 data memory system features.

Table 8-1: L1 data memory system features

Feature	Description	
Data Cache Unit (DCU)	Manages all load and store operations	
	Includes a combined local and global exclusive monitor that is used by Load-Exclusive and Store-Exclusive instructions	
STore Buffer (STB)	Handles store instructions and barriers	
	Merging store buffer capability which writes to all types of memory, that is, Device, Normal cacheable, and Normal Non-cacheable	
Bus Interface Unit	Handles the linefills to the L1 data cache	
(BIU)	Receives requests from the cache pipeline in the L1 unit, the STB, and the Instruction Fetch Unit (IFU)	
	Processes the requests and sends them to the L2 unit	
Trace and Profiling Buffer (TPB)	Receives trace data from the trace unit and writes it to memory	
Prefetch engine	Detects patterns of cache line requests. Multiple streams are allowed in parallel, capable of detecting both constant requests and patterns of requests.	
L1 data cache	32KB or 64KB	
	4-way set associative	
	Virtually-Indexed, Physically-Tagged (VIPT) behaving as Physically-Indexed, Physically-Tagged (PIPT)	
	Error Correcting Code (ECC) cache protection	
Read path	Dual 128-bit read path from the data L1 memory system to the DPU	
Write path	128-bit write path from the DPU to the L1 memory system	
Cache line length	64 bytes	
Cache policy	Pseudo-random cache replacement policy	

8.1 L1 data cache behavior

The L1 data cache is invalidated automatically at reset unless the core power mode is initialized to Debug recovery mode.

In Debug recovery mode, the L1 data cache is not functional.

On a cache miss, the cache performs a critical word-first fill.

There is no operation to invalidate the entire data cache. If software requires this function, then it must be constructed by iterating over the cache geometry and executing a series of individual invalidates by set/way instructions. The DC CSW and DC ISW instructions perform both a clean and invalidate of the target set/way. The value of HCR_EL2.SWIO has no effect. See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for information about HCR EL2.



No relationship between cache sets and physical address can be assumed. Cache maintenance operations by set/way should only be used to invalidate the entire cache

If the data cache is disabled, then:

- Load and store instructions do not access any of the L1 data, L2, or the L3 caches.
- A new line is not allocated in the L2 or L3 caches as a result of an instruction fetch.
- Data cache maintenance operations continue to execute normally.
- Snoop requests continue to access the L1 data, L2, and L3 caches.
- All load and store instructions to cacheable memory are treated as Non-cacheable.

A core cannot disable its L1 and L2 data caches independently. When a core disables the data cache, cacheable memory accesses issued by that core are no longer cached in the L1 or L2 cache. However, another core that shares the L2 cache can still cache data in its L1 cache and in the shared L2 cache.

To maintain data coherency between multiple cores, the Cortex®-A510 core uses the *Modified Exclusive Shared Invalid* (MESI) protocol.

Related information

5.4.6 Debug recovery mode on page 51

8.2 Write streaming mode

The Cortex®-A510 core supports write streaming mode, sometimes referred to as Read-Allocate mode, both for the L1 and the L2 cache.

A cache line is allocated to the L1 or L2 cache on either a read miss or a write miss. However, writing large blocks of data can pollute the cache with unnecessary data. It can also waste power and performance when a linefill is performed only to discard the linefill data because the entire line was subsequently written by the memset (). In some situations, cache line allocation on writes is not required. For example, when executing the C standard library memset () function to clear a large block of memory to a known value.

To prevent unnecessary cache line allocation, the *Bus Interface Unit* (BIU) can detect when the core has written a full cache line before the linefill completes. If this situation is detected on a configurable number of consecutive linefills, then it switches into write streaming mode.

When in write streaming mode, load operations behave as normal, and can still cause linefills. Writes still lookup in the cache, but if they miss then they write out to the L2 or L3 cache rather than starting a linefill.



More than the specified number of linefills might be observed on the master interface, before the BIU switches to write streaming mode.

The BIU continues in write streaming mode until either:

- It detects a cacheable write burst that is not a full cache line.
- There is a load operation from the same line that is being written to the L2 or the L3 cache.

When a Cortex®-A510 core has switched to write streaming mode, the BIU continues to monitor the bus traffic. It signals to the L2 or L3 cache to go into write streaming mode when it observes a further number of full cache line writes.

The write streaming threshold defines the number of consecutive cache lines that are fully written without being read before store operations stop causing cache allocations. You can configure the write streaming threshold for each cache:

- IMP CPUECTLR EL1.L1WSCTL configures the L1 write streaming mode threshold.
- IMP CPUECTLR EL1.L2WSCTL configures the L2 write streaming mode threshold.
- IMP CPUECTLR EL1.L3WSCTL configures the L3 write streaming mode threshold.

Related information

B.1.11 IMP CPUECTLR EL1, CPU Extended Control Register on page 165

8.3 Memory system implementation

The Cortex®-A510 core supports a single limited order range that includes the entire memory space. It also has specific behavior for transient memory regions.

Instruction implementation in the L1 data memory system

The Cortex®-A510 core supports the atomic instructions added in the Arm®v8.1-A architecture. Atomic instructions to Cacheable memory can be performed either as near atomic or far atomic instructions. Whether a near or far atomic instruction is used depends on the L1 data cache hit and miss information and on the type of operation. Atomic instruction execution location is as follows:

- Near atomic instructions are executed locally, at the L1 memory subsystem level.
- Far atomic instructions are executed in downstream caches and in memory.

Use IMP_CPUECTLR_EL1.ATOM to configure atomic instruction handling. See the Arm^{\otimes} DynamlQ^{$^{\infty}$} Shared Unit-110 Technical Reference Manual for more information about atomic instructions.

The atomic is passed on to the interconnect to perform the operation when all the following conditions apply:

- The interconnect supports far atomics.
- The master interface is configured as AXI or CHI.
- The operation misses everywhere within the DSU-110 DynamlQ[™] cluster.

If the operation hits anywhere inside the Dynaml $Q^{\mathbb{M}}$ cluster, or the interconnect does not support atomics, the L3 memory system performs the atomic operation and allocates the line into the L3 cache if it is not already there.

If there is a requirement to perform a specific atomic operation as a near atomic, you can precede the atomic instruction with a PRFM PSTLIKEEP instruction. This brings the line into the cache in a unique state. Using a PRFM PSTLIKEEP instruction does not guarantee that the atomic is performed near, as this action is only a performance hint.

The Cortex®-A510 core supports atomics to Device or Non-cacheable memory, however this support relies on the interconnect also supporting atomics. If this type of atomic instruction is executed when the interconnect does not support them, it results in an asynchronous Data Abort.

Transient memory region

The core has a specific behavior for memory regions that are marked as Write-Back cacheable and transient, as defined in the Arm®v8-A architecture.

The transient hint is a qualifier of the cache allocation hints, and indicates that the benefit of caching is for a relatively short period.

For any load that is targeted at a memory region that is marked as transient, the following occurs:

- If the memory access misses in the L1 data cache, the returned cache line is allocated in the L1 data cache but is marked as transient.
- On eviction, if the line is clean and marked as transient, it is not allocated into the L2 cache but is marked as invalid in the L1 data cache.

Use IMP CPUECTLR EL1.NTCTL to configure transient and non-temporal L1 eviction.

For stores that are targeted at a memory region that is marked as transient, if the store misses in the L1 data cache, the line is not allocated into the L2 cache.

Non-temporal loads

Non-temporal loads indicate to the caches that the data is likely to be used for only short periods. For example, when streaming single-use read data that is then discarded. In addition to non-temporal loads, there are also prefetch-memory (PRFM) hint instructions with the STRM qualifier. The Load/Store Non-temporal Pair instructions provide a hint to the memory system that an access is non-temporal or streaming, and unlikely to be repeated in the near future.

Non-temporal loads cause allocation into the L1 data cache, with the same performance as normal loads. However, when a later linefill is allocated into the cache, the cache line that is marked as non-temporal has higher priority to be replaced. To prevent pollution of the L2 cache, a non-temporal line that is evicted from the L1 data cache is not allocated to L2, as would be the case for a normal line. Instead, the non-temporal data is sent directly to the L3 cache. Use IMP_CPUECTLR_EL1.NTCTL to configure transient and non-temporal L1 data cache eviction.



If the core has the line in a unique state, the line is marked as non-temporal in the cache. If the line is shared with other cores, the line is treated normally.

Non-temporal stores are treated the same as stores to a memory region that is marked as transient. That is, if the store misses in the L1 data cache, the line is not allocated into the L2 cache.

Related information

B.1.11 IMP_CPUECTLR_EL1, CPU Extended Control Register on page 165

8.4 Internal exclusive monitor

The Cortex®-A510 core includes an internal exclusive monitor with a 2-state, open and exclusive, state machine that manages Load-Exclusive and Store-Exclusive instructions and Clear-Exclusive instructions.

You can use these instructions to construct semaphores, ensuring synchronization between different processes running on the core. Semaphores can also ensure synchronization between different cores that are using the same coherent memory locations for the semaphore.

A Load-Exclusive instruction tags a small block of memory for exclusive access. The CTR_ELO register defines the size of the tagged blocks as 16 words, one cache line.



A Load-Exclusive or Store-Exclusive instruction is an instruction that has a mnemonic starting with LDX, LDAX, STX, or STLX.

If a Load-Exclusive instruction is performed to Non-cacheable or Device memory, and is to a region of memory in the *System on Chip* (SoC) that does not support exclusive accesses, it causes a Data Abort exception with a Data Fault status code of 0b110101.

See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for more information about these instructions.

Treatment of intervening store operations

When a normal store operation occurs between a Load-Exclusive and a Store-Exclusive instruction from the same core, the normal store does not produce any direct effect on the internal exclusive monitor.

After the Load-Exclusive instruction, the local monitor is in the Exclusive Access state. It remains in the Exclusive Access state after the store. It then returns to the Open Access state only after one of the following operations:

- A Store-Exclusive access
- A clrex instruction
- An exception return

However, if the address that is accessed is in cacheable memory, any eviction of the cache line containing that address clears the monitor. Arm does not recommend placing any load or store instructions between the Load-Exclusive and the Store-Exclusive, because these additional instructions can cause a cache eviction. Any data cache maintenance instruction can also clear the exclusive monitor.

Exclusive monitor

In the exclusive state machine, the transitions are as follows:

- If the monitor is in the Exclusive Access state, and a Store-Exclusive instruction is performed to a different address, then the Store-Exclusive fails and does not update memory.
- If a normal store is performed to a different address, it does not affect the exclusive monitor.
- If a normal store is performed from a different core to the same address, it returns the monitor to the Open Access state. If the store is from the same core, it does not return the monitor to the Open Access state.

Related information

B.5.42 CTR ELO, Cache Type Register on page 345

8.5 Data prefetching

Data prefetching can boost execution performance by fetching data before it is needed.

Preload instructions

The Cortex®-A510 core supports the AArch64 Prefetch Memory instruction, PRFM and the AArch32 Preload Data instruction, PLD.

The PRFM and PLD instructions signal to the memory system that memory accesses from a specified address are likely to occur soon. The memory system tries to reduce the latency of memory accesses when they occur.

The PRFM and PLD instructions perform a lookup in the cache. If the cache lookup misses, and it is to a cacheable address, then a linefill starts. However, a PRFM or PLD instruction retires when its linefill is started. It does not wait until the linefill is complete.

See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for more information about prefetch memory and preloading caches.

Hardware data prefetcher

The Cortex®-A510 core has a data prefetch mechanism that looks for cache line fetches with regular or repetitive patterns of data. The core includes multiple data prefetchers. If a data prefetcher detects a pattern, it signals to the memory system that memory accesses from a specified address are likely to occur soon. The memory system responds by starting new linefills to fetch the predicted addresses ahead of the demand loads. These linefills can be in the L1 data cache, the L2 cache, or the L3 cache, depending on which cache the hardware selects.

Prefetch streams end under any of the following circumstances:

- A repetitive pattern is broken.
- A Data Synchronization Barrier (DSB) operation is executed.
- A Wait for Interrupt (WFI) or Wait for Event (WFE) wakeup event is executed.
- A data cache maintenance operation is committed.

The prefetcher is based on virtual addresses. It can therefore cross page boundaries as long as the new page is still cacheable and has read permission.

Data Cache Zero

In the Cortex®-A510 core, the *Data Cache Zero by Virtual Address* (DC ZVA) instruction sets a block of 64 bytes in memory, aligned to 64 bytes in size, to 0x00.

See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for more information.

9. L2 memory system

The Cortex®-A510 L2 memory system connects the Cortex®-A510 core to the *DynamlQ*™ *Shared Unit-110* (DSU-110) L3 memory system. It includes an optional unified L2 cache that is private to a complex.

The L2 memory system handles requests from the L1 instruction and data caches, and snoop requests from the L3 memory system. The L2 memory system forwards responses from the L3 system to the core. The core can then take precise or imprecise aborts, depending on the type of transaction.



For some cores, you can implement the DSU-110 to use the Direct connect feature to connect to the core. However, the Cortex®-A510 core does not support Direct connect.

For a complex with two cores, the L2 memory system is shared between the two cores. The L2 memory system also:

- Handles coherent and non-coherent operations from cores and from associated L1 evictions.
- Handles snoop operations from other cores in the DSU-110 DynamlQ[™] cluster and from other *Processing Elements* (PEs) in the system, in accordance with the AMBA® 5 CHI Architecture Specification.
- Handles instruction cache, Translation Lookaside Buffer (TLB), and predictor maintenance operations as Distributed Virtual Memory (DVM) messages, including broadcast operations within the complex.

The following table shows the L2 memory system features.

Table 9-1: L2 memory system features

Feature	Туре								
L2 cache,	128KB, 192KB, 256KB, 384KB, or 512KB								
optional	8-way set associative								
	Per-complex unified								
	Physically-Indexed, Physically-Tagged (PIPT)								
	Optionally protected with Error Correcting Code (ECC)								
Cache line length	64 bytes								
Cache	Dynamic biased cache replacement policy								
policy	Pseudo-exclusive with L1 data caches								
	Pseudo-inclusive with L1 instruction caches								
Cache protection	Tag, data, and L2 data buffer RAM structures are always protected with ECC.								
Cache partitioning	The L2 cache is too small to justify partitioning. The L2 cache stores the Memory system resource Partitioning And Monitoring (MPAM) information and propagates it to the L1 and L3 caches.								

9.1 Optional integrated L2 cache

You can implement the Cortex®-A510 core with or without an L2 cache.

Allocations into the L2 cache can be made either by the hardware prefetcher, by a PRFM instruction, or as a result of stash transactions from the interconnect.

In general, data is allocated to the L2 cache only when evicted from the L1 memory system, not when first fetched from the system. However, there are other cases when data or instructions are allocated to the L2 cache:

- If the Write-Allocate hint is set when the L1 cache enters write-streaming mode, cacheable writes are allocated in the L2 cache until the L2 streaming threshold is reached.
- L2 cache prefetches issued by the L1 caches are allocated in the L2 cache, regardless of the Read-Allocate hint.
- If the Read-Allocate hint is set, cacheable reads from the *Translation Lookaside Buffer* (TLB) or instruction side are allocated in the L2 cache.



This list mentions the most common examples of when data might be allocated to the L2 cache, but it does not include every possible case.

Writes to a memory region that is marked as transient are not allocated to the L2 cache.

When non-temporal data is evicted from the L1 memory system, the data is sent directly to the L3 cache and is not allocated in the L2 cache. Use IMP_CPUECTLR_EL1.NTCTL to configure transient and non-temporal L1 eviction.

L2 cache RAMs are invalidated automatically at reset unless the Debug recovery mode is used.

Related information

5.4.6 Debug recovery mode on page 51

8.2 Write streaming mode on page 72

B.1.11 IMP_CPUECTLR_EL1, CPU Extended Control Register on page 165

9.2 Support for memory types

The Cortex®-A510 core simplifies coherency logic by downgrading some memory types.

Memory that is marked as both Inner Write-Back Cacheable and Outer Write-Back Cacheable is cached in the L1 data cache and the L2 cache. All other memory types are not cached.

The additional attribute hints are used as follows:

Allocation hint

Allocation hints help to determine the rules of allocation of newly fetched lines in the system.

Transient hint

An allocating read to the L1 data cache that has the transient bit set is allocated in the L1 cache. These types of read are marked as most likely to be evicted, according to the L1 eviction policy.

Writes that have the transient bit set are not allocated to the L1 cache or to the L2 cache. Evictions from L1 cache that is marked as transient are not allocated to the L2 cache. Use IMP_CPUECTLR_EL1.NTCTL to configure transient and non-temporal L1 eviction.

The standard CHI attributes are passed to the *DynamlQ*[™] *Shared Unit-110* (DSU-110) with no modifications, except for translating the following architectural attributes to CHI attributes:

- Allocate hint
- Shareability
- Cacheability



Inner and Outer Cacheability is merged together, as the Cortex®-A510 core only allocates memory that is marked as both Inner and Outer cacheable.

Related information

B.1.11 IMP_CPUECTLR_EL1, CPU Extended Control Register on page 165

9.3 Transaction capabilities

The interface between the Cortex®-A510 L2 memory system and the *DynamlQ*™ *Shared Unit-110* (DSU-110) defines the transaction capabilities for the core.

The following table shows the maximum values for read, write, *Distributed Virtual Memory* (DVM) issuing, and snoop capabilities of the Cortex®-A510 L2 cache. The table includes values for single-slice L2 cache and dual slice L2 cache configurations.

Table 9-2: Cortex®-A510 L2 cache transaction capabilities

Attribute	Maximum value	Description
Write issuing capability	40, for single slice	Maximum number of outstanding write transactions.
	80, for dual slice	Note: This value depends on the counting method that is used, but typical values are quoted.
Read issuing capability	31, for single slice	Maximum number of outstanding read transactions.
	48, for dual slice	

Attribute	Maximum value	Description
Snoop acceptance capability	29, for single slice	Maximum number of outstanding snoops accepted.
	49, for dual slice	
DVM issuing capability	18, for single slice	Maximum number of outstanding DVM operation transactions.
	36, for dual slice	

10. Direct access to internal memory

The Cortex®-A510 core provides a mechanism to read the internal memory that the L1 and L2 cache and *Translation Lookaside Buffer* (TLB) structures use, through **IMPLEMENTATION DEFINED** System registers. When the coherency between the cache data and the system memory data is broken, you can use this mechanism to investigate any issues.

Direct access to internal memory is available only in EL3. In all other modes, accessing these registers results in an Undefined Instruction exception. Use the **IMPLEMENTATION DEFINED** system registers to select the appropriate memory block and location. The following table shows the System register operations that read the data and the information that the cache data includes.

Table 10-1: IMPLEMENTATION DEFINED System registers for accessing internal memory

Name	Access encoding	Operation	Read data content
IMP_CDBGDR0_EL3	MRS <xt>, S3_ 6_C15_C0_0</xt>	Store data from a preceding cache debug operation	Data
SYS IMP_CDBGL1DCTR	SYS #6, C15, C2, #0, <xt></xt>	Read contents of L1 data cache tag RAM	Data
SYS IMP_CDBGL1ICTR	SYS #6, C15, C2, #1, <xt></xt>	Read contents of L1 instruction cache tag RAM	Set and way
SYS IMP_CDBGL2TR0	SYS #6, C15, C2, #2, <xt></xt>	Read contents of L2 TLB	Index and way
SYS IMP_CDBGL2CTR	SYS #6, C15, C2, #3, <xt></xt>	Read contents of L2 cache tag RAM	Index and way
SYS IMP_CDBGL1DCDTR	SYS #6, C15, C2, #4, <xt></xt>	Read contents of L1 data cache dirty RAM	Set and way
SYS IMP_CDBGL1DCMR	SYS #6, C15, C3, #0, <xt></xt>	Read contents of L1 data cache Memory Tagging Extension (MTE) tag RAM	Set and way
SYS IMP_CDBGL2TR1	SYS #6, C15, C3, #2, <xt></xt>	Read contents of L2 TLB	Index and way
SYS IMP_CDBGL2CMR	SYS #6, C15, C3, #3, <xt></xt>	Read contents of L2 cache MTE tag RAM	Set and way
SYS IMP_CDBGL1DCDR	SYS #6, C15, C4, #0, <xt></xt>	Read contents of L1 data cache data RAM	Set, way, and offset
SYS IMP_CDBGL1ICDR	SYS #6, C15, C4, #1, <xt></xt>	Read contents of L1 instruction cache data RAM	Set, way, and offset
SYS IMP_CDBGL2TR2	SYS #6, C15, C4, #2, <xt></xt>	Read contents of L2 TLB	Index and way
SYS IMP_CDBGL2CDR	SYS #6, C15, C4, #3, <xt></xt>	Read contents of L2 cache data RAM	Set, way, and offset

10.1 L1 cache encodings

Both the L1 data and instruction caches are 4-way set associative. The size of the configured cache determines the number of sets in each way.

The encoding for locating the cache data entry for tag and data memory is set in x_n in the appropriate sys instruction.

To read the data from a particular RAM, write to the appropriate System register using the encoding shown in the table in 10. Direct access to internal memory on page 82.

For example, to read the data from the L1 data cache tag RAM, access IMP_CDBGL1DCTR as follows:

```
SYS #6, C15, C2, #0, <Xt>
```

To specify the cache line from which you want to read, use the bit description table in the System register description.

The cache tag specified is written to IMP CDBGDR0 EL3.

Related information

B.3.1 IMP_CDBGDR0_EL3, Cache Debug Data Register 0 on page 214
B.4.1 SYS IMP_CDBGL1DCTR, L1 Data Cache Tag Read Operation on page 228
B.4.2 SYS IMP_CDBGL1ICTR, L1 Instruction Cache Tag Read Operation on page 230
B.4.5 SYS IMP_CDBGL1DCDTR, L1 Data Cache Dirty Read Operation on page 235
B.4.6 SYS IMP_CDBGL1DCMR, L1 Data Cache MTE Tag Read Operation on page 236
B.4.9 SYS IMP_CDBGL1DCDR, L1 Data Cache Data Read Operation on page 241
B.4.10 SYS IMP_CDBGL1ICDR, L1 Instruction Cache Data Read Operation on page 242

10.2 L2 cache encodings

The L2 cache is 8-way set associative. The size of the configured cache determines the number of sets in each way.

The encoding that is used to locate the cache data entry for tag and data memory is set in x_n in the appropriate sys instruction.

To read the data from a particular RAM, write to the appropriate System register using the encoding shown in the table in 10. Direct access to internal memory on page 82.

For example, to read the data from the L2 cache tag RAM, access IMP CDBGL2CTR as follows:

```
SYS #6, C15, C2, #3, <Xt>
```

To specify the cache line from which you want to read, use the bit description table in the System register description.

The cache tag specified is written to IMP CDBGDR0 EL3.

Related information

B.3.1 IMP_CDBGDR0_EL3, Cache Debug Data Register 0 on page 214
B.4.4 SYS IMP_CDBGL2CTR, L2 Cache Tag Read Operation on page 233
B.4.8 SYS IMP_CDBGL2CMR, L2 Cache MTE Tag Read Operation on page 239
B.4.12 SYS IMP_CDBGL2CDR, L2 Cache Data Read Operation on page 245

10.3 L2 TLB encodings

The L2 *Translation Lookaside Buffer* (TLB) is 8-way set associative and is RAM-based. Individual TLB entries can be read into the data registers by executing the IMP_CDBGL2TDR operation.

The encoding that is used to locate the data for a TLB is set in x_n in the appropriate sys instruction.

To read the data from a particular TLB, write to the appropriate System register using the encoding shown in the table in 10. Direct access to internal memory on page 82.

For example, to read bits[63:0] from the L2 TLB, access IMP_CDBGL2TRO as follows:

```
SYS #6, C15, C2, #2, <Xt>
```

To specify the cache line from which you want to read, use the bit description table in the System register description.

The cache tag specified is written to IMP CDBGDR0 EL3.

Related information

B.3.1 IMP_CDBGDR0_EL3, Cache Debug Data Register 0 on page 214 B.4.3 SYS IMP_CDBGL2TR0, L2 TLB Read Operation 0 on page 232 B.4.7 SYS IMP_CDBGL2TR1, L2 TLB Read Operation 1 on page 238 B.4.11 SYS IMP_CDBGL2TR2, L2 TLB Read Operation 2 on page 244

11. RAS extension support

The Cortex®-A510 core implements the *Reliability*, *Availability*, *Serviceability* (RAS) extension, including all extensions up to Arm®v9.0-A.

The Cortex®-A510 core supports the following RAS extension features:

- Fault Handling Interrupts (FHIs)
- Error Recovery Interrupts (ERIs)
- Poison attribute on bus transfers
- Cache protection with Single Error Detect (SED) parity
- Cache protection with Single Error Correct Double Error Detect (SECDED) Error Correcting Code (ECC)
- Error record registers to help software perform recovery actions
- Error injection capabilities to facilitate software and system debug
- The Error Synchronization Barrier (ESB) instruction to synchronize unrecoverable errors

Each of the Cortex®-A510 core RAMs has either cache protection with SECDED ECC or cache protection with SED parity, as defined in 11.1 Cache protection behavior on page 85.

After an ESB instruction, the core ensures that all SError interrupts that are generated by instructions before the ESB are either taken or deferred. If the core cannot take the interrupt, it records it in the Deferred Interrupt Status Register DISR_EL1. See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for more information on DISR EL1.

Fault detection features are included in groups within the DSU-110 DynamlQ[™] cluster and the Cortex®-A510 core. Each group of fault detection features is referred to as a node. The following nodes are implemented in the Cortex®-A510 core and the DynamlQ[™] cluster:

- Node 0 contains fault detection features that are located within the shared L3 memory system in the *DynamlQ*™ *Shared Unit-110* (DSU-110)
- Node 1 contains fault detection features that are located within the private L1 memory systems in the Cortex®-A510 core
- Node 2 contains fault detection features that are located within the shared L2 memory systems in the complex

The Cortex®-A510 core RAS registers correspond to either node 1 or node 2, as indicated by the register name.

For more information on the architectural RAS Extension and nodes, see the Arm® Reliability, Availability, and Serviceability (RAS) Specification Armv8, for the Armv8-A architecture profile.

For information on the node that includes the shared L3 memory system, see RAS extension support in the Arm^{\otimes} DynamlQ^M Shared Unit-110 Technical Reference Manual.

11.1 Cache protection behavior

The configuration of the *Reliability, Availability, Serviceability* (RAS) Extension that is implemented in the Cortex®-A510 core includes cache protection. In this case, the Cortex®-A510 core protects against errors that result in a RAM bitcell holding the incorrect value.

The RAMs in the Cortex®-A510 core have the following capabilities:

SED parity

Single Error Detect. One bit of parity is applicable to the entire word. The word size is specific for each RAM and depends on the protection granule.

SECDED ECC

Single Error Correct, Double Error Detect Error Correcting Code. The word size is specific for each RAM and depends on the protection granule.

The following table shows which protection type is applied to each RAM in the Cortex®-A510 core. The core can progress and remain functionally correct when there is a single-bit error in any RAM.

Table 11-1: RAM cache protection

RAM	ECC or parity
L1 instruction cache data	SED Parity
L1 instruction cache tag	SED Parity
L1 data cache data	SECDED ECC
L1 data cache tag	SED Parity
Duplicate L1 data cache tag	SECDED ECC
L1 data cache dirty	SECDED ECC
L2 Translation Lookaside Buffer (TLB)	SED Parity
L2 cache data	SECDED ECC
L2 cache tag	SECDED ECC
L2 data buffer	SECDED ECC

If there are multiple single-bit errors in different RAMs, or within different protection granules within the same RAM, then the core remains functionally correct.

If there is a double-bit error in a single RAM within the same protection granule, then the behavior depends on the RAM:

- For RAMs with SECDED capability, the core detects and either reports or defers the error. If the error is in a cache line containing dirty data, then that data might be lost.
- For RAMs with only SED, the core does not detect a double-bit error, possibly causing data corruption.

If there are three or more bit errors within the same protection granule, the core might or might not detect the errors. Whether it detects the errors or not depends on the RAM and the position

of the errors within the RAM. The cache protection feature of the core has a minimal performance impact when no errors are present.

11.2 Error containment

The Cortex®-A510 core supports error containment for data errors, which means that detected errors are not silently propagated.

Data errors are propagated using data poisoning to ensure that a consumer is aware of the error. Uncorrectable L1 data cache and L2 cache tag errors are not containable.

Error containment also implies support for poisoning if there is a double error on an eviction. This ensures that the error of the associated data is reported when it is consumed.

Support for the *Error Synchronization Barrier* (ESB) instruction in the core also allows further isolation of imprecise exceptions that are reported when poisoned data is consumed.

11.3 Fault detection and reporting

When the Cortex®-A510 core detects a fault, it raises a Fault Handling Interrupt (FHI) exception or an Error Recovery Interrupt (ERI) exception through the fault or the error signals. FHIs and ERIs are reflected in the Reliability, Availability, and Serviceability (RAS) registers, which are updated in the node that detects the errors.

Fault handling interrupts

When ERRnCTLR.FI is set, all detected Deferred errors, Uncorrected errors, and overflows of the corrected error counters generate an FHI. When ERRnCTLR.CFI is set, all detected Corrected errors also generate an FHI.

FHIs from core n are signaled using **nCOREFAULTIRQ[n]**, and FHIs from complex n are signaled using **nCOMPLEXFAULTIRQ[n]**.

Error recovery interrupts

When ERRnCTLR.UI is set, all detected Uncorrected errors that are not deferred generate an ERI.

ERIs from core n are signaled using **nCOREERRIRQ[n]**, and ERIs from complex n are signaled using **nCOMPLEXERRIRQ[n]**.

Related information

11.7 RAS registers 2 on page 89

B.13.10 ERR2CTLR, Error Record Control Register on page 463

B.13.1 ERR1CTLR, Error Record Control Register on page 432

B.13.9 ERR1STATUS, Error Record Primary Status Register on page 454

11.4 Error detection and reporting

When the Cortex®-A510 core consumes an error, it raises different exceptions depending on the error type.

The Cortex®-A510 core might raise:

- A Synchronous External Abort (SEA).
- An Asynchronous External Abort (AEA).
- An Error Recovery Interrupt (ERI).

Error detection and reporting registers

The following registers are provided:

Error Record Control Registers, ERR1CTLR and ERR2CTLR

These registers enable error reporting and also enable various interrupts that are related to errors and faults.

Error Record Feature Registers, ERR1FR and ERR2FR

These read-only registers specify various error record settings.

Error Record Miscellaneous Registers 0-3, ERRnMISC0-3

These **IMPLEMENTATION DEFINED** error syndrome registers might record details of the error location and counts.

Pseudo-fault Generation Feature register, ERR1PFGF and ERR2PFGF

These registers define which common architecturally defined fault generation features are implemented.

Pseudo-fault Generation Control register, ERR1PFGCTL and ERR2PFGCTL

These registers enable controlled fault generation.

Error Record Primary Status Registers, ERR1STATUS and ERR2STATUS

These registers contain status information for the error record.

See 11.7 RAS registers 2 on page 89 for a complete list of these registers.

Error reporting and performance monitoring

All detected memory errors and *Error Correcting Code* (ECC) or parity errors trigger the MEMORY_ERROR event.

The *Performance Monitoring Unit* (PMU) counters count the MEMORY_ERROR event, provided the event is selected and the counter is enabled. In Secure state, the event is counted only if MDCR_EL3.SPME is asserted.

11.5 Error injection

Error injection consists of inserting an error in the error detection logic to verify the error handling software.

Error injection uses the error detection and reporting registers to insert errors. The Cortex®-A510 core can inject the following error types:

Corrected errors

A Corrected Error (CE) is generated for a single Error Correcting Code (ECC) error on an L1 data cache access.

Deferred errors

A *Deferred Error* (DE) is generated for a double ECC error on eviction of a cache line from the L1 cache to the L2 cache, or as a result of a snoop on the L1 cache.

Uncontainable errors

An *Uncontainable Error* (UC) is generated for a double ECC error on the L1 dirty RAM following an eviction.

An error can be injected immediately or when a 32-bit counter reaches zero. You can control the value of the counter through the Error Pseudo-fault Generation Countdown Register, ERROPFGCDN. The value of the counter decrements on a per clock cycle basis. See the Arm® Reliability, Availability, and Serviceability (RAS) Specification Armv8, for the Armv8-A architecture profile for more information about ERROPFGCDN.



Error injection is a separate source of error within the system and does not create hardware faults.

11.6 RAS registers 1

The summary table provides an overview of *Reliability, Availability, and Serviceability* (RAS) system control registers in the core. Individual register descriptions provide detailed information.

Table 11-2: RAS register summary

Name	Op0	CRn	Op1	CRm	Op2	Reset	Width	Description
ERRIDR_EL1	3	C5	0	C3	0	See individual bit resets.	64-bit	Error Record ID Register
ERRSELR_EL1	3	C5	0	C3	1	See individual bit resets.	64-bit	Error Record Select Register

11.7 RAS registers 2

The summary table provides an overview of memory-mapped *Reliability*, *Availability*, *and Serviceability* (RAS) registers in the core. Individual register descriptions provide detailed information.

Table 11-3: RAS register summary

Name	Reset	Width	Description
ERR2CTLR	See individual bit resets.	64-bit	Error Record Control Register
ERR1CTLR	See individual bit resets.	64-bit	Error Record Control Register
ERR2FR	See individual bit resets.	64-bit	Error Record Feature Register
ERR1FR	See individual bit resets.	64-bit	Error Record Feature Register
ERR2MISC1	0x0	64-bit	Error Record Miscellaneous Register 1
ERR1MISC1	0x0	64-bit	Error Record Miscellaneous Register 1
ERR2MISC0	See individual bit resets.	64-bit	Error Record Miscellaneous Register 0
ERR1MISC0	See individual bit resets.	64-bit	Error Record Miscellaneous Register 0
ERR2PFGF	See individual bit resets.	64-bit	Pseudo-fault Generation Feature Register
ERR1PFGF	See individual bit resets.	64-bit	Pseudo-fault Generation Feature Register
ERR2PFGCTL	See individual bit resets.	64-bit	Pseudo-fault Generation Control Register
ERR1PFGCTL	See individual bit resets.	64-bit	Pseudo-fault Generation Control Register
ERR2STATUS	See individual bit resets.	64-bit	Error Record Primary Status Register
ERR1STATUS	See individual bit resets.	64-bit	Error Record Primary Status Register
ERR2MISC3	0x0	64-bit	Error Record Miscellaneous Register 3
ERR1MISC3	0x0	64-bit	Error Record Miscellaneous Register 3
ERR2MISC2	0x0	64-bit	Error Record Miscellaneous Register 2
ERR1MISC2	0x0	64-bit	Error Record Miscellaneous Register 2

12. GIC CPU interface

The Generic Interrupt Controller (GIC) supports and controls interrupts. The GIC Distributor connects to the Cortex®-A510 core through a GIC CPU interface. The GIC CPU interface includes registers to mask, identify, and control the state of interrupts that are forwarded to the core.

Each core in a DSU-110 DynamlQ[™] cluster has a GIC CPU interface, which connects to a common external distributor component.

The GICv4.1 architecture implemented in the Cortex®-A510 core supports:

- Two Security states
- Secure virtualization
- Software-Generated Interrupts (SGIs)
- Message-based interrupts
- System register access for the CPU interface
- Interrupt masking and prioritization
- Cluster environments, including systems that contain more than eight cores
- Wakeup events in power management environments

The GIC includes interrupt grouping functionality that supports:

- Configuring each interrupt to belong to either Group 0 or Group 1, where Group 0 interrupts are always Secure
- Signaling Group 1 interrupts to the target core using either the IRQ or the FIQ exception request. Group 1 interrupts can be Secure or Non-secure
- Signaling Group 0 interrupts to the target core using the FIQ exception request only
- A unified scheme for handling the priority of Group 0 and Group 1 interrupts

See the Arm® Generic Interrupt Controller Architecture Specification, GIC architecture version 3 and version 4 for more information about interrupt groups.

12.1 Disable the GIC CPU interface

The Cortex®-A510 core always includes the *Generic Interrupt Controller* (GIC) CPU interface. However, you can disable it to meet your requirements.

To disable the GIC CPU interface, assert the **GICCDISABLE** signal HIGH at reset. If you disable it this way, then you can use GIC architectures other than the GICv4.1 architecture. If the Cortex®-A510 core is not integrated with an external GICv4.1 interrupt distributor component in the system, then you must disable the GIC CPU interface.

If you disable the GIC CPU interface, then:

- The virtual input signals **nVIRQ** and **nVFIQ** and the input signals **nIRQ** and **nFIQ** can be driven by an external GIC in the SoC.
- GIC system register access generates **UNDEFINED** instruction exceptions.



If you enable the GIC CPU interface, then you must tie off **nVIRQ** and **nVFIQ** to HIGH. This is because the GIC CPU interface generates the virtual interrupt signals to the core. The **nIRQ** and **nFIQ** signals are controlled by software, therefore there is no requirement to tie them HIGH.

See Functional integration in the Arm[®] DynamlQ^{M} Shared Unit-110 Configuration and Integration Manual for more information on these signals.

12.2 GIC register summary

The summary table provides an overview of *Generic Interrupt Controller* (GIC) registers in the core. Individual register descriptions provide detailed information.

Table 12-1: GIC register summary

Name	Op0	CRn	Op1	CRm	Op2	Reset	Width	Description
ICC_CTLR_EL1	3	C12	0	C12	4	See individual bit resets.	64-bit	Interrupt Controller Control Register (EL1)
ICV_CTLR_EL1	3	C12	0	C12	4	See individual bit resets.	64-bit	Interrupt Controller Virtual Control Register
ICC_APORO_EL1	3	C12	0	C8	4	See individual bit resets.	64-bit	Interrupt Controller Active Priorities Group 0 Registers
ICV_APORO_EL1	3	C12	0	C8	4	See individual bit resets.	64-bit	Interrupt Controller Virtual Active Priorities Group 0 Registers
ICC_AP1R0_EL1	3	C12	0	C9	0	See individual bit resets.	64-bit	Interrupt Controller Active Priorities Group 1 Registers
ICV_AP1R0_EL1	3	C12	0	C9	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Active Priorities Group 1 Registers
ICH_VTR_EL2	3	C12	4	C11	1	See individual bit resets.	64-bit	Interrupt Controller VGIC Type Register
ICC_CTLR_EL3	3	C12	6	C12	4	See individual bit resets.	64-bit	Interrupt Controller Control Register (EL3)

13. Advanced SIMD and floating-point support

The Cortex®-A510 core supports the Advanced SIMD and scalar floating-point instructions in the A64 instruction set without floating-point exception trapping.

The Cortex®-A510 core floating-point implementation includes Armv8-A architecture features, as specified in 2.4 Supported standards and specifications on page 27.

14. Scalable Vector Extensions support

The Cortex®-A510 core supports the *Scalable Vector Extension* (SVE) and the *Scalable Vector Extension 2* (SVE2). SVE and SVE2 complement and do not replace AArch64 Advanced SIMD and floating-point functionality.

SVE is an optional extension introduced by the Armv8.2 architecture. SVE is supported in AArch64 state only. SVE provides vector instructions that, primarily, support wider vectors than the Arm Advanced SIMD instruction set.

The Cortex®-A510 core implements a scalable vector length of 128 bits.

All the features and additions that SVE introduces are described in the Arm® Architecture Reference Manual Supplement, The Scalable Vector Extension (SVE), for Armv8-A.

See the Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile for more information about SVE2.

15. System control

The system registers control and provide status information for the functions that the core implements.

The main functions of the system registers are:

- System performance monitoring
- Cache configuration and management
- Overall system control and configuration
- Memory Management Unit (MMU) configuration and management
- Generic Interrupt Controller (GIC) configuration and management

The system registers are accessible in AArch64 execution state at ELO to EL3. In addition, some system registers are accessible in AArch32 execution state at ELO. Some of the system registers are also accessible through the external debug interface or Utility bus interface.

15.1 Generic system control register summary

The summary table provides an overview of generic system control registers in the core. Individual register descriptions provide detailed information.

Table 15-1: Generic system control register summary

Name	Op0	CRn	Op1	CRm	Op2	Reset	Width	Description
AIDR_EL1	3	C0	1	C0	7	0x0	64-bit	Auxiliary ID Register
ACTLR_EL1	3	C1	0	C0	1	0x0	64-bit	Auxiliary Control Register (EL1)
ACTLR_EL2	3	C1	4	C0	1	0x0	64-bit	Auxiliary Control Register (EL2)
HACR_EL2	3	C1	4	C1	7	0x0	64-bit	Hypervisor Auxiliary Control Register
ACTLR_EL3	3	C1	6	CO	1	0x0	64-bit	Auxiliary Control Register (EL3)
AMAIR_EL2	3	C10	0	C3	0	0x0	64-bit	Auxiliary Memory Attribute Indirection Register (EL2)
LORID_EL1	3	C10	0	C4	7	See individual bit resets.	64-bit	LORegionID (EL1)
AMAIR_EL1	3	C10	5	C3	0	0x0	64-bit	Auxiliary Memory Attribute Indirection Register (EL1)
AMAIR_EL3	3	C10	6	C3	0	0x0	64-bit	Auxiliary Memory Attribute Indirection Register (EL3)
IMP_CPUACTLR_EL1	3	C15	0	C1	0	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR2_EL1	3	C15	0	C1	1	See individual bit resets.	64-bit	CPU Auxiliary Control Register 2
IMP_CPUACTLR3_EL1	3	C15	0	C1	2	See individual bit resets.	64-bit	CPU Auxiliary Control Register 3

Name	Op0	CRn	Op1	CRm	Op2	Reset	Width	Description
IMP_CMPXACTLR_EL1	3	C15	0	C1	3	See individual bit resets.	64-bit	Complex Auxiliary Control Register
IMP_CPUECTLR_EL1	3	C15	0	C1	4	See individual bit resets.	64-bit	CPU Extended Control Register
IMP_CMPXECTLR_EL1	3	C15	0	C1	7	See individual bit resets.	64-bit	Complex Extended Control Register
IMP_CPUPWRCTLR_EL1	3	C15	0	C2	7	See individual bit resets.	64-bit	CPU Power Control Register
IMP_CLUSTERCFR2_EL1	3	C15	0	C9	2	See individual bit resets.	64-bit	Cluster Configuration Register 2
IMP_ATCR_EL2	3	C15	4	C7	0	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register
IMP_AVTCR_EL2	3	C15	4	C7	1	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register
IMP_ATCR_EL1	3	C15	5	C7	0	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register
IMP_ATCR_EL3	3	C15	6	C7	0	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register
AFSRO_EL2	3	C5	0	C1	0	0x0	64-bit	Auxiliary Fault Status Register 0 (EL2)
AFSR1_EL2	3	C5	0	C1	1	0x0	64-bit	Auxiliary Fault Status Register 1 (EL2)
AFSRO_EL1	3	C5	5	C1	0	0x0	64-bit	Auxiliary Fault Status Register 0 (EL1)
AFSR1_EL1	3	C5	5	C1	1	0x0	64-bit	Auxiliary Fault Status Register 1 (EL1)
AFSRO_EL3	3	C5	6	C1	0	0×0	64-bit	Auxiliary Fault Status Register 0 (EL3)
AFSR1_EL3	3	C5	6	C1	1	0x0	64-bit	Auxiliary Fault Status Register 1 (EL3)

16. Debug

The DSU-110 DynamlQ[™] cluster provides a debug system that supports both self-hosted and external debug. It has an external DebugBlock component, and integrates various CoreSight debug related components.

The CoreSight debug related components are split into two groups, with some components in the DynamIQ[™] cluster, and others in the separate DebugBlock.

The DebugBlock is a dedicated debug component in the DSU-110, separate from the cluster. The DebugBlock operates within a separate power domain, enabling connection to a debugger to be maintained when the cores and the DynamlQ $^{\text{m}}$ cluster are both powered down.


The connection between the cluster and the DebugBlock consists of a pair of Advanced Peripheral Bus APB interfaces, one in each direction. All debug traffic, except the authentication interface, takes place over this interface as read or write APB transactions. This debug traffic includes register reads, register writes, and Cross Trigger Interface (CTI) triggers.

The debug system implements the following CoreSight debug components:

- Per-core trace unit, integrated into the CoreSight subsystem.
- Per-core CTI, contained in the DebugBlock.
- Cross Trigger Matrix (CTM)
- Debug control provided by AMBA® APB interface to the DebugBlock

The following figure shows how the debug system is implemented with the DynamlQ[™] cluster.

Figure 16-1: DynamIQ[™] cluster debug components



The primary debug APB interface on the DebugBlock controls the debug components. The APB decoder decodes the requests on this bus before they are sent to the appropriate component in the DebugBlock or in the Dynaml Q^{TM} cluster. The per-core CTIs are connected to a CTM.

Each core contains a debug component that the debug APB bus accesses. The cores support debug over powerdown using modules in the DebugBlock that mirror key core information. These modules allow access to debug over powerdown CoreSight™ registers while the core is powered down.

The trace unit in each core outputs trace, which is funneled in the DynamlQ $^{\text{M}}$ cluster down to a single AMBA $^{\text{M}}$ 4 ATBv1.1 interface.

See Debug in the Arm[®] DynamlQ^{$^{\text{M}}$} Shared Unit-110 Technical Reference Manual for more information about the DynamlQ^{$^{\text{M}}$} cluster debug components.


The Cortex®-A510 core also supports direct access to internal memory, that is, cache debug. Direct access to internal memory allows software to read the internal memory that the L1 and L2 cache and *Translation Lookaside Buffer* (TLB) structures use. See 10. Direct access to internal memory on page 82 for more information.

16.1 Supported debug methods

The DSU-110 DynamlQ[™] cluster along with its associated complexes and cores is part of a debug system that supports both self-hosted and external debug.

The following figure shows a typical external debug system.

Figure 16-2: External debug system



Debug host

A computer, for example a personal computer, that is running a software debugger such as the Arm® Debugger. You can use the debug host to issue high-level commands. For example, you can set a breakpoint at a certain location or examine the contents of a memory address.

Protocol converter

The debug host sends messages to the debug target using an interface such as Ethernet. However, the debug target typically implements a different interface protocol. A device such as DSTREAM is required to convert between the two protocols.

Debug target

The lowest level of the system implements system support for the protocol converter to access the debug unit. For DSU-110 based devices, the mechanism used to access the debug unit is based on the CoreSight architecture. The DSU-110 DebugBlock is accessed using an APB interface and the debug accesses are then directed to the selected A510 core inside the DynamlQ $^{\text{M}}$ cluster. An example of a debug target is a development system with a test chip or a silicon part with a A510 core.

Debug unit

Helps debugging software that is running on the core:

- DSU-110 and external hardware based around the core.
- Operating systems.
- Application software.

With the debug unit, you can:

- Stop program execution.
- Examine and alter process and coprocessor state.
- Examine and alter memory and the state of the input or output peripherals.
- Restart the processing element (PE).

For self-hosted debug, the debug target runs debug monitor software that runs on the core in the $\mathsf{Dynam} \mathsf{IQ}^\mathsf{M}$ cluster. This way, it does not require expensive interface hardware to connect a second host computer.

16.2 Debug register interfaces

The Cortex®-A510 core implements the Arm®v9.0-A Debug architecture. It also supports the Arm®v8.4-A Debug architecture and Arm®v8.3-A Debug over powerdown.

The Debug architecture defines a set of Debug registers. The Debug register interfaces provide access to these registers either from software running on the core or from an external debugger. See Debug in the $Arm^{\text{@}}$ DynamlQ $^{\text{M}}$ Shared Unit-110 Technical Reference Manual for more information.

Related information

5.7 Debug over powerdown on page 56

16.2.1 Core interfaces

Except for the Trace registers, all the Debug register groups are both System register based and memory-mapped. System register access allows the Cortex®-A510 core to access certain Debug registers directly.

Access to the Debug registers is partitioned as follows:

Debug

You can access the Debug register map using the APB responder port that connects into the DebugBlock of the $DynamIQ^{M}$ Shared Unit-110 (DSU-110).

Performance monitoring

You can access the performance monitor registers using the APB responder port that connects into the DebugBlock of the DSU.

Activity monitoring

You can access the activity monitor registers using the utility bus interface.

Trace

You can access the trace unit registers using the APB responder port that connects into the DebugBlock of the DSU.

ELA registers

You can access the ELA registers using the APB responder port that connects into the DebugBlock of the DSU.



This function is memory-mapped and is not accessible using System registers.

See Interfaces and Debug in the Arm® DynamlQ $^{\text{m}}$ Shared Unit-110 Technical Reference Manual for information on the APB responder port interface and the utility bus interface.

Related information

- 17.4 Performance monitors register summary on page 120
- 17.5 PMU register summary on page 121
- 18.8 ETE register summary on page 129
- 20.5 AMU register summary on page 136
- B.11 AArch64 Activity Monitors registers summary on page 406
- 16.8 Debug register summary on page 104

16.2.2 Effects of resets on Debug registers

Cold and Warm resets are generated within the DSU-110 Dynaml Q^{TM} cluster and have different effects on the Debug registers.

A Cold reset includes reset of the core logic and the integrated debug functionality. It initializes the core logic, including the trace unit and debug logic.

A Warm reset includes reset of the core logic but not the debug, trace unit, or Activity Monitoring Unit (AMU) logic, or the Reliability, Availability, and Serviceability (RAS) registers.

16.2.3 External access permissions to Debug registers

External access permission to the Debug registers is subject to the conditions at the time of the access.

The following table shows the core response to accesses through the external debug interface.

Table 16-1: External access conditions to registers

Name	Condition	Description
Off	EDPRSR.PU = 1	Because Armv8.3-DoPD, Debug over PowerDown, is implemented, access to this field is <i>Read-As-One</i> (RAO). When the core power domain is in a powerup state, the Debug registers in the core power domain can be accessed. When the core power domain is OFF, accesses to the Debug registers in the core power domain, including EDPRSR, return an error.
OSLK	OSLSR_EL1.OSLK = 1	OS Lock is locked.
EDAD	AllowExternalDebugAccess() == FALSE	External debug access is disabled. If an error is returned because of an EDAD condition code, and this is the highest priority error condition, then EDPRSR.SDAD is set to 1. Otherwise, SDAD is unchanged.
Default	-	This is normal access, none of the conditions apply.

16.2.4 Breakpoints and watchpoints

The Cortex®-A510 core supports six breakpoints, four watchpoints, and a standard *Debug Communications Channel* (DCC).

A breakpoint consists of a breakpoint control register and a breakpoint value register. These two registers are referred to as a *Breakpoint Register Pair* (BRP). Four of the breakpoints (BRP 0-3) match only to the *Virtual Address* (VA) and the other two (BRP 4 and 5) match against either the VA or context ID, or the *Virtual Machine ID* (VMID).

You can use watchpoints to stop your target when a specific memory address is accessed by your program. All the watchpoints can be linked to two breakpoints (BRP 4 and 5) to enable a memory request to be trapped in a given process context.

16.3 Debug events

A debug event can be either a software debug event or a Halting debug event.

The Cortex®-A510 core responds to a debug event in one of the following ways:

- It ignores the debug event
- It takes a debug exception
- It enters debug state

In the Cortex®-A510 core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA, and DC IVAC do not generate watchpoint

debug events. Store exclusive instructions generate a watchpoint debug event even when the check for the control of exclusive monitor fails. Atomic cas instructions generate a watchpoint debug event even when the compare operation fails.

A Cold reset sets the Debug OS Lock. For the debug events and debug register accesses to operate normally, the Debug OS Lock must be cleared.

16.4 Debug memory map and debug signals

The debug memory map and debug signals are handled at the DSU-110 DynamlQ[™] cluster level.

See Debug and ROM tables in the Arm® DynamlQ[™] Shared Unit-110 Technical Reference Manual.

16.5 ROM table

The Cortex®-A510 core includes a ROM table that contains a list of components in the system. Debuggers can use the ROM table to determine which CoreSight components are implemented.

The ROM table is a CoreSight debug related component that aids system debug along with CoreSight SoC. There is one ROM table for each complex and ROM tables comply with the Arm^{\otimes} CoreSight Architecture Specification v3.0.

The $DynamIQ^{\mathbb{M}}$ Shared Unit-110 (DSU-110) has its own ROM tables, one for the DynamIQ^{\mathbb{M}} cluster and one for the DebugBlock. It has entry points in the cluster ROM table for the ROM tables belonging to each core or complex. See ROM tables in the $Arm^{\mathbb{R}}$ DynamIQ $^{\mathbb{M}}$ Shared Unit-110 Technical Reference Manual for more information.

The Cortex®-A510 core ROM table includes the following entries:

Table 16-2: ROM table

Offset	Name	Description
0x0000	ROMENTRYO	Core 0 debug
0x0004	ROMENTRY1	Core O Performance Monitoring Unit (PMU)
0x0008	ROMENTRY2	Core 0 trace unit
0x000C	ROMENTRY3	Optional Embedded Logic Analyzer (ELA)
0x0010	ROMENTRY4	Core 1 debug
0x0014	ROMENTRY5	Core 1 PMU
0x0018	ROMENTRY6	Core 1 trace unit
0x001C	ROMENTRY7	-

Related information

16.7 ROM table register summary on page 103

16.6 CoreSight component identification

Each component associated with the Cortex®-A510 core has a unique set of CoreSight ID values.

Table 16-3: CoreSight component identification

Component	Peripheral ID	Component ID	DevType	DevArch	Revision
Trace unit	0x04201BBD46	0xB105900D	0x13	0x47705A13	r1p2
PMU	0x04201BBD46	0xB105900D	0x16	0x47702A16	r1p2
DBG	0x04201BBD46	0xB105900D	0x15	0x47709A15	r1p2
СТІ	0x04004BB4E8	0xB105900D	0x14	0x47711A14	r4p0
ROM table	0x04201BBD46	0xB105900D	0x00	0x47700AF7	r1p2



The CTI revision and peripheral ID values depend on the revision of the DSU. The values in the table are for the r4p0 revision of the DSU-110.

16.7 ROM table register summary

The summary table provides an overview of memory-mapped ROM table registers in the core. Individual register descriptions provide detailed information.

Table 16-4: ROM table register summary

Offset	Name	Reset	Width	Description
0x0	ROMENTRYO	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x4	ROMENTRY1	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x8	ROMENTRY2	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0xC	ROMENTRY3	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x10	ROMENTRY4	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x14	ROMENTRY5	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x18	ROMENTRY6	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x1C	ROMENTRY7	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0xFBC	DEVARCH	See individual bit resets.	32-bit	Device Architecture Register
0xFC0	DEVID2	0×0	32-bit	Device Configuration Register 2
0xFC4	DEVID1	0x0	32-bit	Device Configuration Register 1
0xFC8	DEVID	See individual bit resets.	32-bit	Device Configuration Register
0xFCC	DEVTYPE	See individual bit resets.	32-bit	Device Type Register
0xFD0	PIDR4	See individual bit resets.	32-bit	Peripheral Identification Register 4
0xFD4	PIDR5	0x0	32-bit	Peripheral Identification Register 5
0xFD8	PIDR6	0x0	32-bit	Peripheral Identification Register 6
0xFDC	PIDR7	0x0	32-bit	Peripheral Identification Register 7

Offset	Name	Reset	Width	Description
0xFE0	PIDRO	See individual bit resets.	32-bit	Peripheral Identification Register 0
0xFE4	PIDR1	See individual bit resets.	32-bit	Peripheral Identification Register 1
0xFE8	PIDR2	See individual bit resets.	32-bit	Peripheral Identification Register 2
OxFEC	PIDR3	See individual bit resets.	32-bit	Peripheral Identification Register 3
0xFF0	CIDRO	See individual bit resets.	32-bit	Component Identification Register 0
0xFF4	CIDR1	See individual bit resets.	32-bit	Component Identification Register 1
0xFF8	CIDR2	See individual bit resets.	32-bit	Component Identification Register 2
OxFFC	CIDR3	See individual bit resets.	32-bit	Component Identification Register 3

16.8 Debug register summary

The summary table provides an overview of memory-mapped Debug registers in the core. Individual register descriptions provide detailed information.

Table 16-5: Debug register summary

Offset	Name	Reset	Width	Description
0x090	EDRCR	See individual bit resets.	32-bit	External Debug Reserve Control Register
0x094	EDACR	0x0	32-bit	External Debug Auxiliary Control Register
0x310	EDPRCR	See individual bit resets.	32-bit	External Debug Power/Reset Control Register
0xD00	MIDR_EL1	See individual bit resets.	32-bit	Main ID Register
0xD20	EDPFR	See individual bit resets.	64-bit	External Debug Processor Feature Register
0xD28	EDDFR	See individual bit resets.	64-bit	External Debug Feature Register
0xFBC	EDDEVARCH	See individual bit resets.	32-bit	External Debug Device Architecture register
0xFC0	EDDEVID2	0x0	32-bit	External Debug Device ID register 2
0xFC4	EDDEVID1	See individual bit resets.	32-bit	External Debug Device ID register 1
0xFC8	EDDEVID	See individual bit resets.	32-bit	External Debug Device ID register 0
0xFCC	EDDEVTYPE	See individual bit resets.	32-bit	External Debug Device Type register
0xFD0	EDPIDR4	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 4
0xFE0	EDPIDRO	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 0
0xFE4	EDPIDR1	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 1
0xFE8	EDPIDR2	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 2
OxFEC	EDPIDR3	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 3
0xFF0	EDCIDR0	See individual bit resets.	32-bit	External Debug Component Identification Register 0
0xFF4	EDCIDR1	See individual bit resets.	32-bit	External Debug Component Identification Register 1
0xFF8	EDCIDR2	See individual bit resets.	32-bit	External Debug Component Identification Register 2
0xFFC	EDCIDR3	See individual bit resets.	32-bit	External Debug Component Identification Register 3

17. Performance Monitors Extension support

The Cortex®-A510 core implements the Performance Monitors Extension, including Arm®v8.4-A and Arm®v8.5-A performance monitoring features.

The Cortex®-A510 core Performance Monitoring Unit (PMU):

- Collects events through an event interface from other units in the design. These events are
 used as triggers for event counters.
- Supports cycle counters through the Performance Monitors Control Register.
- Implements PMU snapshots for context samples.
- Provides six PMU 64-bit counters that count any of the events available in the core. The absolute counts that are recorded might vary because of pipeline effects. This variation has negligible effect except in cases where the counters are enabled for a very short time.

You can program the PMU using either the System registers or the external Debug APB interface.

17.1 Performance monitors events

The Cortex®-A510 core *Performance Monitoring Unit* (PMU) collects events from other units in the design and uses numbers to reference these events.

17.1.1 Architectural performance monitors events

The Cortex®-A510 core Performance Monitoring Unit (PMU) collects architecturally defined events.

The following table lists the Cortex®-A510 architectural performance monitors events. See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for more information about these events.

See also the Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile for information about SVE-specific PMU events.



Unless otherwise indicated, each of these events can be exported to the trace unit and selected in accordance with the Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile.

Table 17-1: Architectural PMU events

Event number	Event mnemonic	Description	
0x0000	SW_INCR	Software increment.	
		This event counts any instruction architecturally executed (condition code check pass).	
0x0001	L1I_CACHE_REFILL	L1 instruction cache refill.	
		This event counts any instruction fetch that misses in the cache.	
		The following instructions are not counted:	
		Cache maintenance instructions	
		Non-cacheable accesses	
0x0002	L1I_TLB_REFILL	L1 instruction TLB refill.	
		This event counts any refill of the instruction L1 TLB from the L2 TLB, including refills that result in a translation fault.	
		TLB maintenance instructions are not counted.	
		This event counts regardless of whether the Memory Management Unit (MMU) is enabled.	
0x0003	L1D_CACHE_REFILL	L1 data cache refill.	
		This event counts any load or store operation or translation table walk that causes data to be read from outside the L1 cache. The event includes accesses that do not allocate into the L1 cache.	
		The following instructions are not counted:	
		Cache maintenance instructions and prefetches	
		• Stores of an entire cache line, even if they make a coherency request outside the L1 of	
		Partial cache line writes that do not allocate into the L1 cache	
		Non-cacheable accesses	
		This event counts the sum of L1D_CACHE_REFILL_RD and L1D_CACHE_REFILL_WR.	
0x0004	L1D_CACHE	L1 data cache access.	
		This event counts any load or store operation or translation table walk that looks up in the L1 data cache. In particular, any access that could count the L1D_CACHE_REFILL event causes this event to count.	
		The following instructions are not counted:	
		Cache maintenance instructions and prefetches	
		Non-cacheable accesses	
		This event counts the sum of L1D_CACHE_RD and L1D_CACHE_WR.	

Event number	Event mnemonic	Description	
	L1D_TLB_REFILL	L1 data TLB refill.	
		This event counts any refill of the L1 data TLB from the L2 TLB, including refills that result in a translation fault.	
		TLB maintenance instructions are not counted.	
		This event counts regardless of whether the MMU is enabled.	
0x0006	LD_RETIRED	Instruction architecturally executed, condition code check pass, load.	
		This event counts all load and prefetch instructions, including the Arm®v8.1-A atomic instructions, other than the ST* variants.	
0x0007	ST_RETIRED	Instruction architecturally executed, condition code check pass, store.	
		This event counts all store instructions and the Data Cache Zero by Virtual Address (DC ZVA) instruction. The event includes all the Arm®v8.1-A atomic instructions.	
		Store-Exclusive instructions that fail are not counted.	
0x0008	INST_RETIRED	Instruction architecturally executed.	
		This event counts all retired instructions, including ones that fail their condition check.	
0x0009	EXC_TAKEN	Exception taken.	
0x000A	EXC_RETURN	Instruction architecturally executed, condition code check pass, exception return.	
0x000B	CID_WRITE_RETIRED	Instruction architecturally executed, condition code check pass, write to CONTEXTIDR.	
		This event only counts writes to CONTEXTIDR in AArch32, and counts writes using the CONTEXTIDR_EL1 mnemonic in AArch64. Writes to CONTEXTIDR_EL12 are not counted.	
0x000C	PC_WRITE_RETIRED	Instruction architecturally executed, condition code check pass, software change of the Program Counter.	
		This event counts all taken branches, excluding exception entries or breakpoint instructions.	
0x000D	BR_IMMED_RETIRED	Instruction architecturally executed, immediate branch.	
		This event counts all branches decoded as immediate branches, taken or not, excluding exception entries and debug entries.	
0x000E	BR_RETURN_RETIRED	Instruction architecturally executed, condition code check pass, procedure return.	
0x0010	BR_MIS_PRED	Mispredicted or not predicted branch speculatively executed. This event counts any predictable branch instruction that is mispredicted for either of the following reasons:	
		Dynamic misprediction	
		The MMU is off and the branches are statically predicted not taken	
0x0011	CPU_CYCLES	Cycle.	
		This event is not exported to the trace unit.	
0x0012	BR_PRED	Predictable branch speculatively executed.	
		This event counts all predictable branches.	

Event	Event mnemonic	Description	
number	Event innemonie	Description	
0x0013	MEM_ACCESS	Data memory access. This event counts memory accesses due to load or store instructions.	
		Memory accesses are not counted if they are caused by any of the following actions:	
		Instruction fetches Carlo and instructions	
		 Cache maintenance instructions Translation table walks or prefetches 	
		This event counts the sum of MEM_ACCESS_RD and MEM_ACCESS_WR.	
0.0014	L1I_CACHE	L1 instruction cache access.	
OXOOI4	LII_CACIIL	ET ITIST delion eache access.	
		This event counts any instruction fetch that accesses the L1 instruction cache.	
		The following instructions are not counted:	
		Cache maintenance instructions	
		Non-cacheable accesses	
0x0015	L1D_CACHE_WB	L1 data cache Write-Back.	
		This event counts any write-back of data from the L1 data cache to the L2 cache or the L3 cache. The event counts both victim line evictions and snoops, including cache maintenance operations.	
		The following actions are not counted:	
		Invalidations that do not result in data being transferred out of the L1 cache	
		Full-line writes that write to L2 cache without writing L1 cache, such as write-streaming mode.	
0x0016	L2D_CACHE	Level 2 data cache access.	
		If the complex is configured with a per-complex L2 cache, this event counts:	
		Any transaction from the L1 cache that looks up in the L2 cache	
		Any write-back from the L1 cache to the L2 cache	
		Snoops from outside the complex and cache maintenance operations are not counted.	
		If the complex is not configured with a per-complex L2 cache, this event counts the cluster cache event, as defined by L3D_CACHE.	
		If neither a per-complex cache or a cluster cache are configured, this event is not implemented.	
0x0017	L2D_CACHE_REFILL	Level 2 data cache refill.	
		If the complex is configured with a per-complex L2 cache, this event counts any Cacheable transaction from L1 that causes data to be read from outside the complex. L2 cache refills that are caused by stashes into the L2 cache are not counted.	
		If the complex is not configured with a per-complex L2 cache, this event is not implemented.	

Event number	Event mnemonic	Description				
0x0018	L2D_CACHE_WB	Level 2 data cache Write-Back.				
		If the complex is configured with a per-complex L2 cache, this event counts any write-back of data from the L2 cache to a location outside the complex. The event includes snoops to the L2 cache that return data, regardless of whether they cause an invalidation.				
		Invalidations from the L2 cache that do not write data outside of the complex and snoops that return data from the L1 cache are not counted.				
		If the complex is not configured with a per-complex L2 cache, this event is not implemented.				
0x0019	BUS_ACCESS	Bus access.				
		This event counts for every beat of data that is transferred over the data channels between the complex and the <i>DynamlQ</i> ™ <i>Shared Unit-110</i> (DSU-110). If both read and write data beats are transferred on a given cycle, this event is counted twice on that cycle.				
		This event counts the sum of BUS_ACCESS_RD and BUS_ACCESS_WR.				
0x001A	MEMORY_ERROR	Local memory error.				
		This event counts any correctable or uncorrectable memory error (ECC or parity) in the protected core RAMs.				
0x001B	INST_SPEC	Operation Speculatively executed.				
		This event counts issued instructions, including instructions that are later flushed due to misspeculation.				
0x001C	TTBR_WRITE_RETIRED	Instruction architecturally executed, Condition code check pass, write to TTBR. This event counts writes to TTBRO and TTBR1 in AArch32, and counts writes to TTBRO_EL1 and TTBR1_EL1 in AArch64.				
0x001D	BUS_CYCLES	Bus cycles. This event duplicates CPU_CYCLES.				
		This event is not exported to the trace unit.				
0x001E	CHAIN	Odd performance counter chain mode.				
		This event is not exported to the trace unit.				
0x0020	L2D_CACHE_ALLOCATE	Level 2 data cache allocation without refill.				
		If the complex is configured with a per-complex L2 cache, this event counts any full cache line write into the L2 cache that does not cause a linefill. The event includes write-backs from L1 to L2 and full-line writes that do not allocate into the L1 cache.				
		If the complex is not configured with a per-complex L2 cache, this event is not implemented.				
0x0021	BR_RETIRED	Instruction architecturally executed, branch.				
0x0022	BR_MIS_PRED_RETIRED	Instruction architecturally executed, mispredicted branch.				
		The counter counts all instructions counted by BR_RETIRED that were not correctly predicted.				
0x0023	STALL_FRONTEND	No operation issued due to the frontend.				
		The counter counts on any cycle when no operations are issued due to the instruction queue being empty.				

Event	Event mnemonic	Description					
number	Event inferiorie	Description					
0x0024	STALL_BACKEND	No operation issued due to the backend.					
		The counter counts on any cycle when no operations are issued due to a pipeline stall.					
0x0025	L1D_TLB	Level 1 data TLB access.					
		This event counts any load or store operation that accesses the L1 data TLB. If both a load and a store are executed on a cycle, this event counts twice. This event counts regardless of whether the MMU is enabled.					
0x0026	L1I_TLB	Level 1 instruction TLB access.					
		This event counts any instruction fetch that accesses the L1 instruction TLB. This event counts regardless of whether the MMU is enabled.					
0x002B	L3D_CACHE	Attributable level 3 unified cache access.					
		If the complex is configured with a per-complex L2 cache and the cluster is configured with an L3 cache, this event counts for any cacheable read transaction returning data from the DSU-110, or for any cacheable write to the DSU-110.					
		If either the complex is configured without a per-complex L2 or the cluster is configured without an L3 cache, this event is not implemented.					
0x002D	L2D_TLB_REFILL	Attributable Level 2 data TLB refill.					
		This event counts on any refill of the L2 TLB, caused by either an instruction or data access.					
		This event does not count if the MMU is disabled.					
0x002F	L2D_TLB	Attributable Level 2 data or unified TLB access.					
		This event counts on any access to the L2 TLB that is caused by a refill of any of the L1 TLBs.					
		This event does not count if the MMU is disabled.					
0x0034	DTLB_WALK	Access to data TLB that caused a translation table walk.					
		This event counts on any data access that causes L2D_TLB_REFILL to count.					
0x0035	ITLB_WALK	Access to instruction TLB that caused a translation table walk.					
		This event counts on any instruction access that causes L2D_TLB_REFILL to count.					
0x0036	LL_CACHE_RD	Last level cache access, read.					
		If IMP_CPUECTLR_EL1.EXTLLC is set, this event counts any cacheable read transaction that returns a data source of "interconnect cache".					
		If IMP_CPUECTLR_EL1.EXTLLC is not set, this event is a duplicate of the L*D_CACHE_RD event corresponding to the last level of cache implemented in the cluster. That is:					
		L3D_CACHE_RD, if both per-complex L2 cache and cluster L3 cache are implemented					
		L2D_CACHE_RD, if only one of these caches are implemented					
		L1D_CACHE_RD, if neither of these caches are implemented					

Event number	Event mnemonic	Description				
0x0037	LL_CACHE_MISS_RD	Last level cache miss, read.				
		If IMP_CPUECTLR_EL1.EXTLLC is set, this event counts any cacheable read transaction that returns a data source of "DRAM", "remote", or "inter-cluster peer".				
		If IMP_CPUECTLR_EL1.EXTLLC is not set, this event is a duplicate of the event that corresponds to the last level of cache implemented in the cluster. Therefore, this event is a duplicate of:				
		L3D_CACHE_REFILL_RD, if both per-complex L2 cache and cluster L3 cache are implemented				
		L2D_CACHE_REFILL_RD, if only one is implemented				
		L1D_CACHE_REFILL_RD, if neither is implemented				
0x0038	REMOTE_ACCESS_RD	Access to another socket in a multi-socket system, read.				
		This event counts any read transaction that returns a data source of "remote".				
0x0039	L1D_CACHE_LMISS_RD	Level 1 data cache long-latency read miss.				
		This event counts each memory read access counted by L1D_CACHE that incurs additional latency because it returns data from outside the L1 data or unified cache of this <i>Processing Element</i> (PE).				
0x003A	OP_RETIRED	Micro-operation architecturally executed				
		This event counts each operation counted by OP_SPEC that would be executed in a Simple sequential execution of the program.				
0x003B	OP_SPEC	Micro-operation Speculatively executed				
		This event counts the number of operations executed by the core, including those that are executed speculatively and would not be executed in a Simple sequential execution of the program.				
0x003C	STALL	No operation sent for execution				
		The counter counts every Attributable cycle on which no Attributable instruction or operation was sent for execution on this core.				
0x003D	STALL_SLOT_BACKEND	No operation sent for execution on a Slot due to the backend				
		The counter counts each Slot counted by STALL_SLOT where no Attributable instruction or operation was sent for execution because the backend is unable to accept one of:				
		The instruction operation available for the PE on the Slot				
		Any operations on the Slot				
0x003E	STALL_SLOT_FRONTEND	No operation sent for execution on a Slot due to the frontend				
		The counter counts each Slot counted by STALL_SLOT where no Attributable instruction or operation was sent for execution because there was no Attributable instruction or operation available to issue from the PE from the frontend for the Slot.				
0x003F	STALL_SLOT	No operation sent for execution on a Slot				
		The counter counts on each Attributable cycle the number of instruction or operation Slots that were not occupied by an instruction or operation Attributable to the PE.				

Event number	Event mnemonic	Description				
0x0040	L1D_CACHE_RD	Level 1 data cache access, read.				
		This event counts any load operation or translation table walk access which looks up in the L1 data cache. In particular, any access which could count the L1D_CACHE_REFILL_RD event causes this event to count				
		The following instructions are not counted:				
		Cache maintenance instructions and prefetches				
		Non-cacheable accesses				
0x4005	STALL_BACKEND_MEM	Memory stall cycles				
		The counter is identical to STALL_BACKEND_MEM in the AMUv1 architecture.				
0x4006	L1I_CACHE_LMISS	Level 1 instruction cache long-latency read miss				
		The counter counts each access counted by L1I_CACHE that incurs more latency because it returns instructions from outside the L1 instruction cache.				
0x4009	L2D_CACHE_LMISS_RD	Level 2 data cache long-latency read miss				
		The counter counts each memory read access counted by L2D_CACHE that incurs more latency because it returns data from outside the L2 data cache or the unified cache of the core.				
0x400B	L3D_CACHE_LMISS_RD	Level 3 data cache long-latency read miss				
		The counter counts each memory read access counted by L3D_CACHE that incurs more latency because it returns data from outside the L3 data or unified cache of the core.				
0x400C	TRB_WRAP	Trace buffer current write pointer wrapped				
		The event is generated each time the current write pointer is wrapped to the base pointer.				
0x400D	PMU_OVFS	PMU overflow, counters accessible to EL1 and EL0				
		The event is generated each time an event causes a PMEVCTNR <n>_EL1 counter overflow when PMINTENSET_EL1[n] is set to 1, for each implemented PMU counter n in the range 0 <= n < UInt(MDCR_EL2.HPMN), and the Cycle Counter (n = 31).</n>				
		Note: This event is only exported to the trace unit and is not visible to the PMU.				
0x400E	TRB_TRIG	Trace buffer Trigger Event				
		The event is generated when a Trace Buffer Extension Trigger Event occurs.				
0x400F	PMU_HOVFS	PMU overflow, counters reserved for use by EL2				
		Note: This event is only exported to the trace unit and is not visible to the PMU.				
0x4010	TRCEXTOUT0	Trace unit external outputs 0-3				
0x4011	TRCEXTOUT1					
0x4012	TRCEXTOUT2	The trace unit outputs 0-3 are connected to trigger input $< n>$, for $< n> = 4$ to 7				
0x4013	TRCEXTOUT3	Note: These events are not exported to the trace unit.				

Event number	Event mnemonic	Description					
0x4018	CTI_TRIGOUT4	Cross Trigger Interface output trigger $< n>$, for $< n> = 4$ to 7					
0x4019	CTI_TRIGOUT5	The event is generated each time on event is simpled on CTI subject triager (v.)					
0x401A	CTI_TRIGOUT6	The event is generated each time an event is signaled on CTI output trigger <n>.</n>					
0x401B	CTI_TRIGOUT7						
0x4020	LDST_ALIGN_LAT	Access with additional latency from alignment					
		The counter counts each access counted by MEM_ACCESS that incurred more latency because of the alignment of the address and the size of data being accessed.					
0x4021	LD_ALIGN_LAT	Load with additional latency from alignment					
		The counter counts each memory-read access counted by LDST_ALIGN_LAT.					
0x4022	ST_ALIGN_LAT	Store with additional latency from alignment					
		The counter counts each memory-write access counted by LDST_ALIGN_LAT.					
0x4024	MEM_ACCESS_CHECKED	Checked data memory access					
		The counter counts each memory access counted by MEM_ACCESS that is Tag Checked the Memory Tagging Extension (MTE).					
0x4025	MEM_ACCESS_CHECKED_RD	Checked data memory access, read					
		The counter counts each memory-read access counted by MEM_ACCESS_CHECKED.					
0x4026	MEM_ACCESS_CHECKED_WR	Checked data memory access, write					
		The counter counts each memory-write access counted by MEM_ACCESS_CHECKED.					
0x8002	SVE_INST_RETIRED	Instruction architecturally executed Scalable Vector Extension (SVE)					
		The counter counts architecturally executed SVE instructions.					
0x8006	SVE_INST_SPEC	SVE Operations speculatively executed					
		The counter counts speculatively executed operations due to SVE instructions.					
0x8014	FP_HP_SPEC	Half-precision floating-point operation speculatively executed					
0x8018	FP_SP_SPEC	Single-precision floating-point operation speculatively executed					
0x801C	FP_DP_SPEC	Double-precision floating-point operation speculatively executed					
0x80E3	ASE_SVE_INT8_SPEC	Advanced SIMD and SVE 8-bit integer operation speculatively executed					
0x80E7	ASE_SVE_INT16_SPEC	Advanced SIMD and SVE 16-bit integer operation speculatively executed					
0x80EB	ASE_SVE_INT32_SPEC	Advanced SIMD and SVE 32-bit integer operation speculatively executed					
0x80EF	ASE_SVE_INT64_SPEC	Advanced SIMD and SVE 64-bit integer operation speculatively executed					

17.1.2 Arm recommended IMPLEMENTATION DEFINED performance monitors events

The Cortex®-A510 core *Performance Monitoring Unit* (PMU) collects Arm recommended **IMPLEMENTATION DEFINED** performance monitors events.

Arm recommends using the **IMPLEMENTATION DEFINED** event numbers for specific events as described in the following table. However, Arm does not define these events as rigorously as the events in the architectural and microarchitectural event lists. For your specific implementation, you might choose to:

- Not use some of these event numbers.
- Modify the definition of an event to better correspond to your implementation.

The following table shows the Arm recommended **IMPLEMENTATION DEFINED** PMU events. These events are not exported to the trace unit.

Table 17-2: Arm recommended IMPLEMENTATION DEFINED PMU events

Event number	Event mnemonic	Event name					
0x0041	L1D_CACHE_WR	L1 data cache access, write.					
		Counts any store operation that looks up in the L1 data cache. In particular, any access that could count the L1D_CACHE_REFILL event causes this event to count. Cache maintenance instructions, Non-cacheable accesses, and prefetches are not counted.					
0x0042	L1D_CACHE_REFILL_RD	L1 data cache refill, read.					
		This event counts any load operation or translation table walk access that causes data to be read from outside the L1 data cache. The event includes accesses that do not allocate into the L1 cache.					
		Cache maintenance instructions, Non-cacheable accesses, and prefetches are not counted.					
0x0043	L1D_CACHE_REFILL_WR	L1 data cache refill, write.					
		This event counts any store operation that causes data to be read from outside the L1 data cache, including accesses that do not allocate into the L1 cache.					
		The following instructions are not counted:					
		Cache maintenance instructions and prefetches					
		Stores of an entire cache line, even if they make a coherency request outside the L1 cache					
		Partial cache line writes that do not allocate into the L1 cache					
		Non-cacheable accesses					
0x0044	L1D_CACHE_REFILL_INNER	L1 data cache refill, inner. This event counts any L1 data cache linefill, as counted by L1D_CACHE_REFILL, that hits in the L2 cache, L3 cache, or another core in the cluster.					
0x0045	L1D_CACHE_REFILL_OUTER	L1 data cache refill, outer. This event counts any L1 data cache linefill, as counted by L1D_CACHE_REFILL, that does not hit in the L2 cache, L3 cache, or another core in the cluster, and instead obtains data from outside the cluster.					

Event	Event mnemonic	Event name					
number	Event inferiorie	2 Vent manie					
0x0050	L2D_CACHE_RD	L2 cache access, read.					
		If the complex is configured with a per-complex L2 cache, this event counts any read transaction from the L1 cache that looks up in the L2 cache. Snoops from outside the complex are not counted.					
		If the complex is configured without a per-complex L2 cache, this event counts the cluster cache event, as defined by L3D_CACHE_RD.					
		If neither a per-complex cache or a cluster cache is configured, this event is not implemented.					
0x0051	L2D_CACHE_WR	L2 cache access, write.					
		If the complex is configured with a per-complex L2 cache, this event counts any write transaction from the L1 cache that looks up in the L2 cache or any write-back from L1 cache that allocates into the L2 cache. Snoops from outside the complex are not counted.					
		If the complex is configured without a per-complex L2 cache, this event counts the cluster cache event, as defined by L3D_CACHE_WR.					
		If neither a per-complex cache or a cluster cache is configured, this event is not implemented.					
0x0052	L2D_CACHE_REFILL_RD	L2 cache refill, read.					
		If the complex is configured with a per-complex L2 cache, this event counts any cacheable read transaction from L1 cache that causes data to be read from outside the complex. L2 cache refills caused by stashes into L2 are not counted. Transactions such as ReadUnique are counted here as read transactions, even though they can be generated by store instructions.					
		If the complex is configured without a per-complex L2 cache, this event counts the cluster cache event, as defined by L3D_CACHE_REFILL_RD.					
		If neither a per-complex cache or a cluster cache is configured, this event is not implemented.					
0x0053	L2D_CACHE_REFILL_WR	L2 cache refill, write.					
		If the complex is configured with a per-complex L2 cache, this event counts any write transaction from L1 cache that causes data to be read from outside the complex. L2 cache refills caused by stashes into L2 are not counted. Transactions such as ReadUnique are not counted as write transactions.					
		If the complex is configured without a per-core L2 cache, this event is not implemented.					
0x0060	BUS_ACCESS_RD	Bus access, read.					
		This event counts for every beat of data that is transferred over the read data channel between the complex and the <i>DynamlQ</i> ™ <i>Shared Unit-110</i> (DSU-110).					
0x0061	BUS_ACCESS_WR	Bus access, write.					
		This event counts for every beat of data that is transferred over the write data channel between the complex and the DSU-110.					

Event number	Event mnemonic	Event name				
0x0066	MEM_ACCESS_RD	Data memory access, read. This event counts memory accesses due to load instructions.				
		The following actions are not counted:				
		Instruction fetches				
		Cache maintenance instructions				
		Translation table walks				
		• Prefetches				
0x0067	MEM_ACCESS_WR	Data memory access, write. This event counts memory accesses due to store instructions.				
		The following actions are not counted:				
		Instruction fetches				
		Cache maintenance instructions				
		Translation table walks				
		• Prefetches				
0x0070	LD_SPEC	Operation speculatively executed, load.				
0x0071	ST_SPEC	Operation speculatively executed, store.				
0x0072	LDST_SPEC	Operation speculatively executed, load or store.				
		This event counts the sum of LD_SPEC and ST_SPEC.				
0x0073	DP_SPEC	Operation speculatively executed, integer data processing.				
0x0074	ASE_SPEC	Operation speculatively executed, Advanced SIMD instruction.				
0x0075	VFP_SPEC	Operation speculatively executed, floating-point instruction.				
0x0076	PC_WRITE_SPEC	Operation speculatively executed, software change of the Program Counter.				
0x0077	CRYPTO_SPEC	Operation speculatively executed, Cryptographic instruction.				
0x0078	BR_IMMED_SPEC	Branch speculatively executed, immediate branch.				
		This event duplicates BR_IMMED_RETIRED.				
0x0079	BR_RETURN_SPEC	Branch speculatively executed, procedure return.				
0x007A	BR_INDIRECT_SPEC	Branch speculatively executed, indirect branch.				
0x0086	EXC_IRQ	Exception taken, IRQ.				
0x0087	EXC_FIQ	Exception taken, FIQ.				
0x00A0	L3D_CACHE_RD	Attributable L3 unified cache access, read.				
		This event counts for any cacheable read transaction returning data from the DSU-110.				
		If either the complex is configured without a per-complex L2 cache or the cluster is configured without an L3 cache, this event is not implemented.				
0x00A2	L3D_CACHE_REFILL_RD	Attributable L3 unified cache refill, read. If either the complex is configured without a per-complex L2 cache or the cluster is configured without an L3 cache, this event is not implemented.				

17.1.3 IMPLEMENTATION DEFINED performance monitors events

The Cortex®-A510 core *Performance Monitoring Unit* (PMU) collects **IMPLEMENTATION DEFINED** events.

The following table shows the **IMPLEMENTATION DEFINED** performance monitors events. These events are not exported to the trace unit.

Table 17-3: Arm IMPLEMENTATION DEFINED PMU events

Event number	Event mnemonic	Event name					
0x00C1	L2D_CACHE_REFILL_PREFETCH	L2 cache refill due to prefetch.					
		If the complex is configured with a per-complex L2 cache, this event does not count.					
		If the complex is configured without a per-complex L2 cache, this event counts the cluster cache event, as defined by L3D_CACHE_REFILL_PREFETCH.					
		If neither a per-complex cache or a cluster cache is configured, this event is not implemented.					
0x00C2	L1D_CACHE_REFILL_PREFETCH	L1 data cache refill due to prefetch.					
		This event counts any linefills from the prefetcher that cause an allocation into the L1 data cache.					
0x00C3	L2D_WS_MODE	L2 cache write streaming mode.					
		This event counts for each cycle where the core is in write streaming mode and is not allocating writes into the L2 cache.					
0x00C4	L1D_WS_MODE_ENTRY	L1 data cache entering write streaming mode. This event counts for each entry into write streaming mode.					
0x00C5	L1D_WS_MODE	L1 data cache write streaming mode. This event counts for each cycle where the core is in write streaming mode and is not allocating writes into the L1 data cache.					
0x00C7	L3D_WS_MODE	L3 cache write streaming mode. This event counts for each cycle where the core is in write streaming mode and is not allocating writes into the L3 cache.					
0x00C8	LL_WS_MODE	Last level cache write streaming mode.					
		This event counts for each cycle where the core is in write streaming mode and is not allocating writes into the system cache.					
0x00C9	BR_COND_PRED	Predicted conditional branch executed.					
		This event counts when any branch that the conditional predictor can predict is retired. This event still counts when branch prediction is disabled due to the <i>Memory Management Unit</i> (MMU) being off.					
0x00CA	BR_INDIRECT_MIS_PRED	Indirect branch mispredicted.					
		This event counts when any indirect branch that the <i>Branch Target Address Cache</i> (BTAC) can predict is retired and has mispredicted either the condition or the address. This event still counts when branch prediction is disabled due to the MMU being off.					

Event number							
0x00CB	BR_INDIRECT_ADDR_MIS_PRED	Indirect branch mispredicted due to address miscompare. This event counts when any indirect branch that the BTAC can predict is retired, was taken, correctly predicted the condition, and has mispredicted the address. This event still counts when branch prediction is disabled due to the MMU being off.					
0x00CC	BR_COND_MIS_PRED	Conditional branch mispredicted. This event counts when any branch that the conditional predictor can predict is retired and has mispredicted the condition. This event still counts when branch prediction is disabled due to the MMU being off. Conditional indirect branches that correctly predict the condition but mispredict the address do not count.					
0x00CD	BR_INDIRECT_ADDR_PRED	Indirect branch with predicted address executed. This event counts when any indirect branch that the BTAC can predict is retired, was taken, and correctly predicted the condition. This event still counts when branch prediction is disabled due to the MMU being off.					
0x00CE	BR_RETURN_ADDR_PRED	Procedure return with predicted address executed. This event counts when any procedure return that the call-return stack can predict is retired, was taken, and correctly predicted the condition. This event still counts when branch prediction is disabled due to the MMU being off.					
0x00CF	BR_RETURN_ADDR_MIS_PRED	Procedure return mispredicted due to address miscompare. This event counts when any procedure return that the call-return stack can predict is retired, was taken, correctly predicted the condition, and has mispredicted the address. This event still counts when branch prediction is disabled due to the MMU being off.					
0x00D0	L2D_WALK_TLB	L2 TLB walk cache access. This event does not count if the MMU is disabled.					
0x00D1	L2D_WALK_TLB_REFILL	L2 TLB walk cache refill. This event does not count if the MMU is disabled.					
0x00D4	L2D_S2_TLB	L2 TLB IPA cache access. This event counts on each access to the IPA cache. If a single translation table walk needs to make multiple accesses to the IPA cache, each access is counted.					
		If stage 2 translation is disabled, this event does not count.					
0x00D5	L2D_S2_TLB_REFILL	L2 TLB IPA cache refill. This event counts on each refill of the IPA cache.					
		If a single translation table walk needs to make multiple accesses to the IPA cache, each access that causes a refill is counted.					
		If stage 2 translation is disabled, this event does not count.					
0x00D6	L2D_CACHE_STASH_DROPPED	L2 cache stash dropped. This event counts on each stash request that is received from the interconnect or the Accelerator Coherency Port (ACP), that targets L2 cache and is dropped due to lack of buffer space to hold the request.					
0x00E1	STALL_FRONTEND_CACHE	No operation issued due to the frontend, cache miss. This event counts every cycle that the <i>Data Processing Unit</i> (DPU) instruction queue is empty and there is an instruction cache miss being processed.					
0x00E2	STALL_FRONTEND_TLB	No operation issued due to the frontend, TLB miss. This event counts every cycle that the DPU instruction queue is empty and there is an instruction L1 TLB miss being processed.					
0x00E3	STALL_FRONTEND_PDERR	No operation issued due to the frontend, pre-decode error.					

Event	Event mnemonic	Event name					
number	CTALL DACKEND HOCK						
0x00E4	STALL_BACKEND_ILOCK	No operation issued due to the backend interlock.					
		This event counts every cycle where the issue of an operation is stalled and there is an interlock. Stall cycles due to a stall in the Wr stage are excluded.					
0x00E5	STALL_BACKEND_ILOCK_ADDR	No operation issued due to the backend, address interlock.					
		This event counts every cycle where the issue of an operation is stalled and there is an interlock on an address operand. This type of interlock is caused by a load/store instruction waiting for data to calculate the address. Stall cycles due to a stall in the Wr stage are excluded.					
0x00E6	STALL_BACKEND_ILOCK_VPU	No operation issued due to the backend, interlock, or the <i>Vector Processing Unit</i> (VPU). This event counts every cycle where there is a stall or an interlock that is caused by a VPU instruction. Stall cycles due to a stall in the Wr stage are excluded.					
0x00E7	STALL_BACKEND_LD	No operation issued due to the backend, load.					
		This event counts every cycle where there is a stall in the Wr or EX2 stage due to a load.					
0x00E8	STALL_BACKEND_ST	No operation issued due to the backend, store.					
		This event counts every cycle where there is a stall in the Wr or Ex2 stage due to a store.					
0x00E9	STALL_BACKEND_LD_CACHE	No operation issued due to the backend, load, cache miss.					
		This event counts every cycle where there is a stall in the Wr or Ex2 stage due to a load that is waiting on data. The event counts for stalls that are caused by missing the cache or where the data is Non-cacheable.					
0x00EA	STALL_BACKEND_LD_TLB	No operation issued due to the backend, load, TLB miss.					
		This event counts every cycle where there is a stall in the Wr or Ex2 stage due to a load that misses in the L1 TLB.					
0x00EB	STALL_BACKEND_ST_STB	No operation issued due to the backend, store, Store Buffer (STB) full.					
		This event counts every cycle where there is a stall in the Wr or Ex2 stage because of a store operation that is waiting due to the STB being full.					
0x00EC	STALL_BACKEND_ST_TLB	No operation issued due to the backend, store, TLB miss.					
		This event counts every cycle where there is a stall in the Wr or Ex2 stage because of a store operation that has missed in the L1 TLB.					
0x00ED	STALL_BACKEND_VPU_HAZARD	No operation issued due to the backend, VPU hazard.					
		This event counts every cycle where the core stalls due to contention for the VPU with the other core.					
0x00EE	STALL_SLOT_BACKEND_ILOCK	Issue slot not issued due to interlock.					
		For each cycle, this event counts each dispatch slot that does not issue due to an interlock.					

17.2 Performance monitors interrupts

The *Performance Monitoring Unit* (PMU) can be configured to generate an interrupt when one or more of the counters overflow.

When the PMU generates an interrupt, the nPMUIRQ[n] output is driven LOW.

17.3 External register access permissions

The Cortex®-A510 core supports access to the *Performance Monitoring Unit* (PMU) registers from the system register interface and a memory-mapped interface.

Access to a register depends on:

- Whether the core is powered up
- The state of the OS Lock
- The state of External Performance Monitors Access Disable

The behavior is specific to each register and is not described in this manual. For a detailed description of these features and their effects on the registers, see the Arm® Architecture Reference Manual Armv8, for A-profile architecture. The register descriptions provided in this manual describe whether each register is read/write or read-only.

17.4 Performance monitors register summary

The summary table provides an overview of performance monitors registers in the core. Individual register descriptions provide detailed information.

Table 17-4: Performance monitors register summary

Name	Op0	CRn	Op1	CRm	Op2	Reset	Width	Description
PMMIR_EL1	3	C9	0	C14	6	See individual bit resets.	64-bit	Performance Monitors Machine Identification Register
PMMIR	-	C9	0	C14	6	-	32-bit	Performance Monitors Machine Identification Register
PMCR_EL0	3	C9	3	C12	0	See individual bit resets.	64-bit	Performance Monitors Control Register
PMCR	-	C9	0	C12	0	-	32-bit	Performance Monitors Control Register
PMCEIDO_ELO	3	C9	3	C12	6	See individual bit resets.	64-bit	Performance Monitors Common Event Identification register 0
PMCEID1_EL0	3	C9	3	C12	7	See individual bit resets.	64-bit	Performance Monitors Common Event Identification register 1
PMCEID0	-	C9	0	C12	6	-	32-bit	Performance Monitors Common Event Identification register 0

Name	Op0	CRn	Op1	CRm	Op2	Reset	Width	Description
PMCEID1	-	C9	0	C12	7	-	32-bit	Performance Monitors Common Event Identification
								register 1

17.5 PMU register summary

The summary table provides an overview of memory-mapped *Performance Monitoring Unit* (PMU) registers in the core. Individual register descriptions provide detailed information.

Table 17-5: PMU register summary

Offset	Name	Reset	Width	Description
0x600	PMPCSSR	See individual bit resets.	64-bit	Snapshot Program Counter Sample Register
0x608	PMCIDSSR	See individual bit resets.	32-bit	Snapshot CONTEXTIDR_EL1 Sample Register
0x610	PMSSSR	0x1	32-bit	PMU Snapshot Status Register
0x614	PMOVSSR	See individual bit resets.	32-bit	PMU Overflow Status Snapshot Register
0x618	PMCCNTSR	See individual bit resets.	64-bit	PMU Cycle Counter Snapshot Register
0x620	PMEVCNTSR0	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x628	PMEVCNTSR1	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x630	PMEVCNTSR2	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x638	PMEVCNTSR3	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x640	PMEVCNTSR4	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x648	PMEVCNTSR5	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6F0	PMSSCR	See individual bit resets.	32-bit	PMU Snapshot Capture Register
0xE00	PMCFGR	See individual bit resets.	32-bit	Performance Monitors Configuration Register
0xE04	PMCR_EL0	See individual bit resets.	32-bit	Performance Monitors Control Register
0xE20	PMCEID0	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 0
0xE24	PMCEID1	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 1
0xE28	PMCEID2	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 2
0xE2C	PMCEID3	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 3
0xE40	PMMIR	See individual bit resets.	32-bit	Performance Monitors Machine Identification Register
0xFBC	PMDEVARCH	See individual bit resets.	32-bit	Performance Monitors Device Architecture register
0xFC8	PMDEVID	See individual bit resets.	32-bit	Performance Monitors Device ID register
0xFCC	PMDEVTYPE	See individual bit resets.	32-bit	Performance Monitors Device Type register
0xFD0	PMPIDR4	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 4
0xFE0	PMPIDR0	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 0
0xFE4	PMPIDR1	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 1
0xFE8	PMPIDR2	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 2
OxFEC	PMPIDR3	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 3
0xFF0	PMCIDR0	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 0
0xFF4	PMCIDR1	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 1


Offset	Name	Reset	Width	Description
0xFF8	PMCIDR2	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 2
OxFFC	PMCIDR3	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 3

18. Embedded Trace Extension support

The Cortex®-A510 core implements the *Embedded Trace Extension* (ETE). The trace unit performs real-time instruction flow tracing based on the ETE. The trace unit is a CoreSight component and is an integral part of the Arm real-time debug solution.

The following figure shows the main components of the trace unit:

Figure 18-1: Trace unit components



Core interface

The core interface monitors and generates PO elements that are essentially executed branches and exceptions traced in program order.

Trace generation

The trace generation logic generates various trace packets based on PO elements.

Filtering and triggering resources

You can limit the amount of trace data that the trace unit generates by filtering. For example, you can limit trace generation to a certain address range. The trace unit supports other logic analyzer style filtering options. The trace unit can also generate a trigger that is a signal to the Trace Capture Device to stop capturing trace.

FIFO

The trace unit generates trace in a highly compressed form. The First In First Out (FIFO) enables trace bursts to be flattened out. When the FIFO is full, the FIFO signals an overflow. The trace generation logic does not generate any new trace until the FIFO is emptied. This behavior causes a gap in the trace when viewed in the debugger.

Trace out

Trace from the FIFO is output on the AMBA ATB interface or to the trace buffer.

See the Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile for more information.

18.1 Trace unit resources

Trace resources include counters, external input and output signals, and comparators.

The following table shows the trace unit resources, and indicates which of these resources the A510 core trace unit implements.

Table 18-1: Trace unit resources

Description	Configuration
Number of resource selection pairs implemented	8
Number of external input selectors implemented	4
Number of Embedded Trace Extension (ETE) events	4
Number of counters implemented	2
Reduced function counter implemented	Not implemented
Number of sequencer states implemented	4
Number of Virtual Machine ID comparators implemented	1
Number of Context ID comparators implemented	1
Number of address comparator pairs implemented	4
Number of single-shot comparator controls	1
Number of core comparator inputs implemented	0
Data address comparisons implemented	Not implemented
Number of data value comparators implemented	0

See the Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile for more information.

18.2 Trace unit generation options

The Cortex®-A510 core trace unit implements a set of generation options.

The following table shows the trace generation options, and indicates which of these options the Cortex®-A510 core trace unit implements.

Table 18-2: Trace unit generation options

Description	Configuration
Instruction address size in bytes	8
,	O, as the <i>Embedded Trace Extension</i> (ETE) does not implement data tracing

Description	Configuration
Data value size in bytes	O, as the ETE does not implement data tracing
Virtual Machine ID size in bytes	4
Context ID size in bytes	4
Support for conditional instruction tracing	Not implemented
Support for tracing of data	Not implemented
Support for tracing of load and store instructions as PO elements	Not implemented
Support for cycle counting in the instruction trace	Implemented
Support for branch broadcast tracing	Implemented
Number of events that are supported in the trace	4
Return stack support	Implemented
Tracing of SError exception support	Implemented
Instruction trace cycle counting minimum threshold	4
Size of Trace ID	7 bits
Synchronization period support	Read/write
Global timestamp size	64 bits
Number of cores available for tracing	1
ATB trigger support	Implemented
Low-power behavior override	Implemented
Stall control support	Not implemented
Support for overflow avoidance	Not implemented
Support for using CONTEXTIDR_EL2 in Virtual Machine IDentifier (VMID) comparator	Implemented

See the Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile for more information.

18.3 Reset the trace unit

The reset for the trace buffer is the same as a Cold reset for the core. When using the *TRace Buffer Extension* (TRBE), a Warm reset disables the trace buffer and therefore it is not possible to use the trace buffer to capture trace for a Warm reset.

If the trace unit is reset, then tracing stops until the trace unit is reprogrammed and re-enabled. However, if the core is reset using Warm reset, the last few instructions provided by the core before the reset might not be traced.

18.4 Program and read the trace unit registers


You program and read the trace unit registers using either the Debug APB interface or the System register interface.

The core does not have to be in debug state when you program the trace unit registers. When you program the trace unit registers, you must enable all the changes at the same time. Otherwise, if you program the counter, it might start to count based on incorrect events before the correct setup is in place for the trigger condition. To disable the trace unit, use the TRCPRGCTLR.EN bit. See the Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile for more information about the following registers:

- Programming Control Register, TRCPRGCTLR
- Trace Status Register, TRCSTATR


The following figure shows the flow for programming trace unit registers using the Debug APB interface:

Figure 18-2: Programming trace unit registers using the Debug APB interface



The following figure shows the flow for programming trace unit registers using the System register interface:

Figure 18-3: Programming trace registers using the System register interface



18.5 Trace unit register interfaces

The Cortex®-A510 core supports an APB memory-mapped interface and a system register interface to trace unit registers.

Register accesses differ depending on the trace unit state. See the Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile for information on the behaviors and access mechanisms.

18.6 Interaction with the Performance Monitoring Unit and Debug

The trace unit interacts with the *Performance Monitoring Unit* (PMU) and it can access the PMU events.

Interaction with the PMU

The Cortex®-A510 core includes a PMU that enables events, such as cache misses and executed instructions, to be counted over time.

The PMU and trace unit function together.

Use of PMU events by the trace unit

The PMU architectural events are available to the trace unit through the extended input facility. See the Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile for more information about PMU events.

The trace unit uses four extended external input selectors to access the PMU events. Each selector can independently select one of the PMU events, which is then active for the cycles where the relevant events occur. These selected events can then be accessed by any of the event registers within the trace unit. The performance monitors events table describes the PMU events.

Related information

- 17. Performance Monitors Extension support on page 105
- 17.1 Performance monitors events on page 105

18.7 Embedded Trace Extension events

The Cortex®-A510 trace unit collects events from other units in the design and uses numbers to reference these events.

As part of the events mentioned in 17.1 Performance monitors events on page 105, the *Embedded Trace Extension* (ETE) events in the following table are also exported.

Table 18-3: ETE events

Event number	Event mnemonic	Description
0x400D	PMU_OVFS	PMU overflow, counters accessible to EL1 and EL0
0x400E	TRB_TRIG	Trace buffer Trigger Event
0x400F	PMU_HOVFS	PMU overflow, counters reserved for use by EL2

18.8 ETE register summary

The summary table provides an overview of memory-mapped *Embedded Trace Extension* (ETE) registers in the core. Individual register descriptions provide detailed information.

Table 18-4: ETE register summary

Offset	Name	Reset	Width	Description
0x018	TRCAUXCTLR	0×0	32-bit	Auxiliary Control Register
0x180	TRCIDR8	See individual bit resets.	32-bit	ID Register 8
0x184	TRCIDR9	0×0	32-bit	ID Register 9
0x188	TRCIDR10	0×0	32-bit	ID Register 10
0x18C	TRCIDR11	0×0	32-bit	ID Register 11
0x190	TRCIDR12	0×0	32-bit	ID Register 12
0x194	TRCIDR13	0×0	32-bit	ID Register 13
0x1C0	TRCIMSPEC0	See individual bit resets.	32-bit	IMP DEF Register 0
0x1E0	TRCIDRO	See individual bit resets.	32-bit	ID Register 0
0x1E4	TRCIDR1	See individual bit resets.	32-bit	ID Register 1
0x1E8	TRCIDR2	See individual bit resets.	32-bit	ID Register 2

Offset	Name	Reset	Width	Description
				Description
0x1EC	TRCIDR3	See individual bit resets.	32-bit	ID Register 3
0x1F0	TRCIDR4	See individual bit resets.	32-bit	ID Register 4
0x1F4	TRCIDR5	See individual bit resets.	32-bit	ID Register 5
0x1F8	TRCIDR6	0x0	32-bit	ID Register 6
0x1FC	TRCIDR7	0×0	32-bit	ID Register 7
0xF00	TRCITCTRL	0x0	32-bit	Integration Mode Control Register
0xFA0	TRCCLAIMSET	See individual bit resets.	32-bit	Claim Tag Set Register
0xFA4	TRCCLAIMCLR	See individual bit resets.	32-bit	Claim Tag Clear Register
0xFBC	TRCDEVARCH	See individual bit resets.	32-bit	Device Architecture Register
0xFC0	TRCDEVID2	0x0	32-bit	Device Configuration Register 2
0xFC4	TRCDEVID1	0x0	32-bit	Device Configuration Register 1
0xFC8	TRCDEVID	0×0	32-bit	Device Configuration Register
0xFCC	TRCDEVTYPE	See individual bit resets.	32-bit	Device Type Register
0xFD0	TRCPIDR4	See individual bit resets.	32-bit	Peripheral Identification Register 4
0xFD4	TRCPIDR5	0x0	32-bit	Peripheral Identification Register 5
0xFD8	TRCPIDR6	0×0	32-bit	Peripheral Identification Register 6
0xFDC	TRCPIDR7	0×0	32-bit	Peripheral Identification Register 7
0xFE0	TRCPIDR0	See individual bit resets.	32-bit	Peripheral Identification Register 0
0xFE4	TRCPIDR1	See individual bit resets.	32-bit	Peripheral Identification Register 1
0xFE8	TRCPIDR2	See individual bit resets.	32-bit	Peripheral Identification Register 2
0xFEC	TRCPIDR3	See individual bit resets.	32-bit	Peripheral Identification Register 3
0xFF0	TRCCIDR0	See individual bit resets.	32-bit	Component Identification Register 0
0xFF4	TRCCIDR1	See individual bit resets.	32-bit	Component Identification Register 1
0xFF8	TRCCIDR2	See individual bit resets.	32-bit	Component Identification Register 2
0xFFC	TRCCIDR3	See individual bit resets.	32-bit	Component Identification Register 3

19. Trace Buffer Extension support

The Cortex®-A510 core implements the *TRace Buffer Extension* (TRBE). The TRBE writes the program flow trace generated by the trace unit directly to memory. The TRBE is programmed through System registers.

When enabled, the TRBE can:

- Accept trace data from the trace unit and write it to L2 memory.
- Discard trace data from the trace unit. In this case, the data is lost.
- Reject trace data from the trace unit. In this case, the trace unit retains data until the TRBE accepts it.

When disabled, the TRBE ignores trace data and the trace unit sends trace data to the AMBA® *Trace Bus* (ATB) interface.

19.1 Program and read the trace buffer registers

You can program and read the *TRace Buffer Extension* (TRBE) registers using the System register interface.

The core does not have to be in debug state when you program the TRBE registers. When you program the TRBE registers, you must enable all the changes at the same time. Otherwise, if you program the counter, it might start to count based on incorrect events before the correct setup is in place for the trigger condition. To disable the TRBE, use the TRBLIMITR EL1.E bit.

See the Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile for information on the TRBE register behaviors and access mechanisms.

19.2 Trace buffer register interface

The Cortex®-A510 core supports a System register interface to *TRace Buffer Extension* (TRBE) registers.

Register accesses differ depending on the TRBE state. See the Arm® Architecture Reference Manual Supplement Armv9, for Armv9-A architecture profile for information on the behaviors and access mechanisms.

19.3 Unknown register summary

The summary table provides an overview of unknown registers in the core. Individual register descriptions provide detailed information.

Table 19-1: Unknown register summary

Name	Ор0	CRn	Op1	CRm	Op2	Reset	Width	Description
TRBIDR_EL1	3	C9	0	C11	7	See individual bit resets.	64-bit	Trace Buffer ID Register

20. Activity Monitors Extension support

The Cortex®-A510 core implements the Activity Monitors Extension to the Arm®v8.4-A architecture. Activity monitoring has features similar to performance monitoring features, but is intended for system management use whereas performance monitoring is aimed at user and debug applications.

The activity monitors provide useful information for system power management and persistent monitoring. The activity monitors are read-only in operation and their configuration is limited to the highest Exception level implemented.

The Cortex®-A510 core implements seven counters in two groups, each of which is a 64-bit counter that counts a fixed event. Group 0 has four counters 0-3, and Group 1 has three counters 0-2.

20.1 Activity monitors access

The Cortex®-A510 core supports access to activity monitors from the System register interface and supports read-only memory-mapped access using the utility bus interface.

See the Arm® Architecture Reference Manual Armv8, for A-profile architecture for information on the memory mapping of these registers.

Access enable bit

The access enable bit AMUSERENR_ELO.EN controls access from ELO to the activity monitors System registers.

The CPTR_EL2.TAM bit controls access from EL0 and EL1 to the activity monitors System registers. The CPTR_EL3.TAM bit controls access from EL0, EL1, and EL2 to the Activity Monitors Extension System registers. The AMUSERENR_EL0.EN bit is configurable at EL1, EL2, and EL3. All other controls, as well as the value of the counters, are configurable only at the highest implemented Exception level.

For a detailed description of access controls for the registers, see the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

System register access

The activity monitors are accessible using the MRS and MSR instructions.

External memory-mapped access

Activity monitors can be memory-mapped accessed from the utility bus interface. In this case, the Activity Monitors registers only provide read access to the Activity Monitor Event Counter Registers.

The base address for Activity Monitoring Unit (AMU) registers on the utility bus interface is 0x<n>90000, where n is the Cortex®-A510 core instance number in the DSU-110 DynamlQ[™] cluster.

These registers are treated as RAZ/WI if either:

- The register is marked as Reserved.
- The register is accessed in the wrong Security state.

20.2 Activity monitors counters

The Cortex®-A510 core implements seven activity monitors counters that map to specific *Activity Monitoring Unit* (AMU) events.

Each of the counters has the following characteristics:

- All events are counted in 64-bit wrapping counters that overflow when they wrap. There is no support for overflow status indication or interrupts.
- Any change in clock frequency, including when a WFI and WFE instruction stops the clock, can affect any counter.
- The activity monitor counters are reset to zero on a Cold reset of the power domain of the core. When the core is not in reset, activity monitoring is available.

20.3 Activity monitors events

Activity monitors events in the Cortex®-A510 core are fixed and they map to the activity monitors counters.

The following table shows the mapping of counters to fixed events.

Table 20-1: Mapping of counters to fixed events

Activity monitor counter <n></n>	Event	Event number	Description
AMEVCNTR00	CPU_CYCLES	0x0011	Core frequency cycles
AMEVCNTR01	CNT_CYCLES	0x4004	Constant frequency cycles
AMEVCNTR02	INSTR_RETIRED	0x0008	Instruction architecturally executed Increments for every instruction that is executed architecturally, including instructions that fail their condition code check
AMEVCNTR03	STALL_BACKEND_MEM	0x4005	Memory stall cycles Increments for each cycle in which the core is unable to dispatch instructions from the front end to the back end due to a back-end stall caused by a miss in the last level of cache within the core clock domain

Activity monitor counter <n></n>	Event	Event number	Description
AMEVCNTR10	MPMM_THRESHOLD_GEARO	0x0300	Maximum Power Mitigation System (MPMM) Gear 0 activity period threshold exceeded
			Increments for each period where core activity is above the throttling threshold for gear 0
			Reserved
AMEVCNTR11	MPMM_THRESHOLD_GEAR1	0x0301	MPMM Gear 1 activity period threshold exceeded
			Increments for each period where core activity is above the throttling threshold for gear 1
			Reserved
AMEVCNTR12	MPMM_THRESHOLD_GEAR2	0x0302	MPMM Gear 2 activity period threshold exceeded
			Increments for each period where core activity is above the throttling threshold for gear 2
			Reserved

Related information

5.3.1 Maximum Power Mitigation Mechanism on page 46

20.4 Activity monitors register summary

The summary table provides an overview of activity monitors registers in the Cortex®-A510 core. Individual register descriptions provide detailed information.

Table 20-2: Activity monitors register summary

Name	Op0	CRn	Op1	CRm	Op2	Reset	Width	Description
AMEVTYPER10_EL0	3	C13	3	C14	0	See individual bit resets	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPER11_EL0	3	C13	3	C14	1	See individual bit resets	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPER12_EL0	3	C13	3	C14	2	See individual bit resets	64-bit	Activity Monitors Event Type Registers 1
AMCFGR_EL0	3	C13	3	C2	1	See individual bit resets	64-bit	Activity Monitors Configuration Register
AMCGCR_EL0	3	C13	3	C2	2	See individual bit resets	64-bit	Activity Monitors Counter Group Configuration Register
AMEVTYPEROO_ELO	3	C13	3	C6	0	See individual bit resets	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER01_EL0	3	C13	3	C6	1	See individual bit resets	64-bit	Activity Monitors Event Type Registers 0

Name	Op0	CRn	Op1	CRm	Op2	Reset	Width	Description
AMEVTYPER02_EL0	3	C13	3	C6	2	See individual bit resets	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER03_EL0	3	C13	3	C6	3	See individual bit resets	64-bit	Activity Monitors Event Type Registers 0

20.5 AMU register summary

The summary table provides an overview of memory-mapped Activity Monitoring Unit (AMU) registers in the core. Individual register descriptions provide detailed information.

Table 20-3: AMU register summary

Offset	Name	Reset	Width	Description
0x400	AMEVTYPER00	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x404	AMEVTYPER01	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x408	AMEVTYPER02	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x40C	AMEVTYPER03	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x480	AMEVTYPER10	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0x484	AMEVTYPER11	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0x488	AMEVTYPER12	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0xCE0	AMCGCR	See individual bit resets.	32-bit	Activity Monitors Counter Group Configuration Register
0xE00	AMCFGR	See individual bit resets.	32-bit	Activity Monitors Configuration Register
0xE08	AMIIDR	See individual bit resets.	32-bit	Activity Monitors Implementation Identification Register
OxFBC	AMDEVARCH	See individual bit resets.	32-bit	Activity Monitors Device Architecture Register
0xFCC	AMDEVTYPE	See individual bit resets.	32-bit	Activity Monitors Device Type Register
0xFD0	AMPIDR4	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 4
0xFE0	AMPIDRO	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 0
0xFE4	AMPIDR1	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 1
0xFE8	AMPIDR2	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 2
OxFEC	AMPIDR3	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 3
0xFF0	AMCIDR0	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 0
0xFF4	AMCIDR1	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 1
0xFF8	AMCIDR2	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 2
0xFFC	AMCIDR3	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 3

Appendix A IMPLEMENTATION DEFINED behaviors

The Cortex®-A510 core has certain **IMPLEMENTATION DEFINED** behaviors.

Exclusive monitor

The exclusive state machine includes the following **IMPLEMENTATION DEFINED** transitions:

- If the monitor is in the exclusive state, and a Store-Exclusive instruction accesses a different address, the instruction fails and does not update memory.
- If a normal store instruction accesses a different address, it does not affect the exclusive monitor.
- If a normal store instruction is executed from a different core to the same address, it clears the exclusive monitor.
- If a normal store instruction is executed from the same core, it does not clear the exclusive monitor.

Appendix B AArch64 registers

This appendix contains the descriptions for the Cortex®-A510 AArch64 registers.

B.1 AArch64 Generic System Control registers summary

The summary table provides an overview of the Generic System Control registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table B-1: Generic System Control registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ACTLR_EL1	3	0	C1	C0	1	_	64-bit	Auxiliary Control Register (EL1)
RGSR_EL1	3	0	C1	C0	5	_	64-bit	Random Allocation Tag Seed Register.
GCR_EL1	3	0	C1	C0	6	_	64-bit	Tag Control Register.
TTBRO_EL1	3	0	C2	C0	0	_	64-bit	Translation Table Base Register 0 (EL1)
TTBR1_EL1	3	0	C2	C0	1	_	64-bit	Translation Table Base Register 1 (EL1)
TCR_EL1	3	0	C2	C0	2	_	64-bit	Translation Control Register (EL1)
APIAKeyLo_EL1	3	0	C2	C1	0	_	64-bit	Pointer Authentication Key A for Instruction (bits[63:0])
APIAKeyHi_EL1	3	0	C2	C1	1	_	64-bit	Pointer Authentication Key A for Instruction (bits[127:64])
APIBKeyLo_EL1	3	0	C2	C1	2	_	64-bit	Pointer Authentication Key B for Instruction (bits[63:0])
APIBKeyHi_EL1	3	0	C2	C1	3	_	64-bit	Pointer Authentication Key B for Instruction (bits[127:64])
APDAKeyLo_EL1	3	0	C2	C2	0	_	64-bit	Pointer Authentication Key A for Data (bits[63:0])
APDAKeyHi_EL1	3	0	C2	C2	1	_	64-bit	Pointer Authentication Key A for Data (bits[127:64])
APDBKeyLo_EL1	3	0	C2	C2	2	_	64-bit	Pointer Authentication Key B for Data (bits[63:0])
APDBKeyHi_EL1	3	0	C2	C2	3	_	64-bit	Pointer Authentication Key B for Data (bits[127:64])
APGAKeyLo_EL1	3	0	C2	C3	0	_	64-bit	Pointer Authentication Key A for Code (bits[63:0])
APGAKeyHi_EL1	3	0	C2	C3	1	_	64-bit	Pointer Authentication Key A for Code (bits[127:64])
SPSel	3	0	C4	C2	0	_	64-bit	Stack Pointer Select
CurrentEL	3	0	C4	C2	2	_	64-bit	Current Exception Level
PAN	3	0	C4	C2	3	_	64-bit	Privileged Access Never
UAO	3	0	C4	C2	4	_	64-bit	User Access Override
AFSRO_EL1	3	0	C5	C1	0	_	64-bit	Auxiliary Fault Status Register 0 (EL1)
AFSR1_EL1	3	0	C5	C1	1	_	64-bit	Auxiliary Fault Status Register 1 (EL1)
ESR_EL1	3	0	C5	C2	0	_	64-bit	Exception Syndrome Register (EL1)
TFSR_EL1	3	0	C5	C6	0	_	64-bit	Tag Fault Status Register (EL1)
TFSREO_EL1	3	0	C5	C6	1	_	64-bit	Tag Fault Status Register (ELO).
FAR_EL1	3	0	C6	C0	0	_	64-bit	Fault Address Register (EL1)

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PAR_EL1	3	0	C7	C4	0	_	64-bit	Physical Address Register
MAIR_EL1	3	0	C10	C2	0	_	64-bit	Memory Attribute Indirection Register (EL1)
AMAIR_EL1	3	0	C10	C3	0	_	64-bit	Auxiliary Memory Attribute Indirection Register (EL1)
LORSA_EL1	3	0	C10	C4	0	_	64-bit	LORegion Start Address (EL1)
LOREA_EL1	3	0	C10	C4	1	_	64-bit	LORegion End Address (EL1)
LORN_EL1	3	0	C10	C4	2	_	64-bit	LORegion Number (EL1)
LORC_EL1	3	0	C10	C4	3	_	64-bit	LORegion Control (EL1)
LORID_EL1	3	0	C10	C4	7	_	64-bit	LORegionID (EL1)
VBAR_EL1	3	0	C12	C0	0	_	64-bit	Vector Base Address Register (EL1)
ISR_EL1	3	0	C12	C1	0	_	64-bit	Interrupt Status Register
CONTEXTIDR_EL1	3	0	C13	C0	1	_	64-bit	Context ID Register (EL1)
TPIDR_EL1	3	0	C13	C0	4	_	64-bit	EL1 Software Thread ID Register
SCXTNUM_EL1	3	0	C13	C0	7	_	64-bit	EL1 Read/Write Software Context Number
IMP_CPUACTLR_EL1	3	0	C15	C1	0	_	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR2_EL1	3	0	C15	C1	1	_	64-bit	CPU Auxiliary Control Register 2
IMP_CPUACTLR3_EL1	3	0	C15	C1	2	_	64-bit	CPU Auxiliary Control Register 3
IMP_CMPXACTLR_EL1	3	0	C15	C1	3	_	64-bit	Complex Auxiliary Control Register
IMP_CPUECTLR_EL1	3	0	C15	C1	4	_	64-bit	CPU Extended Control Register
IMP_CMPXECTLR_EL1	3	0	C15	C1	7	_	64-bit	Complex Extended Control Register
IMP_CPUPWRCTLR_EL1	3	0	C15	C2	7	_	64-bit	CPU Power Control Register
IMP_ATCR_EL1	3	0	C15	C7	0	_	64-bit	CPU Auxiliary Translation Control Register
AIDR_EL1	3	1	C0	C0	7	_	64-bit	Auxiliary ID Register
NZCV	3	3	C4	C2	0	_	64-bit	Condition Flags
DAIF	3	3	C4	C2	1	_	64-bit	Interrupt Mask Bits
DIT	3	3	C4	C2	5	_	64-bit	Data Independent Timing
SSBS	3	3	C4	C2	6	_	64-bit	Speculative Store Bypass Safe
TCO	3	3	C4	C2	7	_	64-bit	Tag Check Override
FPCR	3	3	C4	C4	0	_	64-bit	Floating-point Control Register
FPSR	3	3	C4	C4	1	_	64-bit	Floating-point Status Register
TPIDR_ELO	3	3	C13	C0	2	_	64-bit	ELO Read/Write Software Thread ID Register
TPIDRRO_ELO	3	3	C13	C0	3	_	64-bit	ELO Read-Only Software Thread ID Register
SCXTNUM_EL0	3	3	C13	C0	7	_	64-bit	ELO Read/Write Software Context Number
ACTLR_EL2	3	4	C1	C0	1	_	64-bit	Auxiliary Control Register (EL2)
HACR_EL2	3	4	C1	C1	7	_	64-bit	Hypervisor Auxiliary Control Register
TTBRO_EL2	3	4	C2	C0	0	_	64-bit	Translation Table Base Register O (EL2)
TTBR1_EL2	3	4	C2	C0	1	_	64-bit	Translation Table Base Register 1 (EL2)
TCR_EL2	3	4	C2	C0	2	_	64-bit	Translation Control Register (EL2)
VTTBR_EL2	3	4	C2	C1	0	_	64-bit	Virtualization Translation Table Base Register
VTCR_EL2	3	4	C2	C1	2	_	64-bit	Virtualization Translation Control Register
VSTTBR_EL2	3	4	C2	C6	0	_	64-bit	Virtualization Secure Translation Table Base Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
VSTCR_EL2	3	4	C2	C6	2	_	64-bit	Virtualization Secure Translation Control Register
AFSRO_EL2	3	4	C5	C1	0	_	64-bit	Auxiliary Fault Status Register 0 (EL2)
AFSR1_EL2	3	4	C5	C1	1	_	64-bit	Auxiliary Fault Status Register 1 (EL2)
ESR_EL2	3	4	C5	C2	0	_	64-bit	Exception Syndrome Register (EL2)
TFSR_EL2	3	4	C5	C6	0	_	64-bit	Tag Fault Status Register (EL2)
FAR_EL2	3	4	C6	CO	0	_	64-bit	Fault Address Register (EL2)
HPFAR_EL2	3	4	C6	CO	4	_	64-bit	Hypervisor IPA Fault Address Register
MAIR_EL2	3	4	C10	C2	0	_	64-bit	Memory Attribute Indirection Register (EL2)
AMAIR_EL2	3	4	C10	C3	0	_	64-bit	Auxiliary Memory Attribute Indirection Register (EL2)
VBAR_EL2	3	4	C12	C0	0	_	64-bit	Vector Base Address Register (EL2)
CONTEXTIDR_EL2	3	4	C13	C0	1	_	64-bit	Context ID Register (EL2)
TPIDR_EL2	3	4	C13	CO	2	_	64-bit	EL2 Software Thread ID Register
SCXTNUM_EL2	3	4	C13	CO	7	_	64-bit	EL2 Read/Write Software Context Number
IMP_ATCR_EL2	3	4	C15	C7	0	_	64-bit	CPU Auxiliary Translation Control Register
IMP_AVTCR_EL2	3	4	C15	C7	1	_	64-bit	CPU Auxiliary Translation Control Register
ACTLR_EL3	3	6	C1	CO	1	_	64-bit	Auxiliary Control Register (EL3)
SCR_EL3	3	6	C1	C1	0	_	64-bit	Secure Configuration Register
CPTR_EL3	3	6	C1	C1	2	_	64-bit	Architectural Feature Trap Register (EL3)
MDCR_EL3	3	6	C1	C3	1	_	64-bit	Monitor Debug Configuration Register (EL3)
TTBRO_EL3	3	6	C2	C0	0	_	64-bit	Translation Table Base Register 0 (EL3)
TCR_EL3	3	6	C2	CO	2	_	64-bit	Translation Control Register (EL3)
AFSRO_EL3	3	6	C5	C1	0	_	64-bit	Auxiliary Fault Status Register 0 (EL3)
AFSR1_EL3	3	6	C5	C1	1	_	64-bit	Auxiliary Fault Status Register 1 (EL3)
ESR_EL3	3	6	C5	C2	0	_	64-bit	Exception Syndrome Register (EL3)
TFSR_EL3	3	6	C5	C6	0	_	64-bit	Tag Fault Status Register (EL3)
FAR_EL3	3	6	C6	CO	0	_	64-bit	Fault Address Register (EL3)
MAIR_EL3	3	6	C10	C2	0	_	64-bit	Memory Attribute Indirection Register (EL3)
AMAIR_EL3	3	6	C10	C3	0	_	64-bit	Auxiliary Memory Attribute Indirection Register (EL3)
VBAR_EL3	3	6	C12	C0	0	_	64-bit	Vector Base Address Register (EL3)
RVBAR_EL3	3	6	C12	CO	1	_	64-bit	Reset Vector Base Address Register (if EL3 implemented)
RMR_EL3	3	6	C12	CO	2	_	64-bit	Reset Management Register (EL3)
TPIDR_EL3	3	6	C13	C0	2	_	64-bit	EL3 Software Thread ID Register
SCXTNUM_EL3	3	6	C13	C0	7	_	64-bit	EL3 Read/Write Software Context Number
IMP_ATCR_EL3	3	6	C15	C7	0	_	64-bit	CPU Auxiliary Translation Control Register
IMP_CPUMPMMCR_EL3	3	6	C15	C2	1	_	64-bit	Global MPMM Configuration Register

B.1.1 ACTLR_EL1, Auxiliary Control Register (EL1)

Provides IMPLEMENTATION DEFINED configuration and control options for execution at EL1 and EL0.



Arm recommends the contents of this register have no effect on the PE when AArch64-HCR_EL2.{E2H, TGE} is {1, 1}, and instead the configuration and control fields are provided by the AArch64-ACTLR_EL2 register. This avoids the need for software to manage the contents of these register when switching between a Guest OS and a Host OS.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-1: AArch64_actlr_el1 bit assignments




Table B-2: ACTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, ACTLR_EL1

ор0	op1	CRn	CRm	op2
0b11	00000	0b0001	000000	0b001

MSR ACTLR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	06000	0b0001	0b0000	0b001

Accessibility

MRS <Xt>, ACTLR EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TACR == '1' then
        Aarch64.SystemAccessTrap(EL2, 0x18);
    else
        return ACTLR_EL1;
elsif PSTATE.EL == EL2 then
    return ACTLR_EL1;
elsif PSTATE.EL == EL3 then
    return ACTLR_EL1;
```

MSR ACTLR_EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TACR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        ACTLR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
    ACTLR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
    ACTLR_EL1 = X[t];
```

B.1.2 AFSRO_EL1, Auxiliary Fault Status Register 0 (EL1)

Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL1.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-2: AArch64_afsr0_el1 bit assignments




Table B-5: AFSR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic AFSRO_EL1 or AFSRO_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSRO_EL1

ор0	op1	CRn	CRm	op2
0b11	00000	0b0101	0b0001	00000

MSR AFSRO_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b000

MRS <Xt>, AFSRO EL12

ор0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0001	00000

MSR AFSRO EL12, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0001	00000

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic AFSRO_EL1 or AFSRO_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSR0 EL1

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return AFSRO_EL1;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        return AFSRO_EL2;
    else
        return AFSRO_EL1;
elsif PSTATE.EL == EL3 then
    return AFSRO_EL1;
```

MSR AFSRO EL1, <Xt>

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AFSRO_EL1 = X[t];
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        AFSRO_EL2 = X[t];
    else
        AFSRO_EL1 = X[t];
else
        AFSRO_EL1 = X[t];
elsif PSTATE.EL == EL3 then
        AFSRO_EL1 = X[t];
```

MRS <Xt>, AFSRO_EL12

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        return AFSRO_EL1;
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        return AFSRO_EL1;
    else
        UNDEFINED;
```

MSR AFSRO EL12, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HCR EL2.E2H == '1' then
        AFSRO_EL1 = X[t];
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        AFSRO_EL1 = X[t];
    else
        UNDEFINED;
```

B.1.3 AFSR1_EL1, Auxiliary Fault Status Register 1 (EL1)

Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL1.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-3: AArch64_afsr1_el1 bit assignments




Table B-10: AFSR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic AFSR1_EL1 or AFSR1_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSR1_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0101	0b0001	0b001

MSR AFSR1 EL1, <Xt>

ор0	op1	CRn	CRm	op2
0b11	00000	0b0101	0b0001	0b001

MRS <Xt>, AFSR1 EL12

op0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0001	0b001

MSR AFSR1 EL12, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0001	0b001

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic AFSR1_EL1 or AFSR1_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSR1_EL1

if PSTATE.EL == ELO then
 UNDEFINED;

```
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return AFSR1_EL1;
elsif PSTATE.EL == EL2 then
   if HCR_EL2.E2H == '1' then
        return AFSR1_EL2;
else
        return AFSR1_EL1;
elsif PSTATE.EL == EL3 then
   return AFSR1_EL1;
```

MSR AFSR1 EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AFSR1_EL1 = X[t];
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        AFSR1_EL2 = X[t];
else
        AFSR1_EL1 = X[t];
else
        AFSR1_EL1 = X[t];
elsif PSTATE.EL == EL3 then
        AFSR1_EL1 = X[t];
```

MRS <Xt>, AFSR1 EL12

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        return AFSR1_EL1;
else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        return AFSR1_EL1;
else
        UNDEFINED;
```

MSR AFSR1 EL12, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        AFSR1_EL1 = X[t];
else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        AFSR1_EL1 = X[t];
else
        UNDEFINED;
```

B.1.4 PAR_EL1, Physical Address Register

Returns the output address (OA) from an Address translation instruction that executed successfully, or fault information if the instruction did not execute successfully.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

When AArch64-PAR_EL1.F == '0'

When AArch64-PAR_EL1.F == '1'



Where the reset reads xxxx, see individual bits

Bit descriptions

When AArch64-PAR EL1.F == '0'

This section describes the register value returned by the successful execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.

On a successful conversion, the PAR_EL1 can return a value that indicates the resulting attributes, rather than the values that appear in the translation table descriptors. More precisely:

- The PAR_EL1.{ATTR, SH} fields are permitted to report the resulting attributes, as determined by any permitted implementation choices and any applicable configuration bits, instead of reporting the values that appear in the translation table descriptors.
- See the PAR EL1.NS bit description for constraints on the value it returns.

Figure B-4: AArch64_par_el1 bit assignments



Table B-15: PAR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:56]	ATTR	Memory attributes for the returned output address. This field uses the same encoding as the Attr <n> fields in AArch64-MAIR_EL1, AArch64-MAIR_EL2, and AArch64-MAIR_EL3.</n>	8{x}
		The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.	
[55:48]	RES0	Reserved	RES0
[47:12]	PA[47:12]	Output address. The output address (OA) corresponding to the supplied input address. This field returns address bits[47:12].	36{x}
		When FEAT_LPA is implemented, and 52-bit addresses and a 64KB translation granule are in use, the PA[51:48] bits form the upper part of the address value. Otherwise the PA[51:48] bits are RESO .	
		For implementations with fewer than 48 physical address bits, the corresponding upper bits in this field are RESO .	
[11]	RES1	Reserved	RES1
[10]	RES0	Reserved	RES0
[9]	NS	Non-secure. The NS attribute for a translation table entry from a Secure translation regime.	х
		For a result from a Secure translation regime, when AArch64-SCR_EL3.EEL2 is 1, this bit reflects the Security state of the intermediate physical address space of the translation for the instructions:	
		• In AArch64 state: AT S1E1R, AT S1E1W, AT S1E1RP, AT S1E1WP, AT S1E0R, and AT S1E0W.	
		• In AArch32 state: AArch32-ATS1CPR, AArch32-ATS1CPW, AArch32-ATS1CPRP, AArch32-ATS1CPWP, AArch32-ATS1CUR, and AArch32-ATS1CUW.	
		Otherwise, this bit reflects the Security state of the physical address space of the translation. This means it reflects the effect of the NSTable bits of earlier levels of the translation table walk if those NSTable bits have an effect on the translation.	
		For a result from a Non-secure translation regime, this bit is UNKNOWN .	

Bits	Name	Description	Reset
[8:7]	SH	Shareability attribute, for the returned output address. Permitted values are:	XX
		0ь00	
		Non-shareable.	
		0ь10	
		Outer Shareable.	
		0b11	
		Inner Shareable.	
		The value 0b01 is reserved.	
		Note: This field returns the value 0b10 for:	
		Any type of Device memory.	
		• Normal memory with both Inner Non-cacheable and Outer Non-cacheable attributes. The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.	
[6:1]	RES0	Reserved	RES0
[0]	F	Indicates whether the instruction performed a successful address translation.	Х
		0ь0	
		Address translation completed successfully.	

When AArch64-PAR_EL1.F == '1'

This section describes the register value returned by a fault on the execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.

Figure B-5: AArch64_par_el1 bit assignments




Table B-16: PAR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:12]	RES0	Reserved	RES0
[11]	RES1	Reserved	RES1
[10]	RES0	Reserved	RES0

Bits	Name	Description	Reset		
[9]	S	Indicates the translation stage at which the translation aborted:	х		
		0ъ0			
		Translation aborted because of a fault in the stage 1 translation.			
		b1			
		Translation aborted because of a fault in the stage 2 translation.			
[8]	PTW	If this bit is set to 1, it indicates the translation aborted because of a stage 2 fault during a stage 1 translation table walk.	Х		
[7]	RES0	Reserved	RES0		

Bits	Name	Description	Reset
[6:1]	FST	Fault status code, as shown in the Data Abort ESR encoding.	6 { x }
		0 b 000000	
		Address size fault, level 0 of translation or translation table base register.	
		0ь000001	
		Address size fault, level 1.	
		0ь000010	
		Address size fault, level 2.	
		0ь000011	
		Address size fault, level 3.	
		0ь000100	
		Translation fault, level 0.	
		0ь000101	
		Translation fault, level 1.	
		0ь000110	
		Translation fault, level 2.	
		0ь000111	
		Translation fault, level 3.	
		0b001001	
		Access flag fault, level 1.	
		0ь001010	
		Access flag fault, level 2.	
		0ь001011	
		Access flag fault, level 3.	
		0b001101	
		Permission fault, level 1.	
		0b001110	
		Permission fault, level 2.	
		0b001111	
		Permission fault, level 3.	
		0ь010100	
		Synchronous External abort on translation table walk or hardware update of translation table, level 0.	
		0ь010101	
		Synchronous External abort on translation table walk or hardware update of translation table, level 1.	
		0ь010110	
		Synchronous External abort on translation table walk or hardware update of translation table, level 2.	
		Synchronous External abort on translation table walk or hardware update of translation table, level 3.	
		0b110000	
		TLB conflict abort.	
		0b110001	
		Unsupported atomic hardware update fault.	

Bits	Name	Description	Reset
[O]	F	Indicates whether the instruction performed a successful address translation.	х
		0ь1	
		Address translation aborted.	

Access

MRS < Xt>, PAR_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0111	0b0100	00000

MSR PAR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	06000	0b0111	0b0100	00000

Accessibility

MRS < Xt>, PAR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    return PAR EL1;
elsif PSTATE.EL == EL2 then
    return PAR EL1;
elsif PSTATE.EL == EL3 then
    return PAR_EL1;
```

MSR PAR_EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    PAR EL1 = X[t];
elsif PSTATE.EL == EL2 then
    PAR EL1 = X[t];
elsif PSTATE.EL == EL3 then
    PAR_EL1 = X[t];
```

B.1.5 AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1)

Provides **IMPLEMENTATION DEFINED** memory attributes for the memory regions specified by AArch64-MAIR_EL1.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

AMAIR_EL1 is permitted to be cached in a TLB.

Figure B-6: AArch64_amair_el1 bit assignments




Table B-19: AMAIR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RESO

Access

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic AMAIR_EL1 or AMAIR_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AMAIR EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b1010	0b0011	0b000

MSR AMAIR EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	00000	0b1010	0b0011	00000

MRS <Xt>, AMAIR EL12

op0	op1	CRn	CRm	op2
0b11	0b101	0b1010	0b0011	00000

MSR AMAIR_EL12, <Xt>

ор0	op1	CRn	CRm	op2
0b11	0b101	0b1010	0b0011	00000

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic AMAIR_EL1 or AMAIR_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AMAIR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return AMAIR_EL1;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        return AMAIR_EL2;
    else
        return AMAIR_EL1;
elsif PSTATE.EL == EL3 then
    return AMAIR_EL1;
```

MSR AMAIR_EL1, <Xt>

```
if PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
   else
        AMAIR EL1 = X[t];
elsif PSTATE.EL == EL2 then
   if HCR_EL2.E2H == '1' then
        AMAIR_EL2 = X[t];
   else
        AMAIR_EL1 = X[t];
else
   AMAIR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
   AMAIR_EL1 = X[t];
```

MRS <Xt>, AMAIR_EL12

```
if PSTATE.EL == ELO then
    UNDEFINED;
```

```
elsif PSTATE.EL == EL1 then
   UNDEFINED;
elsif PSTATE.EL == EL2 then
   if HCR_EL2.E2H == '1' then
        return AMAIR_EL1;
   else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
   if EL2Enabled() && HCR_EL2.E2H == '1' then
        return AMAIR_EL1;
   else
        UNDEFINED;
```

MSR AMAIR EL12, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HCR EL2.E2H == '1' then
        AMAIR_EL1 = X[t];
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        AMAIR_EL1 = X[t];
    else
        UNDEFINED;
```

B.1.6 LORID_EL1, LORegionID (EL1)

Indicates the number of LORegions and LORegion descriptors supported by the PE.

Configurations

If no LORegion descriptors are implemented, then the registers AArch64-LORC_EL1, AArch64-LORN_EL1, AArch64-LOREA_EL1, and AArch64-LORSA_EL1 are RESO.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-7: AArch64_lorid_el1 bit assignments




Table B-24: LORID_EL1 bit descriptions

Bits	Name	Description	Reset
[63:24]	RES0	Reserved	RES0
[23:16]	LD	Number of LORegion descriptors supported by the PE. This is an 8-bit binary number.	8 { x }
		0Ь0000100	
		Four LOR descriptors are supported	
[15:8]	RES0	Reserved	RES0
[7:0]	LR	Number of LORegions supported by the PE. This is an 8-bit binary number.	8 (x)
		Note: If LORID_EL1 indicates that no LORegions are implemented, then LoadLOAcquire and StoreLORelease will behave as LoadAcquire and StoreRelease. Ob0000100 Four LORegions are supported	

Access

MRS <Xt>, LORID_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b1010	0b0100	0b111

Accessibility

MRS <Xt>, LORID_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TLOR == '1' then
        UNDEFINED;
elsif EL2Enabled() && HCR_EL2.TLOR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
elsif SCR_EL3.TLOR == '1' then
    if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
```

B.1.7 IMP_CPUACTLR_EL1, CPU Auxiliary Control Register

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-8: AArch64_imp_cpuactlr_el1 bit assignments




Table B-26: IMP_CPUACTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 { x }

Access

MRS <Xt>, S3_0_C15_C1_0

op0	op1	CRn	CRm	op2
0b11	00000	0b1111	0b0001	00000

MSR S3_0_C15_C1_0, <Xt>

ор0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	00000

Accessibility

MRS <Xt>, S3_0_C15_C1_0

```
if PSTATE.EL == EL0 then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        Aarch64.SystemAccessTrap(EL2, 0x18);
   else
        return IMP_CPUACTLR_EL1;
elsif PSTATE.EL == EL2 then
   return IMP_CPUACTLR_EL1;
elsif PSTATE.EL == EL3 then
   return IMP_CPUACTLR_EL1;
```

MSR S3_0_C15_C1_0, <Xt>

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && ACTLR EL2.ACTLREN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif ACTLR EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP CPUACTLR EL1 = X[t];
elsif PSTAT\overline{E}.EL == E\overline{L}2 then
    if ACTLR_EL3.ACTLREN == '0' then
if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
         IMP CPUACTLR EL1 = X[t];
elsif PSTATE.EL == \overline{EL3} then
    IMP CPUACTLR EL1 = X[t];
```

B.1.8 IMP_CPUACTLR2_EL1, CPU Auxiliary Control Register 2

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-9: AArch64_imp_cpuactlr2_el1 bit assignments




Table B-29: IMP_CPUACTLR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 { x }

Access

MRS <Xt>, S3_0_C15_C1_1

ор0	op1	CRn	CRm	op2
0b11	00000	0b1111	0b0001	0b001

MSR S3_0_C15_C1_1, <Xt>

ор0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b001

Accessibility

MRS < Xt>, S3_0_C15_C1_1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return IMP_CPUACTLR2_EL1;
elsif PSTATE.EL == EL2 then
    return IMP_CPUACTLR2_EL1;
elsif PSTATE.EL == EL3 then
    return IMP_CPUACTLR2_EL1;
```

MSR S3 0 C15 C1 1, <Xt>

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && ACTLR EL2.ACTLREN == '0' then
    AArch64.SystemAccessTrap(EL2, 0x18); elsif ACTLR_EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP CPUACTLR2 EL1 = X[t];
elsif PSTATE.EL == EL\overline{2} then
    if ACTLR EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
         IMP CPUACTLR2 EL1 = X[t];
elsif PSTAT\overline{E}.EL == EL\overline{3} then
    IMP CPUACTLR2 EL1 = X[t];
```

B.1.9 IMP_CPUACTLR3_EL1, CPU Auxiliary Control Register 3

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-10: AArch64_imp_cpuactlr3_el1 bit assignments




Table B-32: IMP_CPUACTLR3_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 { x }

Access

MRS <Xt>, S3_0_C15_C1_2

op0	op1	CRn	CRm	op2
0b11	00000	0b1111	0b0001	0b010

MSR S3_0_C15_C1_2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b010

Accessibility

MRS < Xt>, S3_0_C15_C1_2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
```

```
return IMP_CPUACTLR3_EL1;
elsif PSTATE.EL == EL2 then
  return IMP_CPUACTLR3_EL1;
elsif PSTATE.EL == EL3 then
  return IMP_CPUACTLR3_EL1;
```

MSR S3_0_C15_C1_2, <Xt>

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && ACTLR EL2.ACTLREN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif ACTLR EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP CPUACTLR3 EL1 = X[t];
elsif PSTATE.EL == EL\overline{2} then
    if ACTLR EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP CPUACTLR3 EL1 = X[t];
elsif PSTAT\overline{E}.EL == EL\overline{3} then
    IMP CPUACTLR3 EL1 = X[t];
```

B.1.10 IMP_CMPXACTLR_EL1, Complex Auxiliary Control Register

This register contains control bits that affect the behavior of shared logic in a complex.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-11: AArch64_imp_cmpxactlr_el1 bit assignments




Table B-35: IMP_CMPXACTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 { x }

Access

MRS < Xt>, S3_0_C15_C1_3

op0	op1	CRn	CRm	op2
0b11	00000	0b1111	0b0001	0b011

MSR S3_0_C15_C1_3, <Xt>

op0	op1	CRn	CRm	op2
0b11	00000	0b1111	0b0001	0b011

Accessibility

MRS < Xt>, S3_0_C15_C1_3

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return IMP_CMPXACTLR_EL1;
elsif PSTATE.EL == EL2 then
    return IMP_CMPXACTLR_EL1;
elsif PSTATE.EI == EL3 then
    return IMP_CMPXACTLR_EL1;
```

MSR S3_0_C15_C1_3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
```

```
if EL2Enabled() && HCR EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && ACTLR EL2.ACTLREN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif ACTLR EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP CMPXACTLR EL1 = X[t];
elsif PSTAT\overline{E}.EL == EL\overline{2} then
    if ACTLR_EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
             AArch64.SystemAccessTrap(EL3, 0x18);
        IMP CMPXACTLR EL1 = X[t];
elsif PSTAT\overline{E}.EL == EL\overline{3} then
    IMP CMPXACTLR EL1 = X[t];
```

B.1.11 IMP_CPUECTLR_EL1, CPU Extended Control Register

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx xxxx xxxx xxxx 00xx xxx0 00xx xxx0 0000 0000 1xxx xxx0 0000 0000 00xx xxx0



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-12: AArch64_imp_cpuectlr_el1 bit assignments




Table B-38: IMP_CPUECTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:48]	RES0	Reserved	RES0
[47:46]	NTCTL	Transient/non-temporal L1 eviction control.	0b00
		0ь00	
		Transient/non-temporal lines evicted from the L1 cache skip L2 allocation, and allocate into the L3 cache as least-recently-used.	
		0b01	
		Transient/non-temporal lines evicted from the L1 cache allocate to the L2 as least-recently-used, and when evicted from the L2 allocate to the L3 as near-least-recently-used.	
		0b10	
		Transient/non-temporal clean lines evicted from the L1 cache are evicted without data. Dirty lines skip L2 allocation, and are allocated into the L3 cache if the line originally came from the L3 cache, otherwise are allocated into the SLC instead.	
[45:41]	RES0	Reserved	RES0
[40:38]	ATOM	Atomic instruction handling policy	0b000
		0ь000	
		Atomic stores will be executed far unless they hit in a unique state in the L1 data cache, all other atomic instructions will be executed near.	
		0b001	
		All atomic instructions will be executed far unless they hit in a unique state in the L1 data cache.	
		0b010	
		All atomic instructions will be executed near.	
		0ь011	
		All atomic instructions will be executed far.	
		0ь100	
		Atomic stores will be executed far unless they hit in a unique state in the L1 data cache, all other atomic instructions will be executed near if they hit the L1 data cache, far otherwise.	
[37:33]	RESO	Reserved	RES0

Bits	Name	Description	Reset
[32:31]	L4WSCTL	System cache write streaming threshold. Controls the threshold of the number of consecutive cache lines which are fully written without being read before stores are marked as Outer No Write-Allocate.	0000
		0600	
		512 cache lines.	
		0b01	
		2048 cache lines.	
		0b10	
		8191 cache lines.	
		0b11	
		Disable write streaming through system cache. All cache lines fetched due to stores will be marked as Outer Write-Allocate.	
[30:29]	L3WSCTL	L3 write streaming threshold. Controls the threshold of the number of consecutive cache lines which are fully written without being read before stores stop causing L3 cache allocations.	0000
		0600	
		128 cache lines.	
		0ь01	
		1024 cache lines.	
		0b10	
		4096 cache lines.	
		Disable write streeping through L2 seebs. All eachs lines fetched due to stores will allocate in L1	
		Disable write streaming through L3 cache. All cache lines fetched due to stores will allocate in L1, L2 or L3 caches.	
[28:27]	L2WSCTL	L2 write streaming threshold. Controls the threshold of the number of consecutive cache lines which are fully written without being read before stores stop causing L2 cache allocations.	0000
		0600	
		16 cache lines.	
		0601	
		128 cache lines.	
		0b10	
		512 cache lines.	
		0b11	
		Disable write streaming through L2 cache. All cache lines fetched due to stores will allocate in L1 or L2 caches.	
[26:25]	L1WSCTL	L1 write streaming threshold. Controls the threshold of the number of consecutive cache lines which are fully written without being read before stores stop causing L1 cache allocations.	0b00
		0b00	
		4 cache lines.	
		0ь01	
		64 cache lines.	
		0b10	
		128 cache lines.	
		0b11	
		Disable write streaming.	

Bits	Name	Description	Reset
[24:23]	RSCTL	Read streaming aggressiveness control.	0b01
		Normal operation. Clean read-streaming lines evicted from the L1 cache are evicted without data. Dirty lines skip L2 allocation, and are allocated into the L3 cache if the line originally came from the L3 cache, otherwise are allocated into the SLC instead.	
		0b01	
		Normal operation. Read-streaming lines are treated the same as transient/non-temporal lines.	
		0b11 Read streaming disabled.	
[22:20]	RESO	Reserved	RES0
[19]		Reserved for Arm internal use	Х
[18]	_	Reserved for Arm internal use	Х
[17]	RES0	Reserved	RES0
[16:15]	L3SPFCTL	L3 cache stride prefetcher aggressiveness control.	0b00
		0 b00 Dynamic L3 stride prefetcher aggressiveness.	
		0b01	
		Conservative L3 stride prefetching.	
		0b10	
		Aggressive L3 stride prefetching.	
[14:13]	L3OPFCTL	L3 cache offset prefetcher aggressiveness control.	0b00
		Dynamic L3 offset prefetcher aggressiveness.	
		Ob01 Conservative L3 offset prefetching.	
		0b10	
		Aggressive L3 offset prefetching.	
		0b11	
		L3 offset prefetching disabled.	
[12:11]	L2PPFCTL	L2 cache pattern prefetcher aggressiveness control.	0b00
		0ь00	
		Very conservative L2 pattern prefetching.	
		0b01	
		Conservative L2 pattern prefetching.	
		Ob11 Aggressive L2 pattern prefetching.	
		/ Aggressive Lz pattern prefetering.	

Bits	Name	Description	Reset
[10:9]	L2OPFCTL	L2 cache offset prefetcher aggressiveness control.	0b00
		0ь00	
		Dynamic L2 offset prefetcher aggressiveness.	
		0ь01	
		Conservative L2 offset prefetching.	
		0b10	
		Very conservative L2 offset prefetching.	
		0b11	
		Most conservative L2 offset prefetching.	
[8]	L2OPFTRIG	Offset prefetcher trigger control.	0d0
		0b0	
		Trigger offset prefetcher based on pattern prefetcher.	
		0b1	
		Disable trigger of offset prefetcher based on pattern prefetcher.	
[7]	L1SPFCTL	L1 cache stride prefetcher aggressiveness control.	0b0
		0ь0	
		Dynamic stride prefetcher aggressiveness.	
		0b1	
		Conservative stride prefetching.	
[6]	L1SPFL2	Stride prefetcher cache level control.	0d0
		0ь0	
		Stride prefetcher prefetches into L1 and L3.	
		0b1	
[5 4]		Stride prefetcher prefetches into L1 and L2.	
[5:1]	RESO	Reserved	RES0
[O]	EXTLLC	Indicates that an external Last-level cache is present in the system, and that the DataSource field on the master CHI interface will indicate when data is returned from the LLC. Used to control how the LL_CACHE* PMU events count.	0b0
		0ь0	
		The last level cache in PMU events is within the cluster.	
		0ь1	
		The last level cache in PMU events is outside the cluster.	

Access

MRS <Xt>, S3_0_C15_C1_4

ор0	op1	CRn	CRm	op2
0b11	00000	0b1111	0b0001	0b100

MSR S3_0_C15_C1_4, <Xt>

op0	op1	CRn	CRm	op2
0b11	06000	0b1111	0b0001	0b100

Accessibility

MRS < Xt>, S3 0 C15 C1 4

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return IMP_CPUECTLR_EL1;
elsif PSTATE.EL == EL2 then
    return IMP_CPUECTLR_EL1;
elsif PSTATE.EI == EL3 then
    return IMP_CPUECTLR_EL1;
```

MSR S3_0_C15_C1_4, <Xt>

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && ACTLR EL2.ECTLREN == '0' then
    AArch64.SystemAccessTrap(EL2, 0x18); elsif ACTLR EL3.ECTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
        IMP CPUECTLR EL1 = X[t];
elsif PSTATE.EL == \overline{EL}2 then
    if ACTLR EL3.ECTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
             AArch64.SystemAccessTrap(EL3, 0x18);
        IMP CPUECTLR EL1 = X[t];
elsif PSTAT\overline{E}.EL == E\overline{L}3 then
    IMP CPUECTLR EL1 = X[t];
```

B.1.12 IMP_CMPXECTLR_EL1, Complex Extended Control Register

This register contains control bits that affect the behavior of shared logic in a complex.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx xxxx xxxx xxxx xxxx 0100 0000 xxxx xxxx x0xx xxxx xxxx 1001 0100 xxxx x000



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-13: AArch64_imp_cmpxectlr_el1 bit assignments




Table B-41: IMP_CMPXECTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:46]	RESO	Reserved	RES0
[45:44]	CDEVC	Downstream Cache Control	хх
		0ь00	
		Disables sending data when clean cache-lines are evicted.	
	0ь01		
		Enables sending WriteEvictFull transactions when Unique Clean cache-lines are evicted. Shared Clean cache-line evictions do not send data.	
		0b10	
	Enables sending WriteEvictOrEvict transactions when Unique Clean cache-lines are evicted. Sh Clean cache-line evictions do not send data. 0b11		
		Enables sending WriteEvictOrEvict transactions when Unique Clean or Shared Clean cache-lines are evicted.	

Bits	Name	Description	Reset		
[43]	FLUSHEVC	Eviction Flush Control	0b0		
		0ь0			
		Disables sending data when hardware cache flushes or DC CISW instructions evict a clean cache- line			
		0b1			
		Sending of data when hardware cache flushes or DC CISW instructions evict clean cachelines is controlled by Downstream Cache Control. Sending of Evict transactions is controlled by SNPFILTERP.			
[42]	SNPFILTERP	Downstream Snoop Filter Present	0b1		
		0ь0			
		Disables sending Evict transactions when clean cache-lines are evicted without data.			
		0ь1			
		Enables sending Evict transactions when clean cache-lines are evicted without data.			
[41:40]	PFTMM	DRAM prefetch using PrefetchTgt transactions for table walk requests.	0b00		
		0600			
		Disable PrefetchTgt generation for requests from the Memory Management unit (MMU).			
		0b01			
		Dynamically generate PrefetchTgt for requests from the MMU.			
		0b11			
		Always generate PrefetchTgt for requests from the MMU.	0b00		
[39:38]	PFTLS	AM prefetch using PrefetchTgt transactions for load and store requests.			
		0b00			
		Disable PrefetchTgt generation for requests from the Load-Store unit (LS).			
		0b01 Dynamically gaparata ProfetchTet for requests from the LS			
		Dynamically generate PrefetchTgt for requests from the LS.			
		Ob11 Always generate PrefetchTgt for requests from the LS.			
[37:36]	DETIE	DRAM prefetch using PrefetchTgt transactions for instruction fetch requests.	0b00		
[57.50]		0b00	0000		
		Disable PrefetchTgt generation for requests from the Instruction Fetch unit (IF).			
		0b01			
		Dynamically generate PrefetchTgt for requests from the IF.			
		0b11			
		Always generate PrefetchTgt for requests from the IF.			
[35:27]	RES0	Reserved	RESO		
[26]	TLBPFDIS	Disable L2 TLB prefetcher	0b0		
		0b0			
		The L2 TLB prefetcher is enabled.			
		0b1			
		The L2 TLB prefetcher is disabled.			
[25]	RES0	Reserved	RES0		

Bits	Name	Description	Reset	
[24]	TLBPART	Partition L2 TLB allocations by core	х	
		When the complex contains two cores		
		0ъ0		
		Both cores are able to allocated to the full L2 TLB.		
		0ь1		
		Core 0 can only allocate to ways 0-3 in the L2 TLB, and core 1 can only allocate to ways 4-7. Cores can hit entries allocated by either core.		
		Otherwise		
		RESO		
[23:16]	RES0	Reserved	RES0	
[15:14]	14] L2CB wi NSZ Number of CBUSY responses in one sampling window.			
		0ь00		
		64 CBUSY responses per sampling window.		
		0b01		
		128 CBUSY responses per sampling window.		
		0b10		
		256 CBUSY responses per sampling window.		
		0b11 512 CBUSY responses per sampling window.		
[13:12]	L2CBSIGNF	Fraction of CBUSY responses in the sampling window necessary to be considered a valid sample of that	0b01	
[10.12]	2200010111	CBUSY value.	0001	
		0ь00		
		1/32		
		0601		
		1/16		
		0b10		
		1/8		
		0b11		
[11:10]	L2CBLVL	L2 internal CBUSY generation control.	01-01	
[[11:10]	LZCBLVL		0b01	
		Оb00 Disable internal CBUSY generation.		
		0b01		
		Normal thresholds.		
		0b10		
		Conservative thresholds - throttles early.		
		0b11		
		Most conservative thresholds - throttles earlier.		

Bits	Name	Description	Reset
[9:8]	FPDFTH	Prefetch data forwarding threshold. The value 0b11 disables prefetch data forwarding.	0b00
		0ь00	
		Default prefetch forwarding behaviour.	
		0ь01	
		Faster prefetch forwarding timeout.	
		0b10	
		Immediate prefetch forwarding timeout (no waiting).	
		0b11	
		Prefetch forwarding is disabled.	
[7]	Reserved_7	Reserved for Arm internal use	х
[6:4]	RES0	Reserved	RES0
[3]	Reserved_3	Reserved for Arm internal use	Х
[2]	L2EVADIS	Disable L2 cache data RAM EVA accesses	0b0
		0ь0	
		Optimized evict/allocate accesses to L2 cache data RAMs using RAM EVA feature are enabled.	
		0b1	
		Optimized evict/allocate accesses to L2 cache data RAMs using RAM EVA feature are disabled.	
[1:0]	L2STCTL	L2 cache stashing control	0b00
		0ь00	
		Stashes targeting L2 cache will allocate as if the line were brought in by a load.	
		0ь01	
		Stashes targeting L2 cache will allocate and be marked as preferred targets for eviction.	
		0ь10	
	Stashes targeting L2 cache will allocate as if the line were brought in by a load, but will only allot oodd numbered cache ways.		
		0b11	
		Stashes targeting L2 cache will be ignored.	

Access

MRS <Xt>, S3_0_C15_C1_7

op0	op1	CRn	CRm	op2
0b11	00000	0b1111	0b0001	0b111

MSR S3_0_C15_C1_7, <Xt>

ор0	op1	CRn	CRm	op2
0b11	00000	0b1111		0b111

Accessibility

MRS <Xt>, S3_0_C15_C1_7

if PSTATE.EL == ELO then

```
UNDEFINED;
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
   else
        return IMP_CMPXECTLR_EL1;
elsif PSTATE.EL == EL2 then
   return IMP_CMPXECTLR_EL1;
elsif PSTATE.EL == EL3 then
   return IMP_CMPXECTLR_EL1;
```

MSR S3 0 C15 C1 7, <Xt>

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && ACTLR EL2.ECTLREN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif ACTLR EL3.ECTLREN == '0' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        IMP CMPXECTLR_EL1 = X[t];
elsif PSTATE.EL == EL\overline{2} then
   if ACTLR EL3.ECTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP CMPXECTLR EL1 = X[t];
elsif PSTATE.EL == EL\overline{3} then
    IMP\_CMPXECTLR\_EL1 = X[t];
```

B.1.13 IMP_CPUPWRCTLR_EL1, CPU Power Control Register

This register controls various power aspects of the core.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-14: AArch64_imp_cpupwrctlr_el1 bit assignments




Table B-44: IMP_CPUPWRCTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:13]	RESO	Reserved	RES0
[12:10]	VPU_PWR_CTRL	VPU power down control.	xxx
		0ь000	
		VPU powerdown is disabled.	
		06001	
		2 system counter ticks are required before VPU powerdown.	
		0ь010	
		8 system counter ticks are required before VPU powerdown.	
		0ь011	
		32 system counter ticks are required before VPU powerdown.	
		0ь100	
		64 system counter ticks are required before VPU powerdown.	
		0b101	
		128 system counter ticks are required before VPU powerdown.	
		0b110	
		256 system counter ticks are required before VPU powerdown.	
	0b111		
		512 system counter ticks are required before VPU powerdown.	

Bits	Name	Description	Reset		
[9:7]	WFE_RET_CTRL	Wait for Event retention control.	xxx		
		0ь000			
		Dynamic retention is disabled.			
		0b001			
		2 system counter ticks are required before retention entry.			
		0ь010			
		8 system counter ticks are required before retention entry.			
		0ь011			
		32 system counter ticks are required before retention entry.			
		0ь100			
		64 system counter ticks are required before retention entry.			
		0b101			
		128 system counter ticks are required before retention entry.			
		0ь110			
		256 system counter ticks are required before retention entry.			
		0b111			
		512 system counter ticks are required before retention entry.			
[6:4]	WFI_RET_CTRL	CTRL Wait for Interrupt retention control.			
		0ь000			
		Dynamic retention is disabled.			
		06001			
		2 system counter ticks are required before retention entry.			
		0ь010			
		8 system counter ticks are required before retention entry.			
		0b011			
		32 system counter ticks are required before retention entry.			
		64 system counter ticks are required before retention entry.			
		128 system counter ticks are required before retention entry.			
		256 system counter ticks are required before retention entry.			
		0b111			
		512 system counter ticks are required before retention entry.			
[3:1]	RESO	Reserved	RES0		
[0]	CORE_PWRDN_EN	Indicates to the power controller if the CPU wants to power down when it enters WFE/WFI state.	X		
ال	CONF-LAAKDIA-EIA	Indicates to the power controller if the Cr O wants to power down when it enters VVFE/VVFI state.	X		

Access

MRS <Xt>, S3_0_C15_C2_7

op0	op1	CRn	CRm	op2
0b11	00000	0b1111	0b0010	0b111

MSR S3_0_C15_C2_7, <Xt>

op0	op1	CRn	CRm	op2
0b11	00000	0b1111	0b0010	0b111

Accessibility

MRS < Xt>, S3 0 C15 C2 7

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return IMP_CPUPWRCTLR_EL1;
elsif PSTATE.EL == EL2 then
    return IMP_CPUPWRCTLR_EL1;
elsif PSTATE.EL == EL3 then
    return IMP_CPUPWRCTLR_EL1;
```

MSR S3_0_C15_C2_7, <Xt>

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && ACTLR EL2.PWREN == '0' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif ACTLR EL3.PWREN == '0' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        IMP CPUPWRCTLR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
   if ACTLR EL3.PWREN == '0' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP CPUPWRCTLR EL1 = X[t];
elsif PSTATE.EL == EL3 then
    IMP CPUPWRCTLR EL1 = X[t];
```

B.1.14 IMP_ATCR_EL1, CPU Auxiliary Translation Control Register

This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL1 translation regime.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-15: AArch64_imp_atcr_el1 bit assignments




Table B-47: IMP_ATCR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:16]	RESO	Reserved	RES0
[15]	HWVAL162	Value of PBHA[3] on memory accesses due to page table walks using TTBR1_EL1 if HWEN162 is set.	х
[14]	HWVAL161	Value of PBHA[2] on memory accesses due to page table walks using TTBR1_EL1 if HWEN161 is set.	Х
[13]	HWVAL160	Value of PBHA[1] on memory accesses due to page table walks using TTBR1_EL1 if HWEN160 is set.	Х
[12]	HWVAL159	Value of PBHA[0] on memory accesses due to page table walks using TTBR1_EL1 if HWEN159 is set.	Х
[11]	HWVAL062	Value of PBHA[3] on memory accesses due to page table walks using TTBRO_EL1 if HWEN062 is set.	х
[10]	HWVAL061	Value of PBHA[2] on memory accesses due to page table walks using TTBRO_EL1 if HWEN061 is set.	х
[9]	HWVAL060	Value of PBHA[1] on memory accesses due to page table walks using TTBRO_EL1 if HWEN060 is set.	х
[8]	HWVAL059	Value of PBHA[0] on memory accesses due to page table walks using TTBRO_EL1 if HWEN059 is set.	Х
[7]	HWEN162	Enable use of PBHA[3] on memory accesses due to page table walks using TTBR1_EL1. If this bit is clear, PBHA[3] will be 0 on page table walks.	0b0

Bits	Name	Description	Reset
[6]	HWEN161	Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL1. If this bit is clear, PBHA[2] will be 0 on page table walks.	0b0
[5]	HWEN160	Enable use of PBHA[1] on memory accesses due to page table walks using TTBR1_EL1. If this bit is clear, PBHA[1] will be 0 on page table walks.	0b0
[4]	HWEN159	Enable use of PBHA[0] on memory accesses due to page table walks using TTBR1_EL1. If this bit is clear, PBHA[0] will be 0 on page table walks.	0b0
[3]	HWEN062	Enable use of PBHA[3] on memory accesses due to page table walks using TTBRO_EL1. If this bit is clear, PBHA[3] will be 0 on page table walks.	0b0
[2]	HWEN061	Enable use of PBHA[2] on memory accesses due to page table walks using TTBRO_EL1. If this bit is clear, PBHA[2] will be 0 on page table walks.	0b0
[1]	HWEN060	Enable use of PBHA[1] on memory accesses due to page table walks using TTBRO_EL1. If this bit is clear, PBHA[1] will be 0 on page table walks.	0b0
[0]	HWEN059	Enable use of PBHA[0] on memory accesses due to page table walks using TTBRO_EL1. If this bit is clear, PBHA[0] will be 0 on page table walks.	0b0

Access

MRS < Xt>, S3_0_C15_C7_0

op0	op1	CRn	CRm	op2
0b11	06000	0b1111	0b0111	00000

MSR S3_0_C15_C7_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	00000	0b1111	0b0111	00000

MRS < Xt>, S3_5_C15_C7_0

op0	op1	CRn	CRm	op2
0b11	0b101	0b1111	0b0111	0b000

MSR S3_5_C15_C7_0, <Xt>

ор0	op1	CRn	CRm	op2
0b11	0b101	0b1111	0b0111	00000

Accessibility

MRS < Xt>, S3_0_C15_C7_0

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return IMP_ATCR_EL1;
elsif PSTATE.EL == EL2 then
    return IMP_ATCR_EL1;
elsif PSTATE.EL == EL3 then
```

```
return IMP_ATCR_EL1;
```

MSR S3_0_C15_C7_0, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        Aarch64.SystemAccessTrap(EL2, 0x18);
    else
        IMP_ATCR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
    IMP_ATCR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
    IMP_ATCR_EL1 = X[t];
```

MRS < Xt>, S3_5_C15_C7_0

```
if PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if EL2Enabled() && HCR EL2.E2H == '1' then
        return IMP ATCR EL1;
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR EL2.E2H == '1' then
        return IMP ATCR EL\overline{1};
    else
        UNDEFINED;
```

MSR S3 5 C15 C7 0, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        IMP_ATCR_EL1 = X[t];
else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        IMP_ATCR_EL1 = X[t];
else
        UNDEFINED;
else
        UNDEFINED;
```

B.1.15 AIDR_EL1, Auxiliary ID Register

Provides **IMPLEMENTATION DEFINED** identification information.

The value of this register must be interpreted in conjunction with the value of AArch64-MIDR EL1.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-16: AArch64_aidr_el1 bit assignments




Table B-52: AIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, AIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b001	0b0000	000000	0b111

Accessibility

MRS <Xt>, AIDR EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return AIDR_EL1;
elsif PSTATE.EL == EL2 then
    return AIDR_EL1;
elsif PSTATE.EL == EL3 then
    return AIDR_EL1;
```

B.1.16 ACTLR_EL2, Auxiliary Control Register (EL2)

Provides IMPLEMENTATION DEFINED configuration and control options for EL2.



Arm recommends the contents of this register are updated to apply to ELO when AArch64-HCR_EL2.{E2H, TGE} is {1, 1}, gaining configuration and control fields from the AArch64-ACTLR_EL1. This avoids the need for software to manage the contents of these register when switching between a Guest OS and a Host OS.

Configurations

If EL2 is not implemented, this register is RESO from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-17: AArch64_actlr_el2 bit assignments




Table B-54: ACTLR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:13]	RES0	Reserved	RES0
[12]	CLUSTERPMUEN	Cluster PMU Registers enable. Traps EL1 writes to IMPLEMENTATION DEFINED cluster PMU registers to EL2. Possible values of this bit are:	0b0
		0ь0	
		This control causes writes to IMP_CLUSTERPM* at EL1 to be trapped.	
		0b1	
		This control does not cause any instructions to be trapped.	
[11]	QOSEN	Cluster Bus QoS Registers enable. Traps EL1 writes to AArch64-IMP_CLUSTERBUSQOS_EL1 to EL2. Possible values of this bit are:	0b0
		0ь0	
		This control causes writes to AArch64-IMP_CLUSTERBUSQOS_EL1 at EL1 to be trapped.	
		0b1	
		This control does not cause any instructions to be trapped.	
[10:8]	RES0	Reserved	RES0
[7]	PWREN	Power Control Registers enable. Traps EL1 writes to IMPLEMENTATION DEFINED power control registers to EL2. Possible values of this bit are:	0b0
		0ь0	
		This control causes writes to AArch64-IMP_CPUPWRCTLR_EL1, AArch64-IMP_CLUSTERPWRCTLR_EL1, AArch64-IMP_CLUSTERPWRDN_EL1 and IMP_CLUSTERL3*_EL1 at EL1 to be trapped.	
		0b1	
		This control does not cause any instructions to be trapped.	
[6:2]	RES0	Reserved	RES0
[1]	ECTLREN	Extended Control Registers enable. Traps EL1 writes to AArch64-IMP_CPUECTLR_EL1, AArch64-IMP_CMPXECTLR_EL1 and AArch64-IMP_CLUSTERECTLR_EL1 to EL2. Possible values of this bit are:	0b0
		0ь0	
		This control causes writes to AArch64-IMP_CPUECTLR_EL1, AArch64-IMP_CMPXECTLR_EL1 and AArch64-IMP_CLUSTERECTLR_EL1 at EL1 to be trapped.	
		0b1	
		This control does not cause any instructions to be trapped.	

Bits	Name	Description	Reset
[O]	ACTLREN	Auxiliary Control Registers enable. Traps EL1 writes to AArch64-IMP_CPUACTLR_EL1, AArch64-IMP_CPUACTLR2_EL1, AArch64-IMP_CMPXACTLR_EL1 and AArch64-IMP_CLUSTERACTLR_EL1 to EL2. Possible values of this bit are:	0d0
		0ь0	
		This control causes writes to AArch64-IMP_CPUACTLR_EL1, AArch64-IMP_CPUACTLR2_EL1, AArch64-IMP_CMPXACTLR_EL1 and AArch64-IMP_CLUSTERACTLR_EL1 at EL1 to be trapped.	
		0b1	
		This control does not cause any instructions to be trapped.	

Access

MRS <Xt>, ACTLR_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0000	0b001

MSR ACTLR_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0000	0b001

Accessibility

MRS <Xt>, ACTLR_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    return ACTLR_EL2;
elsif PSTATE.EL == EL3 then
    return ACTLR_EL2;
```

MSR ACTLR_EL2, <Xt>

```
if PSTATE.EL == EL0 then
     UNDEFINED;
elsif PSTATE.EL == EL1 then
     UNDEFINED;
elsif PSTATE.EL == EL2 then
     ACTLR EL2 = X[t];
elsif PSTATE.EL == EL3 then
     ACTLR_EL2 = X[t];
```

B.1.17 HACR_EL2, Hypervisor Auxiliary Control Register

Controls trapping to EL2 of IMPLEMENTATION DEFINED aspects of EL1 or EL0 operation.



Arm recommends that the values in this register do not cause unnecessary traps to EL2 when AArch64-HCR_EL2. $\{E2H, TGE\} = \{1, 1\}$.

Configurations

If EL2 is not implemented, this register is RESO from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-18: AArch64_hacr_el2 bit assignments




Table B-57: HACR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RES0

Access

MRS <Xt>, HACR_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b111

MSR HACR_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b111

Accessibility

MRS <Xt>, HACR_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    return HACR_EL2;
elsif PSTATE.EL == EL3 then
    return HACR_EL2;
```

MSR HACR_EL2, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    HACR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
    HACR_EL2 = X[t];
```

B.1.18 AFSRO_EL2, Auxiliary Fault Status Register 0 (EL2)

Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL2.

Configurations

If EL2 is not implemented, this register is RESO from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-19: AArch64_afsr0_el2 bit assignments




Table B-60: AFSR0_EL2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RES0

Access

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic AFSRO_EL2 or AFSRO_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSRO_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0001	00000

MSR AFSRO_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0001	0b000

MRS <Xt>, AFSRO_EL1

ор0	op1	CRn	CRm	op2
0b11	00000	0b0101	0b0001	00000

MSR AFSRO EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	00000	0b0101	0b0001	00000

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic AFSRO_EL2 or AFSRO_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSRO_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    return AFSR0_EL2;
elsif PSTATE.EL == EL3 then
    return AFSR0_EL2;
```

MSR AFSRO_EL2, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    AFSR0_EL2 = X[t];
elsif PSTATE.EL == EL3 then
    AFSR0_EL2 = X[t];
```

MRS <Xt>, AFSRO_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return AFSR0_EL1;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        return AFSR0_EL2;
    else
        return AFSR0_EL1;
elsif PSTATE.EL == EL3 then
    return AFSR0_EL1;
```

MSR AFSRO EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        Aarch64.SystemAccessTrap(EL2, 0x18);
else
        AFSRO_EL1 = X[t];
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        AFSRO_EL2 = X[t];
```

```
else
    AFSRO_EL1 = X[t];
elsif PSTATE.EL == EL3 then
    AFSRO_EL1 = X[t];
```

B.1.19 AFSR1_EL2, Auxiliary Fault Status Register 1 (EL2)

Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL2.

Configurations

If EL2 is not implemented, this register is RESO from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-20: AArch64_afsr1_el2 bit assignments




Table B-65: AFSR1_EL2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic AFSR1_EL2 or AFSR1_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSR1 EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0001	0b001

MSR AFSR1 EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0001	0b001

MRS <Xt>, AFSR1_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0101	0b0001	0b001

MSR AFSR1 EL1, <Xt>

ор0	op1	CRn	CRm	op2
0b11	00000	0b0101	0b0001	0b001

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic AFSR1_EL2 or AFSR1_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSR1_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    return AFSR1_EL2;
elsif PSTATE.EL == EL3 then
    return AFSR1_EL2;
```

MSR AFSR1_EL2, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    AFSR1_EL2 = X[t];
elsif PSTATE.EL == EL3 then
    AFSR1_EL2 = X[t];
```

MRS <Xt>, AFSR1_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return AFSR1_EL1;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        return AFSR1_EL2;
    else
        return AFSR1_EL1;
elsif PSTATE.EL == EL3 then
    return AFSR1_EL1;
```

MSR AFSR1 EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        Aarch64.SystemAccessTrap(EL2, 0x18);
    else
        AFSR1_EL1 = X[t];
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        AFSR1_EL2 = X[t];
else
        AFSR1_EL1 = X[t];
else
        AFSR1_EL1 = X[t];
elsif PSTATE.EL == EL3 then
        AFSR1_EL1 = X[t];
```

B.1.20 AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2)

Provides **IMPLEMENTATION DEFINED** memory attributes for the memory regions specified by AArch64-MAIR_EL2.

Configurations

If EL2 is not implemented, this register is RESO from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

AMAIR_EL2 is permitted to be cached in a TLB.

Figure B-21: AArch64_amair_el2 bit assignments




Table B-70: AMAIR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RES0

Access

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic AMAIR_EL2 or AMAIR_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AMAIR_EL2

ор0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0011	00000

MSR AMAIR EL2, <Xt>

ор0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0011	0b000

MRS <Xt>, AMAIR_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b1010	0b0011	00000

MSR AMAIR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	06000	0b1010	0b0011	0b000

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic AMAIR_EL2 or AMAIR_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AMAIR_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    return AMAIR_EL2;
elsif PSTATE.EL == EL3 then
    return AMAIR_EL2;
```

MSR AMAIR_EL2, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    AMAIR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
    AMAIR_EL2 = X[t];
```

MRS <Xt>, AMAIR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        Aarch64.SystemAccessTrap(EL2, 0x18);
    else
        return AMAIR_EL1;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        return AMAIR_EL2;
    else
        return AMAIR_EL1;
elsif PSTATE.EL == EL3 then
    return AMAIR_EL1;
```

MSR AMAIR EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AMAIR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        AMAIR_EL2 = X[t];
```

```
else
    AMAIR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
AMAIR_EL1 = X[t];
```

B.1.21 IMP_ATCR_EL2, CPU Auxiliary Translation Control Register

This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL2 translation regime.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-22: AArch64_imp_atcr_el2 bit assignments




Table B-75: IMP_ATCR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15]	HWVAL162	Value of PBHA[3] on memory accesses due to page table walks using TTBR1_EL2 if HWEN162 is set.	Х
[14]	HWVAL161	Value of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2 if HWEN161 is set.	Х
[13]	HWVAL160	Value of PBHA[1] on memory accesses due to page table walks using TTBR1_EL2 if HWEN160 is set.	Х
[12]	HWVAL159	Value of PBHA[0] on memory accesses due to page table walks using TTBR1_EL2 if HWEN159 is set.	X
[11]	HWVAL062	Value of PBHA[3] on memory accesses due to page table walks using TTBRO_EL2 if HWEN062 is set.	Х
[10]	HWVAL061	Value of PBHA[2] on memory accesses due to page table walks using TTBRO_EL2 if HWEN061 is set.	Х
[9]	HWVAL060	Value of PBHA[1] on memory accesses due to page table walks using TTBRO_EL2 if HWEN060 is set.	Х
[8]	HWVAL059	Value of PBHA[0] on memory accesses due to page table walks using TTBR0_EL2 if HWEN059 is set.	Х
[7]	HWEN162	Enable use of PBHA[3] on memory accesses due to page table walks using TTBR1_EL2. If this bit is clear, PBHA[3] will be 0 on page table walks.	0d0
[6]	HWEN161	Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2. If this bit is clear, PBHA[2] will be 0 on page table walks.	0d0
[5]	HWEN160	Enable use of PBHA[1] on memory accesses due to page table walks using TTBR1_EL2. If this bit is clear, PBHA[1] will be 0 on page table walks.	0b0
[4]	HWEN159	Enable use of PBHA[0] on memory accesses due to page table walks using TTBR1_EL2. If this bit is clear, PBHA[0] will be 0 on page table walks.	0b0
[3]	HWEN062	Enable use of PBHA[3] on memory accesses due to page table walks using TTBRO_EL2. If this bit is clear, PBHA[3] will be 0 on page table walks.	0b0
[2]	HWEN061	Enable use of PBHA[2] on memory accesses due to page table walks using TTBRO_EL2. If this bit is clear, PBHA[2] will be 0 on page table walks.	0b0
[1]	HWEN060	Enable use of PBHA[1] on memory accesses due to page table walks using TTBRO_EL2. If this bit is clear, PBHA[1] will be 0 on page table walks.	0b0
[O]	HWEN059	Enable use of PBHA[0] on memory accesses due to page table walks using TTBRO_EL2. If this bit is clear, PBHA[0] will be 0 on page table walks.	0b0

Access

MRS <Xt>, S3_4_C15_C7_0

op0	op1	CRn	CRm	op2
0b11	0b100	0b1111	0b0111	06000

MSR S3_4_C15_C7_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1111	0b0111	00000

Accessibility

MRS < Xt>, S3_4_C15_C7_0

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```

MSR S3_4_C15_C7_0, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    IMP_ATCR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
    IMP_ATCR_EL2 = X[t];
```

B.1.22 IMP_AVTCR_EL2, CPU Auxiliary Translation Control Register

This register controls the values of the PBHA signals for memory accesses generated by stage 2 translation table walks.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-23: AArch64_imp_avtcr_el2 bit assignments




Table B-78: IMP_AVTCR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15]	HWVAL162	Value of PBHA[3] on memory accesses due to page table walks using VSTTBR_EL2 if HWEN162 is set.	Х
[14]	HWVAL161	Value of PBHA[2] on memory accesses due to page table walks using VSTTBR_EL2 if HWEN161 is set.	Х
[13]	HWVAL160	Value of PBHA[1] on memory accesses due to page table walks using VSTTBR_EL2 if HWEN160 is set.	x
[12]	HWVAL159	Value of PBHA[0] on memory accesses due to page table walks using VSTTBR_EL2 if HWEN159 is set.	Х
[11]	HWVAL062	Value of PBHA[3] on memory accesses due to page table walks using VTTBR_EL2 if HWEN062 is set.	Х
[10]	HWVAL061	Value of PBHA[2] on memory accesses due to page table walks using VTTBR_EL2 if HWEN061 is set.	х
[9]	HWVAL060	Value of PBHA[1] on memory accesses due to page table walks using VTTBR_EL2 if HWEN060 is set.	Х
[8]	HWVAL059	Value of PBHA[0] on memory accesses due to page table walks using VTTBR_EL2 if HWEN059 is set.	Х
[7]	HWEN162	Enable use of PBHA[3] on memory accesses due to page table walks using VSTTBR_EL2. If this bit is clear, PBHA[3] will be 0 on page table walks.	0b0
[6]	HWEN161	Enable use of PBHA[2] on memory accesses due to page table walks using VSTTBR_EL2. If this bit is clear, PBHA[2] will be 0 on page table walks.	0b0
[5]	HWEN160	Enable use of PBHA[1] on memory accesses due to page table walks using VSTTBR_EL2. If this bit is clear, PBHA[1] will be 0 on page table walks.	0b0
[4]	HWEN159	Enable use of PBHA[0] on memory accesses due to page table walks using VSTTBR_EL2. If this bit is clear, PBHA[0] will be 0 on page table walks.	0b0
[3]	HWEN062	Enable use of PBHA[3] on memory accesses due to page table walks using VTTBR_EL2. If this bit is clear, PBHA[3] will be 0 on page table walks.	0b0
[2]	HWEN061	Enable use of PBHA[2] on memory accesses due to page table walks using VTTBR_EL2. If this bit is clear, PBHA[2] will be 0 on page table walks.	0b0
[1]	HWEN060	Enable use of PBHA[1] on memory accesses due to page table walks using VTTBR_EL2. If this bit is clear, PBHA[1] will be 0 on page table walks.	0b0
[O]	HWEN059	Enable use of PBHA[0] on memory accesses due to page table walks using VTTBR_EL2. If this bit is clear, PBHA[0] will be 0 on page table walks.	0b0

Access

MRS <Xt>, S3_4_C15_C7_1

op0	op1	CRn	CRm	op2
0b11	0b100	0b1111	0b0111	0b001

MSR S3_4_C15_C7_1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1111	0b0111	0b001

Accessibility

MRS < Xt>, S3_4_C15_C7_1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    return IMP_AVTCR_EL2;
elsif PSTATE.EL == EL3 then
    return IMP_AVTCR_EL2;
```

MSR S3_4_C15_C7_1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    IMP_AVTCR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
    IMP_AVTCR_EL2 = X[t];
```

B.1.23 ACTLR_EL3, Auxiliary Control Register (EL3)

Provides IMPLEMENTATION DEFINED configuration and control options for EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Bit descriptions

Figure B-24: AArch64_actlr_el3 bit assignments




Table B-81: ACTLR_EL3 bit descriptions

Bits	Name	Description	Reset		
[63:13]	RESO	Reserved	RES0		
[12]	CLUSTERPMUEN	Cluster PMU Registers enable. Traps EL1 and EL2 writes to IMPLEMENTATION DEFINED cluster PMU registers to EL3, subject to the exception prioritization rules. Possible values of this bit are:			
		ОЬО This control causes writes to IMP_CLUSTERPM* at EL1 and EL2 to be trapped to EL3, subject to the exception prioritization rules			
		This control does not cause any instructions to be trapped.			
[11]	QOSEN	Cluster Bus QoS Registers enable. Traps EL1 and EL2 writes to AArch64-IMP_CLUSTERBUSQOS_EL1 to EL3, subject to the exception prioritization rules. Possible values of this bit are:	0b0		
		 Ob0 This control causes writes to AArch64-IMP_CLUSTERBUSQOS_EL1 at EL1 and EL2 to be trapped to EL3, subject to the exception prioritization rules. Ob1 This control does not cause any instructions to be trapped. 			
[10:8]	RESO	Reserved	RES0		

Bits	Name	Description	Reset
[7]	PWREN	Power Control Registers enable. Traps EL1 and EL2 writes to IMPLEMENTATION DEFINED power control registers to EL3, subject to the exception prioritization rules. Possible values of this bit are: 0b0 This control causes writes to AArch64-IMP_CPUPWRCTLR_EL1, AArch64-IMP_CLUSTERPWRCTLR_EL1, AArch64-IMP_CLUSTERPWRDN_EL1 and IMP_CLUSTERL3*_EL1 at EL1 and EL2 to be trapped to EL3, subject to the exception prioritization rules. 0b1 This control does not cause any instructions to be trapped.	0d0
[6:2]	RES0	Reserved	RES0
[1]	ECTLREN	Extended Control Registers enable. Traps EL1 and EL2 writes to AArch64-IMP_CPUECTLR_EL1, AArch64-IMP_CMPXECTLR_EL1 and AArch64-IMP_CLUSTERECTLR_EL1 to EL3, subject to the exception prioritization rules. Possible values of this bit are: 0b0 This control causes writes to AArch64-IMP_CPUECTLR_EL1, AArch64-IMP_CMPXECTLR_EL1 and AArch64-IMP_CLUSTERECTLR_EL1 at EL1 and EL2 to be trapped to EL3, subject to the exception prioritization rules. 0b1 This control does not cause any instructions to be trapped.	0b0
[0]	ACTLREN	Auxiliary Control Registers enable. Traps EL1 and EL2 writes to AArch64-IMP_CPUACTLR_EL1, AArch64-IMP_CPUACTLR2_EL1, AArch64-IMP_CMPXACTLR_EL1 and AArch64- IMP_CLUSTERACTLR_EL1 to EL3, subject to the exception prioritization rules. Possible values of this bit are: Ob0 This control causes writes to AArch64-IMP_CPUACTLR_EL1, AArch64-IMP_CPUACTLR2_EL1 AArch64-IMP_CMPXACTLR_EL1 and AArch64-IMP_CLUSTERACTLR_EL1 at EL1 and EL2 to be trapped to EL3, subject to the exception prioritization rules. Ob1 This control does not cause any instructions to be trapped.	

Access

MRS <Xt>, ACTLR_EL3

ор0	op1	CRn	CRm	op2
0b11	0b110	0b0001	000000	0b001

MSR ACTLR_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0000	0b001

Accessibility

MRS <Xt>, ACTLR_EL3

if PSTATE.EL == ELO then
 UNDEFINED;
elsif PSTATE.EL == EL1 then

```
UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    return ACTLR_EL3;
```

MSR ACTLR_EL3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    ACTLR_EL3 = X[t];
```

B.1.24 AFSRO_EL3, Auxiliary Fault Status Register 0 (EL3)

Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-25: AArch64_afsr0_el3 bit assignments




Table B-84: AFSR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RESO

Access

MRS <Xt>, AFSRO_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b0101	0b0001	00000

MSR AFSRO EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b0101	0b0001	00000

Accessibility

MRS <Xt>, AFSRO_EL3

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    return AFSRO_EL3;
```

MSR AFSRO_EL3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    AFSRO_EL3 = X[t];
```

B.1.25 AFSR1_EL3, Auxiliary Fault Status Register 1 (EL3)

Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-26: AArch64_afsr1_el3 bit assignments




Table B-87: AFSR1_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RES0

Access

MRS < Xt>, AFSR1 EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b0101	0b0001	0b001

MSR AFSR1_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b0101	0b0001	0b001

Accessibility

MRS <Xt>, AFSR1 EL3

```
if PSTATE.EL == EL0 then
        UNDEFINED;
elsif PSTATE.EL == EL1 then
        UNDEFINED;
elsif PSTATE.EL == EL2 then
        UNDEFINED;
elsif PSTATE.EL == EL3 then
        return AFSR1_EL3;
```

MSR AFSR1_EL3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    AFSR1_EL3 = X[t];
```

B.1.26 AMAIR_EL3, Auxiliary Memory Attribute Indirection Register (EL3)

Provides **IMPLEMENTATION DEFINED** memory attributes for the memory regions specified by AArch64-MAIR_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

AMAIR_EL3 is permitted to be cached in a TLB.

Figure B-27: AArch64_amair_el3 bit assignments




Table B-90: AMAIR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RES0

Access

MRS <Xt>, AMAIR_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b1010	0b0011	00000

MSR AMAIR_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1010	0b0011	0b000

Accessibility

MRS <Xt>, AMAIR_EL3

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    return AMAIR_EL3;
```

MSR AMAIR_EL3, <Xt>

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
```

```
UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    AMAIR_EL3 = X[t];
```

B.1.27 IMP_ATCR_EL3, CPU Auxiliary Translation Control Register

This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL3 translation regime.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-28: AArch64_imp_atcr_el3 bit assignments




Table B-93: IMP_ATCR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:12]	RESO	Reserved	RES0

Bits	Name	Description	Reset
[11]	HWVAL062	Value of PBHA[3] on memory accesses due to page table walks using TTBRO_EL3 if HWEN062 is set.	х
[10]	HWVAL061	Value of PBHA[2] on memory accesses due to page table walks using TTBRO_EL3 if HWEN061 is set.	Х
[9]	HWVAL060	Value of PBHA[1] on memory accesses due to page table walks using TTBRO_EL3 if HWEN060 is set.	Х
[8]	HWVAL059	Value of PBHA[0] on memory accesses due to page table walks using TTBRO_EL3 if HWEN059 is set.	Х
[7:4]	RES0	Reserved	RES0
[3]	HWEN062	Enable use of PBHA[3] on memory accesses due to page table walks using TTBRO_EL3. If this bit is clear, PBHA[3] will be 0 on page table walks.	0b0
[2]	HWEN061	Enable use of PBHA[2] on memory accesses due to page table walks using TTBRO_EL3. If this bit is clear, PBHA[2] will be 0 on page table walks.	0b0
[1]	HWEN060	Enable use of PBHA[1] on memory accesses due to page table walks using TTBRO_EL3. If this bit is clear, PBHA[1] will be 0 on page table walks.	0b0
[0]	HWEN059	Enable use of PBHA[0] on memory accesses due to page table walks using TTBRO_EL3. If this bit is clear, PBHA[0] will be 0 on page table walks.	0b0

Access

MRS < Xt>, S3_6_C15_C7_0

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0111	0b000

MSR S3_6_C15_C7_0, <Xt>

ор0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0111	0b000

Accessibility

MRS < Xt >, S3_6_C15_C7_0

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
        UNDEFINED;
elsif PSTATE.EL == EL3 then
        return IMP_ATCR_EL3;
```

MSR S3_6_C15_C7_0, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
```

elsif PSTATE.EL == EL3 then
 IMP_ATCR_EL3 = X[t];

B.1.28 IMP_CPUMPMMCR_EL3, Global MPMM Configuration Register

This register is used to change MPMM gears or disable MPMM.

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-29: AArch64_imp_cpumpmmcr_el3 bit assignments




Table B-96: IMP_CPUMPMMCR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:3]MRS <xt>, S3_6_C15_C2_1</xt>	RES0	Reserved	RES0

Bits	Name	Description	Reset
MRS [2:1]	MPMM_GEAR	MPMM Gear Select	0000
		0600	
		Select MPMM Gear 0.	
		0ь01	
		Select MPMM Gear 1.	
		0b10	
		Select MPMM Gear 2.	
[0]	MPMM_EN	MPMM Master Enable	0b0
		060	
		MPMM is disabled.	
		0ь1	
		MPMM is enabled.	

Access

ор0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b001

MSR S3_6_C15_C2_1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b001

Accessibility

MRS < Xt>, S3_6_C15_C2_1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
        UNDEFINED;
elsif PSTATE.EL == EL3 then
        return IMP_CPUMPMMCR_EL3;
```

MSR S3_6_C15_C2_1, <Xt>

```
if PSTATE.EL == EL0 then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        Aarch64.SystemAccessTrap(EL2, 0x18);
   else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
   UNDEFINED;
elsif PSTATE.EL == EL3 then
   IMP_CPUMPMMCR_EL3 = X[t];
```

B.2 AArch64 Special purpose registers summary

The summary table provides an overview of the Special purpose registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table B-99: Special purpose registers summary

Name	Ор0	Op1	CRn	CRm	Op2	Reset	Width	Description
SPSR_EL1	3	0	C4	C0	0	_	64-bit	Saved Program Status Register (EL1)
ELR_EL1	3	0	C4	C0	1	_	64-bit	Exception Link Register (EL1)
SP_ELO	3	0	C4	C1	0	_	64-bit	Stack Pointer (ELO)
DSPSR_EL0	3	3	C4	C5	0	_	64-bit	Debug Saved Program Status Register
DLR_EL0	3	3	C4	C5	1	_	64-bit	Debug Link Register
SPSR_EL2	3	4	C4	C0	0	_	64-bit	Saved Program Status Register (EL2)
ELR_EL2	3	4	C4	C0	1	_	64-bit	Exception Link Register (EL2)
SP_EL1	3	4	C4	C1	0	_	64-bit	Stack Pointer (EL1)
SPSR_irq	3	4	C4	C3	0	_	64-bit	Saved Program Status Register (IRQ mode)
SPSR_abt	3	4	C4	C3	1	_	64-bit	Saved Program Status Register (Abort mode)
SPSR_und	3	4	C4	C3	2	_	64-bit	Saved Program Status Register (Undefined mode)
SPSR_fiq	3	4	C4	C3	3	_	64-bit	Saved Program Status Register (FIQ mode)
SPSR_EL3	3	6	C4	CO	0	_	64-bit	Saved Program Status Register (EL3)
ELR_EL3	3	6	C4	C0	1	_	64-bit	Exception Link Register (EL3)
SP_EL2	3	6	C4	C1	0	_	64-bit	Stack Pointer (EL2)
IMP_CPUPPMCR_EL3	3	6	C15	C2	0	_	64-bit	Global PPM Configuration Register

B.2.1 IMP_CPUPPMCR_EL3, Global PPM Configuration Register

This register controls global PPM features and allows discovery of some PPM implementation details.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Special purpose registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-30: AArch64_imp_cpuppmcr_el3 bit assignments




Table B-100: IMP_CPUPPMCR_EL3 bit descriptions

Bits	Name	Description	Туре	Reset
[63:18]	RES0	Reserved	NA	RES0
[17:16]	PDP_SETPS	Number of PDP Setpoints implemented	read	xx
		0ь00	R	
		PDP is not implemented or enabled.	write	
			WI	
[15:11]	RES0	Reserved	NA	RES0
[10:8]	MPMM_GEARS	Number of MPMM Gears implemented	read	xxx
		0ь011	R	
		3 MPMM are enabled.	write	
			WI	
[7:1]	RES0	Reserved	NA	RES0
[O]	MPMMPINCTL	MPMM Pin Control Enabled	NA	0b0
		0ь0		
		MPMM control through SPR and utility bus.		
		0ь1		
		MPMM control through pin only.		

Access

MRS < Xt>, S3_6_C15_C2_0

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	00000

MSR S3_6_C15_C2_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b000

Accessibility

MRS < Xt>, S3 6 C15 C2 0

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        Aarch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    return IMP_CPUPPMCR_EL3;
```

MSR S3_6_C15_C2_0, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    IMP_CPUPPMCR_EL3 = X[t];
```

B.3 AArch64 Debug registers summary

The summary table provides an overview of the Debug registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table B-103: Debug registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
OSDTRRX_EL1	2	0	C0	C0	2	_	64-bit	OS Lock Data Transfer Register, Receive
DBGBVR0_EL1	2	0	C0	C0	4	_	64-bit	Debug Breakpoint Value Registers

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
DBGBCR0_EL1	2	0	C0	C0	5	_	64-bit	Debug Breakpoint Control Registers
DBGWVR0_EL1	2	0	CO	CO	6	_	64-bit	Debug Watchpoint Value Registers
DBGWCR0_EL1	2	0	CO	CO	7	_	64-bit	Debug Watchpoint Control Registers
DBGBVR1_EL1	2	0	CO	C1	4	_	64-bit	Debug Breakpoint Value Registers
DBGBCR1_EL1	2	0	CO	C1	5	_	64-bit	Debug Breakpoint Control Registers
DBGWVR1_EL1	2	0	CO	C1	6	_	64-bit	Debug Watchpoint Value Registers
DBGWCR1_EL1	2	0	CO	C1	7	_	64-bit	Debug Watchpoint Control Registers
MDCCINT_EL1	2	0	CO	C2	0	_	64-bit	Monitor DCC Interrupt Enable Register
MDSCR_EL1	2	0	CO	C2	2	_	64-bit	Monitor Debug System Control Register
DBGBVR2_EL1	2	0	CO	C2	4	_	64-bit	Debug Breakpoint Value Registers
DBGBCR2_EL1	2	0	CO	C2	5	_	64-bit	Debug Breakpoint Control Registers
DBGWVR2_EL1	2	0	CO	C2	6	_	64-bit	Debug Watchpoint Value Registers
DBGWCR2_EL1	2	0	CO	C2	7	_	64-bit	Debug Watchpoint Control Registers
OSDTRTX_EL1	2	0	CO	C3	2	_	64-bit	OS Lock Data Transfer Register, Transmit
DBGBVR3_EL1	2	0	CO	C3	4	_	64-bit	Debug Breakpoint Value Registers
DBGBCR3_EL1	2	0	CO	C3	5	_	64-bit	Debug Breakpoint Control Registers
DBGWVR3_EL1	2	0	CO	C3	6	_	64-bit	Debug Watchpoint Value Registers
DBGWCR3_EL1	2	0	CO	C3	7	_	64-bit	Debug Watchpoint Control Registers
DBGBVR4_EL1	2	0	CO	C4	4	_	64-bit	Debug Breakpoint Value Registers
DBGBCR4_EL1	2	0	CO	C4	5	_	64-bit	Debug Breakpoint Control Registers
DBGBVR5_EL1	2	0	CO	C5	4	_	64-bit	Debug Breakpoint Value Registers
DBGBCR5_EL1	2	0	CO	C5	5	_	64-bit	Debug Breakpoint Control Registers
OSECCR_EL1	2	0	CO	C6	2	_	64-bit	OS Lock Exception Catch Control Register
MDRAR_EL1	2	0	C1	CO	0	_	64-bit	Monitor Debug ROM Address Register
OSLAR_EL1	2	0	C1	CO	4	_	64-bit	OS Lock Access Register
OSLSR_EL1	2	0	C1	C1	4	_	64-bit	OS Lock Status Register
OSDLR_EL1	2	0	C1	C3	4	_	64-bit	OS Double Lock Register
DBGPRCR_EL1	2	0	C1	C4	4	_	64-bit	Debug Power Control Register
DBGCLAIMSET_EL1	2	0	C7	C8	6	_	64-bit	Debug CLAIM Tag Set register
DBGCLAIMCLR_EL1	2	0	C7	C9	6	_	64-bit	Debug CLAIM Tag Clear register
DBGAUTHSTATUS_EL1	2	0	C7	C14	6	_	64-bit	Debug Authentication Status register
MDCCSR_EL0	2	3	CO	C1	0	_	64-bit	Monitor DCC Status Register
DBGDTR_EL0	2	3	CO	C4	0	_	64-bit	Debug Data Transfer Register, half-duplex
DBGDTRRX_EL0	2	3	CO	C5	0	_	64-bit	Debug Data Transfer Register, Receive
DBGDTRTX_EL0	2	3	CO	C5	0	_	64-bit	Debug Data Transfer Register, Transmit
TRFCR_EL1	3	0	C1	C2	1	_	64-bit	Trace Filter Control Register (EL1)
MDCR_EL2	3	4	C1	C1	1	_	64-bit	Monitor Debug Configuration Register (EL2)
TRFCR_EL2	3	4	C1	C2	1	_	64-bit	Trace Filter Control Register (EL2)
IMP_CDBGDR0_EL3	3	6	C15	CO	0	_	64-bit	Cache Debug Data Register 0

B.3.1 IMP_CDBGDR0_EL3, Cache Debug Data Register 0

Contains data from a preceding cache debug operation.

This register is populated after one of the following operations have been executed:

- SYS IMP_CDBGL1DCDR
- SYS IMP_CDBGL1DCMR
- SYS IMP CDBGL1DCTR
- SYS IMP CDBGL1ICDR
- SYS IMP_CDBGL1ICTR
- SYS IMP CDBGL2CDR
- SYS IMP CDBGL2CMR
- SYS IMP CDBGL2CTR
- SYS IMP CDBGL2TRO
- SYS IMP_CDBGL2TR1
- SYS IMP_CDBGL2TR2

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Debug registers

Access type

See bit descriptions

Reset value

After SYS IMP_CDBGL1DCDR or SYS IMP_CDBGL2CDR operations

After SYS IMP_CDBGL1DCMR or SYS IMP_CDBGL2CMR operations

After a SYS IMP_CDBGL1ICDR operation

After a SYS IMP_CDBGL1DCTR operation

After a SYS IMP CDBGL1DCDTR operation

After a SYS IMP_CDBGL1ICTR operation && HaveAArch32EL(EL0)

After a SYS IMP_CDBGL1ICTR operation && !HaveAArch32EL(EL0)

After a IMP_CDBGL2CTR operation

After a SYS IMP_CDBGL2TR0 operation

After a SYS IMP_CDBGL2TR1 operation

After a SYS IMP_CDBGL2TR2 operation



Where the reset reads xxxx, see individual bits

Bit descriptions

After SYS IMP_CDBGL1DCDR or SYS IMP_CDBGL2CDR operations

Figure B-31: AArch64_imp_cdbgdr0_el3 bit assignments




Table B-104: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Data	Data contents of cache at specified Set/Way/Offset	64{x}

After SYS IMP_CDBGL1DCMR or SYS IMP_CDBGL2CMR operations

Figure B-32: AArch64_imp_cdbgdr0_el3 bit assignments




Table B-105: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name		Description	Reset
[63:16]	RES0		Reserved	RESO
[15:0]	MTET	ag	MTE tag contents of cache at specified Set/Way	16{x}

After a SYS IMP_CDBGL1ICDR operation

Figure B-33: AArch64_imp_cdbgdr0_el3 bit assignments




Table B-106: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:40]	RES0	Reserved	RESO
[39:0]	Data	Data contents of cache at specified Set/Way/Offset	40 { x }

After a SYS IMP_CDBGL1DCTR operation

Figure B-34: AArch64_imp_cdbgdr0_el3 bit assignments




Table B-107: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:32]	RESO	Reserved	RESO
[31]	MTE	Allocation tag valid	Х
[30:29]	MESI	Partial MESI state	XX
		0ь00	
		Invalid	
		0ь01	
		Shared	
		0b10	
		Unique Non-transient	
		0b11	
		Unique Transient	

Bits	Name	Description	Reset
[28]	NS	Tag security state	х
		0ь0	
		Secure	
		0b1	
		Non-secure	
[27:0]	PA[39:12]	Tag physical address	28{x}

After a SYS IMP_CDBGL1DCDTR operation

Figure B-35: AArch64_imp_cdbgdr0_el3 bit assignments




Table B-108: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:18]	RES0	Reserved	RES0
[17:12]	MPAM_PARTID	MPAM partition ID	6 { x }
[11]	MPAM_PMG	MPAM performance monitoring group	х
[10]	MPAM_NS	Indicates MPAM PARTID space	х
		0ь0	
		Secure physical PARTID space	
		0ь1	
		Non-secure physical PARTID space	
[9:6]	РВНА	Page-Based Hardware Attributes	xxxx
[5]	Dirty	Indicates whether the cache line data is dirty	х
[4]	MTEDirty	Indicates whether the MTE tag data for the cache line is dirty	х
[3:1]	Metadata	Internal metadata	xxx
[O]	Alloc	Outer allocation hint	X
		0ь0	
		No write allocate	
		0ь1	
		Write allocate	

After a SYS IMP_CDBGL1ICTR operation && HaveAArch32EL(EL0)

Figure B-36: AArch64_imp_cdbgdr0_el3 bit assignments




Table B-109: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RESO
[30:29]	State	Cache line state	xx
		0ь00	
		Valid A32	
		0ь01	
		Valid T32	
		0b10	
		Valid A64	
		0b11	
		Invalid	
[28]	NS	Tag security state	x
		0ь0	
		Secure	
		0ь1	
		Non-secure	
[27:0]	PA[39:12]	Tag physical address	28{x}

After a SYS IMP_CDBGL1ICTR operation && !HaveAArch32EL(EL0)

Figure B-37: AArch64_imp_cdbgdr0_el3 bit assignments




Table B-110: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:31]	RESO .	Reserved	RESO
[30]	RES1	Reserved	RES1

Bits	Name	Description	Reset
[29]	State	Cache line state	х
		0ь0	
		Valid	
		0ь1	
		Invalid	
[28]	NS	Tag security state	х
		0ь0	
		Secure	
		0b1	
		Non-secure	
[27:0]	PA[39:12]	Tag physical address	28 { x }

After a IMP_CDBGL2CTR operation

Figure B-38: AArch64_imp_cdbgdr0_el3 bit assignments




Table B-111: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:49]	RES0	Reserved	RES0
[48:47]	Metadata	Internal metadata	XX
[46:41]	MPAM_PARTID	MPAM partition ID	6 { x }
[40]	MPAM_PMG	MPAM performance monitoring group	х
[39]	MPAM_NS	Indicates MPAM PARTID space	х
		0ь0	
		Secure physical PARTID space	
		0b1	
		Non-secure physical PARTID space	
[38:35]	PBHA	Page-Based Hardware Attributes	xxxx
[34]	Source	Cache line source	Х
		0ь0	
		Line was brought into complex from outside the cluster	
		0b1	
		Line was brought into complex from an L3 hit	

Bits	Name	Description	Reset
[33]	Alloc	Outer allocation hint	Х
		0ь0	
		No write allocate	
		0b1	
		Write allocate	
[32]	Shareable	Cache line shareability	x
		0ь0	
		Non-shareable	
		0b1	
		Outer shareable	
[31]	Present	Cache line is present in the L1 cache of any of the cores in this complex.	х
[30:28]	State	Cache line state	xxx
		0ь000	
		Invalid	
		0ь001	
		SharedClean, MTE tags invalid	
		0ь010	
		UniqueClean, MTE tags invalid	
		0b011	
		UniqueDirty, MTE tags invalid	
		0b100	
		SharedClean, MTE tags clean	
		0b101	
		UniqueClean, MTE tags clean	
		0b110	
		UniqueDirty, MTE tags clean	
		0b111	
		UniqueDirty, MTE tags dirty	
[27]	NS	Tag security state	X
		0ь0	
		Secure	
		0b1	
[O (4]	DA [00 4 4]	Non-secure	
[26:1]	PA[39:14]	Tag physical address	26{x}
[O]	RES0	Reserved	RES0

After a SYS IMP_CDBGL2TRO operation

Figure B-39: AArch64_imp_cdbgdr0_el3 bit assignments




Table B-112: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63]	PBHA[0]	Lower bit of Page-Based Hardware Attributes	x

Bits	Name	Description	Reset
[62:56]	Attributes	Memory attributes for the entry	7 { x }
		x000x00	
		Device-nGnRnE.	
		x000x01	
		Device-nGnRE.	
		x000x10	
		Device-nGRE.	
		x000x11	
		Device-GRE.	
		x0010:Outer[1:0]	
		Normal memory, Inner Non-cacheable, Outer Write-Back. Outer[1:0] are the outer allocation hints.	
		x0011:Outer[1:0]	
		Normal memory, Inner Write-Through, Outer Write-Back. Outer[1:0] are the outer allocation hints.	
		x0100:Outer[1:0]	
		Normal memory, Inner Non-cacheable, Outer Write-Through. Outer[1:0] are the outer allocation hints.	
		x0101:Outer[1:0]	
		Normal memory, Inner Write-Back, Outer Write-Through. Outer[1:0] are the outer allocation hints.	
		x0110:Outer[1:0]	
		Normal memory, Inner Write-Through, Outer Write-Through. Outer[1:0] are the outer allocation hints.	
		x011100	
		Normal memory, Inner Non-cacheable, Outer Non-cacheable.	
		x011101	
		Normal memory, Inner Write-Back, Outer Non-cacheable.	
		x011110	
		Normal memory, Inner Write-Through, Outer Non-cacheable.	
		010:Inner[1:0]:Outer[1:0] Normal memory, Inner Write-Back, Outer Write-Back Non-transient. Inner[1:0] are the inner	
		allocation hints and Outer[1:0] are the outer allocation hints.	
		011:Inner[1:0]:Outer[1:0]	
		Normal memory, Inner Write-Back, Outer Write-Back Transient. Inner[1:0] are the inner allocation hints and Outer[1:0] are the outer allocation hints.	
		110:Inner[1:0]:Outer[1:0]	
		Tagged Normal memory, Inner Write-Back, Outer Write-Back Non-transient. Inner[1:0] are the inner allocation hints and Outer[1:0] are the outer allocation hints.	

Bits	Name	Description	Reset
[55:54]	SH	Shareability	xx
		0ь00	
		Non-shareable	
		0ь10	
		Outer shareable	
		0b11	
		Inner shareable	
		Note:	
		Device memory is always outer shareable.	
[53]	S2FWB	Stage 2 forced attributes to be WB	Х
[52]	nG	Not global	Х
[51]	GP	Guarded page	Х
[50]	S2DBM	Stage 2 Dirty Bit Modifier	Х
[49]	S1DBM	Stage 1 Dirty Bit Modifier	Х
[48:47]	AP[2:1]	Stage 1 access permissions	xx
[46:44]	S1Size	The original size of the stage 1 translation	xxx
		0ь000	
		4KB or 16KB	
		0b001	
		64KB	
		06010	
		2MB	
		0b011	
		8MB	
		0ь100 32МВ	
		0ь101 128МВ	
		0b110	
		512MB	
		0ь111	
		1GB	

Bits	Name	Description	Reset
[43:41]	Size	The size of the entry	xxx
		06000	
		16KB	
		0ь001	
		64KB	
		0ь010	
		2MB	
		0b011 8МВ	
		0ь100 32МВ	
		0b101	
		128MB	
		0b110	
		512MB	
		0b111	
		1GB	
[40:25]	VMID	VMID value, when supported by the regime	16{x}
[24:9]	ASID	ASID value, when supported by the regime	16{x}
[8:6]	Regime	Translation regime used to fetch the entry	xxx
		0ь000	
		Secure EL1&0	
		0ь001	
		Secure EL2&0	
		0ь010	
		Secure EL2	
		0b011 Secure EL3	
		0ь100	
		Non-secure EL1&0	
		0b101	
		Non-secure EL2&0	
		0b110	
		Non-secure EL2	

Bits	Name	Description	Reset			
5:2	PV	PV encoding for main TLB entries	xxxx			
		3:0				
		For 16KB entries indicates if individual 4KB mappings are valid.				
		PV encoding for medium and large entries				
		3				
		For walk entries, specifies if the stage 1 walk is secure or non-secure.				
		2				
		For IPA entries, specifies whether the mapping size was influenced by the contiguous hint.				
		1:0				
		Indicates type of entry.				
		0ь01				
		Walk entry				
		0b10				
		IPA entry				
[1:0]	Valid	TLB entry valid (one bit per core). When both bits are set the entry is CnP.	xx			
		0ь00				
		Invalid				
		0b01				
		Valid, core 0 private				
		0b10				
		Valid, core 1 private				
		0b11				
		Valid, common				

After a SYS IMP_CDBGL2TR1 operation

Figure B-40: AArch64_imp_cdbgdr0_el3 bit assignments




Table B-113: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:39]	PA[38:14]	The lower bits [38:14] of the PA	25{x}
[38:37]	PA3[13:12]	Low bits of PA for the clustered entry with VA[13:12] == 3 (only for 16k pages)	xx
[36:35]	PA2[13:12]	Low bits of PA for the clustered entry with VA[13:12] == 2 (only for 16k pages)	xx

Bits	Name	Description	Reset		
[34:33]	PA1[13:12]	Low bits of PA for the clustered entry with VA[13:12] == 1 (only for 16k pages)	xx		
[32:31]	PA0[13:12]	bits of PA for the clustered entry with VA[13:12] == 0 (only for 16k pages)			
30:4	IA	27 {x}			
		26:0			
		Input virtual address of the entry			
		IA encoding for IPA entries			
		26			
		NS bit of input intermediate physical address of the entry			
		25:7			
		Input intermediate physical address of the entry			
		6:0			
		Reserved, RESO .			
[3]	VARange	The VA range for translation regimes which support two VA ranges	Х		
		0ь0			
		Lower VA range			
		0ь1			
		Upper VA range			
[2:0]	PBHA[3:1]	Upper bits of Page-Based Hardware Attributes	xxx		

After a SYS IMP_CDBGL2TR2 operation

Figure B-41: AArch64_imp_cdbgdr0_el3 bit assignments




Table B-114: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	
[63:10]	RES0	Reserved	
[9:8]	S2AP	tage 2 access permissions	
[7:6]	S2Level	Final level of stage 2 page walk used to generate PA	xx
[5:4]	S2XN	2 execute never permissions	
[3:2]	S1XN	S1 execute never permissions	XX
[1]	NS_PA	NS bit for the PA space	х
[0]	PA[39]	Bit [39] of the PA	х

MRS < Xt>, S3_6_C15_C0_0

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	000000	00000

Accessibility

MRS < Xt>, S3_6_C15_C0_0

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
        UNDEFINED;
elsif PSTATE.EL == EL3 then
        return IMP_CDBGDR0_EL3;
```

B.4 AArch64 System instructions summary

The summary table provides an overview of the System instructions in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table B-116: System instructions summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
SYS_IMP_CDBGL1DCTR	1	6	C15	C2	0	_	64-bit	L1 Data Cache Tag Read Operation
SYS_IMP_CDBGL1ICTR	1	6	C15	C2	1	_	64-bit	L1 Instruction Cache Tag Read Operation
SYS_IMP_CDBGL2TR0	1	6	C15	C2	2	_	64-bit	L2 TLB Read Operation 0
SYS_IMP_CDBGL2CTR	1	6	C15	C2	3	_	64-bit	L2 Cache Tag Read Operation
SYS_IMP_CDBGL1DCDTR	1	6	C15	C2	4	_	64-bit	L1 Data Cache Dirty Read Operation
SYS_IMP_CDBGL1DCMR	1	6	C15	C3	0	_	64-bit	L1 Data Cache MTE Tag Read Operation
SYS_IMP_CDBGL2TR1	1	6	C15	C3	2	_	64-bit	L2 TLB Read Operation 1
SYS_IMP_CDBGL2CMR	1	6	C15	C3	3	_	64-bit	L2 Cache MTE Tag Read Operation
SYS_IMP_CDBGL1DCDR	1	6	C15	C4	0	_	64-bit	L1 Data Cache Data Read Operation
SYS_IMP_CDBGL1ICDR	1	6	C15	C4	1	_	64-bit	L1 Instruction Cache Data Read Operation
SYS_IMP_CDBGL2TR2	1	6	C15	C4	2	_	64-bit	L2 TLB Read Operation 2
SYS_IMP_CDBGL2CDR	1	6	C15	C4	3	_	64-bit	L2 Cache Data Read Operation

B.4.1 SYS IMP_CDBGL1DCTR, L1 Data Cache Tag Read Operation

Read contents of the L1 Data Cache Tag Memory.

The cache tag is written to AArch64-IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-42: AArch64_sys_imp_cdbgl1dctr bit assignments




Table B-117: SYS IMP_CDBGL1DCTR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:30]	Way	Cache way	xx
[29:14]	RESO	Reserved	RES0
[13:6]	Set	Cache set	8 { x }
[5:0]	RESO	Reserved	RESO

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.

SYS #6, C15, C2, #0{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0010	0b000

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line. SYS #6, C15, C2, #0{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL1DCTR(X[t]);
```

B.4.2 SYS IMP_CDBGL1ICTR, L1 Instruction Cache Tag Read Operation

Read contents of the L1 Instruction Cache Tag Memory.

The cache tag is written to AArch64-IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-43: AArch64_sys_imp_cdbgl1ictr bit assignments




Table B-119: SYS IMP_CDBGL1ICTR bit descriptions

Bits	Name	Description	Reset
[63:32]	RESO	Reserved	RES0
[31:30]	Way	Cache way	xx
[29:14]	RESO	Reserved	RES0
[13:6]	Set	Cache set	8 { x }
[5:0]	RESO	Reserved	RESO

Access

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.

SYS #6, C15, C2, #1{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0010	0b001

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line. SYS #6, C15, C2, #1{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL1ICTR(X[t]);
```

B.4.3 SYS IMP_CDBGL2TR0, L2 TLB Read Operation 0

Read contents of the Level 2 TLB Memory.

Bits [63:0] of the TLB data are written to AArch64-IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-44: AArch64_sys_imp_cdbgl2tr0 bit assignments




Table B-121: SYS IMP_CDBGL2TR0 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:29]	Way	TLB way	xxx
[28:10]	RES0	Reserved	RES0
[9:0]	Set	TLB set. For a single-CPU configuration sets $0 \times 000 - 0 \times 07F$ access the main TLB and sets $0 \times 080 - 0 \times 0A4$ access the TLB for IPA and walk entries. For a dual-core configuration sets $0 \times 000 - 0 \times 0FF$ access the main TLB and sets $0 \times 100 - 0 \times 147$ access the TLB for IPA and walk entries.	10{x}

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary TLB entry.

SYS #6, C15, C2, #2{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0010	0b010

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary TLB entry. SYS #6, C15, C2, #2{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        Aarch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL2TR0(X[t]);
```

B.4.4 SYS IMP_CDBGL2CTR, L2 Cache Tag Read Operation

Read contents of the L2 Cache Tag Memory.

The cache tag is written to AArch64-IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-45: AArch64_sys_imp_cdbgl2ctr bit assignments




Table B-123: SYS IMP_CDBGL2CTR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:29]	Way	Cache way	xxx
[28:16]	RESO	Reserved	RESO
[15:6]	Set	Cache set	10{x}
[5:0]	RESO	Reserved	RESO

Access

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.

SYS #6, C15, C2, #3{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0010	0b011

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line. SYS #6, C15, C2, #3{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL2CTR(X[t]);
```

B.4.5 SYS IMP_CDBGL1DCDTR, L1 Data Cache Dirty Read Operation

Read contents of the L1 Data Cache Dirty Memory.

The cache tag is written to AArch64-IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-46: AArch64_sys_imp_cdbgl1dcdtr bit assignments




Table B-125: SYS IMP_CDBGL1DCDTR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:30]	Way	Cache way	xx
[29:14]	RESO	Reserved	RESO
[13:6]	Set	Cache set	8 { x }
[5:0]	RES0	Reserved	RES0

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.

SYS #6, C15, C2, #4{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0010	0b100

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line. SYS #6, C15, C2, #4{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        Aarch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
        UNDEFINED;
elsif PSTATE.EL == EL3 then
        SYS_IMP_CDBGL1DCDTR(X[t]);
```

B.4.6 SYS IMP_CDBGL1DCMR, L1 Data Cache MTE Tag Read Operation

Read contents of the L1 Data Cache MTE Tag Memory.

The 16 bits of cache MTE tag data are written to AArch64-IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-47: AArch64_sys_imp_cdbgl1dcmr bit assignments




Table B-127: SYS IMP_CDBGL1DCMR bit descriptions

Bits	Name	Description	Reset
[63:32]	RESO	Reserved	RES0
[31:30]	Way	Cache way	xx
[29:14]	RESO	Reserved	RES0
[13:6]	Set	Cache set	8 { x }
[5:0]	RESO	Reserved	RESO

Access

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.

SYS #6, C15, C3, #0{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0011	0b000

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line. SYS #6, C15, C3, #0{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
        UNDEFINED;
elsif PSTATE.EL == EL3 then
        SYS_IMP_CDBGL1DCMR(X[t]);
```

B.4.7 SYS IMP_CDBGL2TR1, L2 TLB Read Operation 1

Read contents of the Level 2 TLB Memory.

Bits [127:64] of the TLB data are written to AArch64-IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-48: AArch64_sys_imp_cdbgl2tr1 bit assignments




Table B-129: SYS IMP_CDBGL2TR1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:29]	Way	TLB way	xxx
[28:10]	RES0	Reserved	RES0
[9:0]		TLB set. For a single-CPU configuration sets $0 \times 000-0 \times 07F$ access the main TLB and sets $0 \times 080-0 \times 0A4$ access the TLB for IPA and walk entries. For a dual-core configuration sets $0 \times 000-0 \times 0FF$ access the main TLB and sets $0 \times 100-0 \times 147$ access the TLB for IPA and walk entries.	10{x}

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary TLB entry.

SYS #6, C15, C3, #2{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0011	0b010

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary TLB entry. SYS #6, C15, C3, #2{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL2TR1(X[t]);
```

B.4.8 SYS IMP_CDBGL2CMR, L2 Cache MTE Tag Read Operation

Read contents of the L2 Cache MTE Tag Memory.

The 16 bits of cache MTE tag data are written to AArch64-IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-49: AArch64_sys_imp_cdbgl2cmr bit assignments




Table B-131: SYS IMP_CDBGL2CMR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:29]	Way	Cache way	xxx
[28:16]	RESO	Reserved	RESO
[15:6]	Set	Cache set	10{x}
[5:0]	RESO	Reserved	RESO

Access

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.

SYS #6, C15, C3, #3{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0011	0b011

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line. SYS #6, C15, C3, #3{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL2CMR(X[t]);
```

B.4.9 SYS IMP_CDBGL1DCDR, L1 Data Cache Data Read Operation

Read contents of the L1 Data Cache Data Memory.

The 64 bits of cache data are written to AArch64-IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-50: AArch64_sys_imp_cdbgl1dcdr bit assignments




Table B-133: SYS IMP_CDBGL1DCDR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RESO
[31:30]	Way	Cache way	xx
[29:14]	RESO	Reserved	RESO
[13:6]	Set	Cache set	8 { x }
[5:3]	Offset	Cache data element offset	xxx
[2:0]	RESO	Reserved	RESO

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.

SYS #6, C15, C4, #0{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0100	06000

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line. SYS #6, C15, C4, #0{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        Aarch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL1DCDR(X[t]);
```

B.4.10 SYS IMP_CDBGL1ICDR, L1 Instruction Cache Data Read Operation

Read contents of the L1 Instruction Cache Data Memory.

The 40 bits of cache data are written to AArch64-IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-51: AArch64_sys_imp_cdbgl1icdr bit assignments




Table B-135: SYS IMP_CDBGL1ICDR bit descriptions

Bits	Name	Description	Reset
[63:32]	RESO	Reserved	RESO
[31:30]	Way	Cache way	XX
[29:14]	RESO .	Reserved	RESO
[13:6]	Set	Cache set	8 { x }
[5:2]	Offset	Cache data element offset	xxxx
[1:0]	RESO .	Reserved	RESO

Access

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.

SYS #6, C15, C4, #1{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0100	0b001

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line. SYS #6, C15, C4, #1{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
        UNDEFINED;
elsif PSTATE.EL == EL3 then
```

SYS IMP CDBGL1ICDR(X[t]);

B.4.11 SYS IMP_CDBGL2TR2, L2 TLB Read Operation 2

Read contents of the Level 2 TLB Memory.

Bits [191:128] of the TLB data are written to AArch64-IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-52: AArch64_sys_imp_cdbgl2tr2 bit assignments




Table B-137: SYS IMP_CDBGL2TR2 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:29]	Way	TLB way	xxx
[28:10]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[9:0]		TLB set. For a single-CPU configuration sets $0 \times 000-0 \times 07F$ access the main TLB and sets $0 \times 080-0 \times 0A4$ access the TLB for IPA and walk entries. For a dual-core configuration sets $0 \times 000-0 \times 0FF$ access the main TLB and sets $0 \times 100-0 \times 147$ access the TLB for IPA and walk entries.	

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary TLB entry.

SYS #6, C15, C4, #2{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0100	0b010

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary TLB entry. SYS #6, C15, C4, #2{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
        UNDEFINED;
elsif PSTATE.EL == EL3 then
        SYS_IMP_CDBGL2TR2(X[t]);
```

B.4.12 SYS IMP_CDBGL2CDR, L2 Cache Data Read Operation

Read contents of the L2 Cache Data Memory.

The 64 bits of cache data are written to AArch64-IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-53: AArch64_sys_imp_cdbgl2cdr bit assignments




Table B-139: SYS IMP_CDBGL2CDR bit descriptions

Bits	Name	Description	Reset
[63:32]	RESO	Reserved	RESO
[31:29]	Way	Cache way	xxx
[28:16]	RESO	Reserved	RESO
[15:6]	Set	Cache set	10 (x)
[5:3]	Offset	Cache data element offset	xxx
[2:0]	RESO	Reserved	RES0

Access

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.

SYS #6, C15, C4, #3{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0100	0b011

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line. SYS #6, C15, C4, #3{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
```

B.5 AArch64 Identification registers summary

The summary table provides an overview of the Identification registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table B-141: Identification registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
MIDR_EL1	3	0	CO	C0	0	_	64-bit	Main ID Register
MPIDR_EL1	3	0	CO	CO	5	_	64-bit	Multiprocessor Affinity Register
REVIDR_EL1	3	0	CO	CO	6	_	64-bit	Revision ID Register
ID_PFR0_EL1	3	0	CO	C1	0	_	64-bit	AArch32 Processor Feature Register 0
ID_PFR1_EL1	3	0	CO	C1	1	_	64-bit	AArch32 Processor Feature Register 1
ID_DFR0_EL1	3	0	CO	C1	2	_	64-bit	AArch32 Debug Feature Register 0
ID_AFRO_EL1	3	0	CO	C1	3	_	64-bit	AArch32 Auxiliary Feature Register 0
ID_MMFR0_EL1	3	0	CO	C1	4	_	64-bit	AArch32 Memory Model Feature Register 0
ID_MMFR1_EL1	3	0	CO	C1	5	_	64-bit	AArch32 Memory Model Feature Register 1
ID_MMFR2_EL1	3	0	CO	C1	6	_	64-bit	AArch32 Memory Model Feature Register 2
ID_MMFR3_EL1	3	0	CO	C1	7	_	64-bit	AArch32 Memory Model Feature Register 3
ID_ISARO_EL1	3	0	CO	C2	0	_	64-bit	AArch32 Instruction Set Attribute Register 0
ID_ISAR1_EL1	3	0	CO	C2	1	_	64-bit	AArch32 Instruction Set Attribute Register 1
ID_ISAR2_EL1	3	0	CO	C2	2	_	64-bit	AArch32 Instruction Set Attribute Register 2
ID_ISAR3_EL1	3	0	CO	C2	3	_	64-bit	AArch32 Instruction Set Attribute Register 3
ID_ISAR4_EL1	3	0	CO	C2	4	_	64-bit	AArch32 Instruction Set Attribute Register 4
ID_ISAR5_EL1	3	0	CO	C2	5	_	64-bit	AArch32 Instruction Set Attribute Register 5
ID_MMFR4_EL1	3	0	CO	C2	6	_	64-bit	AArch32 Memory Model Feature Register 4
ID_ISAR6_EL1	3	0	CO	C2	7	_	64-bit	AArch32 Instruction Set Attribute Register 6
MVFR0_EL1	3	0	CO	C3	0	_	64-bit	AArch32 Media and VFP Feature Register 0
MVFR1_EL1	3	0	CO	C3	1	_	64-bit	AArch32 Media and VFP Feature Register 1
MVFR2_EL1	3	0	CO	C3	2	_	64-bit	AArch32 Media and VFP Feature Register 2
ID_PFR2_EL1	3	0	CO	C3	4	_	64-bit	AArch32 Processor Feature Register 2
ID_AA64PFR0_EL1	3	0	CO	C4	0	_	64-bit	AArch64 Processor Feature Register 0
ID_AA64PFR1_EL1	3	0	CO	C4	1	_	64-bit	AArch64 Processor Feature Register 1
ID_AA64ZFR0_EL1	3	0	CO	C4	4		64-bit	SVE Feature ID register 0

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ID_AA64DFR0_EL1	3	0	C0	C5	0	_	64-bit	AArch64 Debug Feature Register 0
ID_AA64DFR1_EL1	3	0	CO	C5	1	_	64-bit	AArch64 Debug Feature Register 1
ID_AA64AFR0_EL1	3	0	CO	C5	4	_	64-bit	AArch64 Auxiliary Feature Register 0
ID_AA64AFR1_EL1	3	0	CO	C5	5	_	64-bit	AArch64 Auxiliary Feature Register 1
ID_AA64ISAR0_EL1	3	0	CO	C6	0	_	64-bit	AArch64 Instruction Set Attribute Register 0
ID_AA64ISAR1_EL1	3	0	CO	C6	1	_	64-bit	AArch64 Instruction Set Attribute Register 1
ID_AA64MMFR0_EL1	3	0	CO	C7	0	_	64-bit	AArch64 Memory Model Feature Register 0
ID_AA64MMFR1_EL1	3	0	CO	C7	1	_	64-bit	AArch64 Memory Model Feature Register 1
ID_AA64MMFR2_EL1	3	0	CO	C7	2	_	64-bit	AArch64 Memory Model Feature Register 2
MPAMIDR_EL1	3	0	C10	C4	4	_	64-bit	MPAM ID Register (EL1)
IMP_CPUCFR_EL1	3	0	C15	CO	0	_	64-bit	CPU Configuration Register
CCSIDR_EL1	3	1	CO	CO	0	_	64-bit	Current Cache Size ID Register
CLIDR_EL1	3	1	CO	CO	1	_	64-bit	Cache Level ID Register
GMID_EL1	3	1	CO	CO	4	_	64-bit	Multiple tag transfer ID register
CSSELR_EL1	3	2	CO	CO	0	_	64-bit	Cache Size Selection Register
CTR_EL0	3	3	CO	CO	1	_	64-bit	Cache Type Register
DCZID_EL0	3	3	CO	CO	7	_	64-bit	Data Cache Zero ID register
VPIDR_EL2	3	4	CO	CO	0	_	64-bit	Virtualization Processor ID Register
VMPIDR_EL2	3	4	CO	CO	5	_	64-bit	Virtualization Multiprocessor ID Register

B.5.1 MIDR_EL1, Main ID Register

Provides identification information for the PE, including an implementer code for the device and a device ID number.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-54: AArch64_midr_el1 bit assignments




Table B-142: MIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	Implementer	Indicates the implementer code. This value is:	8 (x)
		0ь01000001	
		Arm Limited	
[23:20]	Variant	Indicates the major revision of the product.	xxxx
		0ь0001	
		r1p2	
[19:16]	Architecture	Architecture version. For A-profile, the defined values are:	xxxx
		0ь1111	
		Architecture is defined by ID registers	
[15:4]	PartNum	An IMPLEMENTATION DEFINED primary part number for the device.	12{x}
		On processors implemented by Arm, if the top four bits of the primary part number are 0x0 or 0x7, the variant and architecture are encoded differently.	
		0Ь110101000110	
		Cortex-A510 Core	
[3:0]	Revision	Indicates the minor revision of the product.	xxxx
		0ь0010	
		r1p2	

Access

MRS <Xt>, MIDR_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0000	000000	00000

Accessibility

MRS <Xt>, MIDR EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() then
        return VPIDR_EL2;
else
        return MIDR_EL1;
elsif PSTATE.EL == EL2 then
    return MIDR_EL1;
elsif PSTATE.EL == EL3 then
    return MIDR_EL1;
```

B.5.2 MPIDR_EL1, Multiprocessor Affinity Register

In a multiprocessor system, provides an additional PE identification mechanism for scheduling purposes.

Configurations

In a uniprocessor system Arm recommends that each Aff<n> field of this register returns a value of O.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-55: AArch64_mpidr_el1 bit assignments




Table B-144: MPIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:40]	RES0	Reserved	RES0
[39:32] Aff3		Affinity level 3. See the description of AffO for more information.	
		Aff3 is not supported in AArch32 state.	
		The value will be determined by the CLUSTERIDAFF3 configuration pins.	
[31]	RES1	Reserved	RES1
[30]	U	Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system. The possible values of this bit are:	
		0ь0	
		Processor is part of a multiprocessor system.	
[29:25]	RES0	Reserved	RES0
[24]	MT	Indicates whether the lowest level of affinity consists of logical PEs that are implemented using a multithreading type approach. See the description of AffO for more information about affinity levels. The possible values of this b are:	
		Performance of PEs at the lowest affinity level, or PEs with MPIDR_EL1.MT set to 1, different affinity level 0 values, and the same values for affinity level 1 and higher, is very interdependent.	
[23:16]	Aff2	Affinity level 2. See the description of AffO for more information.	
		The value will be determined by the CLUSTERIDAFF2 configuration pins.	
[15:8]	Aff1	Affinity level 1. See the description of Aff0 for more information.	
		Identification number for each core in an cluster counting from zero.	
[7:0]	AffO	Affinity level 0. This is the affinity level that is most significant for determining PE behavior. Higher affinity levels are increasingly less significant in determining PE behavior. The assigned value of the MPIDR.{Aff2, Aff1, Aff0} or AArch64-MPIDR_EL1.{Aff3, Aff2, Aff1, Aff0} set of fields of each PE must be unique within the system as a whole.	8 {x}
		оьооооооо	
		Thread O	
		Cortex-A510 Core is single-threaded.	

Access

MRS <Xt>, MPIDR_EL1

op0	op1	CRn	CRm	op2
0b11	06000	0b0000	0b0000	0b101

Accessibility

MRS <Xt>, MPIDR EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
   else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() then
        return VMPIDR_EL2;
   else
        return MPIDR_EL1;
elsif PSTATE.EL == EL2 then
   return MPIDR_EL1;
elsif PSTATE.EL == EL3 then
   return MPIDR_EL1;
```

B.5.3 REVIDR_EL1, Revision ID Register

Provides implementation-specific minor revision information.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-56: AArch64_revidr_el1 bit assignments

	₁ 63	32	1.
	REVIDR_EL1		į
	31	0	ı
i	REVIDR_EL1		

Table B-146: REVIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	REVIDR_EL1	Identifies errata fixes present in this implementation. Refer to the Software Developer's Errata Notice or	64{x}
		Product Errata Notice for information on how to interpret this field.	

Access

MRS <Xt>, REVIDR_EL1

op0	op1	CRn	CRm	op2
0b11	06000	0b0000	0b0000	0b110

Accessibility

MRS < Xt>, REVIDR EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID1 == '1' then
        Aarch64.SystemAccessTrap(EL2, 0x18);
else
        return REVIDR_EL1;
elsif PSTATE.EL == EL2 then
   return REVIDR_EL1;
elsif PSTATE.EL == EL3 then
   return REVIDR_EL1;
```

B.5.4 ID_PFR0_EL1, AArch32 Processor Feature Register 0

Gives top-level information about the instruction sets supported by the PE in AArch32 state.

Must be interpreted with AArch64-ID PFR1 EL1.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

When HaveAnyAArch32()

Figure B-57: AArch64_id_pfr0_el1 bit assignments




Table B-148: ID_PFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	RAS	RAS Extension version. Defined values are:	
		0ь0010	
		FEAT_RASv1p1 present.	
[27:24]	DIT	Data Independent Timing. Defined values are:	xxxx
		0ь0001	
		AArch32 provides the PSTATE.DIT mechanism to guarantee constant execution time of certain instructions.	
[23:20]	AMU	Indicates support for Activity Monitors Extension. Defined values are:	xxxx
		0ь0001	
		FEAT_AMUv1 is implemented.	

Bits	Name	Description	Reset
[19:16]	CSV2	Speculative use of out of context branch targets. Defined values are:	xxxx
		0ь0001	
		Branch targets trained in one hardware described context can only affect speculative execution in a different hardware described context in a hard-to-determine way.	
[15:12]	State3	T32EE instruction set support. Defined values are:	xxxx
		0ь0000	
		Not implemented.	
[11:8]	State2	Jazelle extension support. Defined values are:	xxxx
		0ь0001	
		Jazelle extension implemented, without clearing of AArch32-JOSCR.CV on exception entry.	
[7:4]	State1	T32 instruction set support. Defined values are:	xxxx
		0ь0011	
		T32 encodings after the introduction of Thumb-2 technology implemented, for all 16-bit and 32-bit T32 basic instructions.	
[3:0]	State0	A32 instruction set support. Defined values are:	xxxx
		0ь0001	
		A32 instruction set implemented.	

Figure B-58: AArch64_id_pfr0_el1 bit assignments



Table B-149: ID_PFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID_PFRO_EL1

ор0	op1	CRn	CRm	op2
0b11	06000	0b0000	0b0001	06000

Accessibility

MRS <Xt>, ID_PFRO_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
   else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
```

```
AArch64.SystemAccessTrap(EL2, 0x18);
else
    return ID_PFR0_EL1;
elsif PSTATE.EL == EL2 then
    return ID_PFR0_EL1;
elsif PSTATE.EL == EL3 then
    return ID_PFR0_EL1;
```

B.5.5 ID_PFR1_EL1, AArch32 Processor Feature Register 1

Gives information about the AArch32 programmers' model.

Must be interpreted with AArch64-ID_PFR0_EL1.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-59: AArch64_id_pfr1_el1 bit assignments




Table B-151: ID_PFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	GIC	System register GIC CPU interface. Defined values are:	xxxx
		оьоооо GIC CPU interface system registers not implemented. This value is reported when the GICCDISABLE input is HIGH.	
		0b0011	
		System register interface to version 4.1 of the GIC CPU interface is supported. This value is reported when the GICCDISABLE input is LOW.	
[27:24]	Virt_frac	Virtualization fractional field. When the Virtualization field is 0b0000, determines the support for features from the ARMv7 Virtualization Extensions. Defined values are:	xxxx
		0ь0000	
		No features from the ARMv7 Virtualization Extensions are implemented.	
[23:20]	Sec_frac	Security fractional field. When the Security field is 0b0000, determines the support for features from the ARMv7 Security Extensions. Defined values are:	xxxx
		0ь0000	
		No features from the ARMv7 Security Extensions are implemented.	
[19:16]	GenTimer	Generic Timer support. Defined values are:	xxxx
		0ь0001	
		Generic Timer is implemented.	
[15:12]	Virtualization	Virtualization support. Defined values are:	xxxx
		0ь0000	
		EL2, Hyp mode, and the HVC instruction not implemented.	
[11:8]	MProgMod	M profile programmers' model support. Defined values are:	xxxx
		0ь0000	
		Not supported.	
[7:4]	Security	Security support. Defined values are:	xxxx
		0ь0000	
		EL3, Monitor mode, and the SMC instruction not implemented.	
[3:0]	ProgMod	Support for the standard programmers' model for Armv4 and later. Model must support User, FIQ, IRQ, Supervisor, Abort, Undefined, and System modes. Defined values are:	xxxx
		0ь0000	
		Not supported.	

Figure B-60: AArch64_id_pfr1_el1 bit assignments




Table B-152: ID_PFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID PFR1 EL1

op0	op1	CRn	CRm	op2
0b11	00000	000000	0b0001	0b001

Accessibility

MRS <Xt>, ID_PFR1_EL1

```
if PSTATE.EL == ELO then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_PFR1_EL1;
elsif PSTATE.EL == EL2 then
   return ID_PFR1_EL1;
elsif PSTATE.EL == EL3 then
   return ID_PFR1_EL1;
```

B.5.6 ID_DFR0_EL1, AArch32 Debug Feature Register 0

Provides top level information about the debug system in AArch32 state.

Must be interpreted with the Main ID Register, AArch64-MIDR_EL1.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-61: AArch64_id_dfr0_el1 bit assignments




Table B-154: ID_DFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	TraceFilt	Armv8.4 Self-hosted Trace Extension version. Defined values are:	xxxx
		0ь0001	
		Armv8.4 Self-hosted Trace Extension implemented.	
[27:24]	PerfMon	Performance Monitors Extension version.	xxxx
		This field does not follow the standard ID scheme, but uses the alternative ID scheme described in 'Alternative ID scheme used for the Performance Monitors Extension version'	
		Defined values are:	
		0ь0110	
		PMUv3 Implemented Armv8.5.	

Bits	Name	Description	Reset
[23:20]	MProfDbg	M Profile Debug. Support for memory-mapped debug model for M profile processors. Defined values are:	xxxx
		0ь0000	
		Not supported.	
[19:16]	MMapTrc	Memory Mapped Trace. Support for memory-mapped trace model. Defined values are:	xxxx
		0ь0001	
		Support for Arm trace architecture, with memory-mapped access.	
[15:12]	CopTrc	Support for System registers-based trace model, using registers in the coproc == 0b1110 encoding space. Defined values are:	xxxx
		0ь0001	
		Support for Arm trace architecture, with System registers access.	
[11:8]	RES0	Reserved	RES0
[7:4]	CopSDbg	Support for a System registers-based Secure debug model, using registers in the coproc = 0b1110 encoding space, for an A profile processor that includes EL3.	xxxx
		If EL3 is not implemented and the implemented Security state is Non-secure state, this field is RESO . Otherwise, this field reads the same as bits [3:0].	
		0ь1001	
		As per CopDbg	
[3:0]	CopDbg	Support for System registers-based debug model, using registers in the coproc == 0b1110 encoding space, for A and R profile processors. Defined values are:	xxxx
		0ь1001	
		Support for Armv8.4 debug architecture.	

Figure B-62: AArch64_id_dfr0_el1 bit assignments



Table B-155: ID_DFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID_DFR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0001	0b010

Accessibility

MRS <Xt>, ID DFRO EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_DFR0_EL1;
elsif PSTATE.EL == EL2 then
    return ID_DFR0_EL1;
elsif PSTATE.EL == EL3 then
    return ID_DFR0_EL1;
```

B.5.7 ID_AFR0_EL1, AArch32 Auxiliary Feature Register 0

Provides information about the IMPLEMENTATION DEFINED features of the PE in AArch32 state.

Must be interpreted with the Main ID Register, AArch64-MIDR EL1.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-63: AArch64_id_afr0_el1 bit assignments




Table B-157: ID_AFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, ID_AFRO_EL1

op0	op1	CRn	CRm	op2
0b11	00000	000000	0b0001	0b011

Accessibility

MRS <Xt>, ID AFRO EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_AFR0_EL1;
elsif PSTATE.EL == EL2 then
    return ID_AFR0_EL1;
elsif PSTATE.EL == EL3 then
    return ID_AFR0_EL1;
```

B.5.8 ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0

Provides information about the implemented memory model and memory management support in AArch32 state.

Must be interpreted with AArch64-ID_MMFR1_EL1, AArch64-ID_MMFR2_EL1, AArch64-ID_MMFR3_EL1, and AArch64-ID_MMFR4_EL1.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

When HaveAnyAArch32()

Figure B-64: AArch64_id_mmfr0_el1 bit assignments




Table B-159: ID_MMFR0_EL1 bit descriptions

Bits	Name	Description	Reset		
[63:32]	RES0	Reserved	RES0		
[31:28]	InnerShr	Innermost Shareability. Indicates the innermost shareability domain implemented. Defined values are:	xxxx		
		060001			
		Implemented with hardware coherency support.			
[27:24]	FCSE	Indicates whether the implementation includes the FCSE. Defined values are:	xxxx		
		0ь0000			
		Not supported.			

Bits	Name	Description	Reset
[23:20]	AuxReg	Auxiliary Registers. Indicates support for Auxiliary registers. Defined values are:	xxxx
		0ь0010	
		Support for Auxiliary Fault Status Registers (AArch32-AIFSR and AArch32-ADFSR) and Auxiliary Control Register.	
[19:16]	TCM	Indicates support for TCMs and associated DMAs. Defined values are:	xxxx
		0 b0000 Not supported.	
[15:12]	ShareLvl	Shareability Levels. Indicates the number of shareability levels implemented. Defined values are:	xxxx
		0b0001	
		Two levels of shareability implemented.	
[11:8]	OuterShr	Outermost Shareability. Indicates the outermost shareability domain implemented. Defined values are:	xxxx
		0ь0001	
		Implemented with hardware coherency support.	
[7:4]	PMSA	Indicates support for a PMSA. Defined values are:	xxxx
		0ь0000	
		Not supported.	
[3:0]	VMSA	Indicates support for a VMSA. Defined values are:	xxxx
		0ь0101	
		Support for VMSAv7, with support for remapping and the Access flag; The PXN bit in the Short-descriptor translation table format	

Figure B-65: AArch64_id_mmfr0_el1 bit assignments



Table B-160: ID_MMFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID_MMFRO_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0000	0b0001	0b100

Accessibility

MRS <Xt>, ID_MMFRO_EL1

```
if PSTATE.EL == ELO then
  if EL2Enabled() && HCR_EL2.TGE == '1' then
```

B.5.9 ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1

Provides information about the implemented memory model and memory management support in AArch32 state.

Must be interpreted with AArch64-ID_MMFR0_EL1, AArch64-ID_MMFR2_EL1, AArch64-ID_MMFR3_EL1, and AArch64-ID_MMFR4_EL1.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-66: AArch64_id_mmfr1_el1 bit assignments




Table B-162: ID_MMFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RESO	Reserved	RES0
[31:28]	BPred	Branch Predictor. Indicates branch predictor management requirements. Defined values are:	xxxx
		0ь0100	
		For execution correctness, branch predictor requires no flushing at any time.	
[27:24]	L1TstCln	Level 1 cache Test and Clean. Indicates the supported Level 1 data cache test and clean operations, for Harvard or unified cache implementations. Defined values are:	
		0ь0000	
		None supported.	
[23:20]	L1Uni	Level 1 Unified cache. Indicates the supported entire Level 1 cache maintenance operations for a unified cache implementation. Defined values are:	xxxx
		0ь0000	
		None supported.	
[19:16]	L1Hvd	Level 1 Harvard cache. Indicates the supported entire Level 1 cache maintenance operations for a Harvard cache implementation. Defined values are:	xxxx
		0ь0000	
		None supported.	
[15:12]	L1UniSW	Level 1 Unified cache by Set/Way. Indicates the supported Level 1 cache line maintenance operations by set/way, for a unified cache implementation. Defined values are:	xxxx
		0ь0000	
		None supported.	
[11:8]	L1HvdSW	Level 1 Harvard cache by Set/Way. Indicates the supported Level 1 cache line maintenance operations by set/way, for a Harvard cache implementation. Defined values are:	xxxx
		0ь0000	
		None supported.	
[7:4]	L1UniVA	Level 1 Unified cache by Virtual Address. Indicates the supported Level 1 cache line maintenance operations by VA, for a unified cache implementation. Defined values are:	xxxx
		0ь0000	
		None supported.	
[3:0]	L1HvdVA	Level 1 Harvard cache by Virtual Address. Indicates the supported Level 1 cache line maintenance operations by VA, for a Harvard cache implementation. Defined values are:	xxxx
		0ь0000	
		None supported.	

Figure B-67: AArch64_id_mmfr1_el1 bit assignments




Table B-163: ID_MMFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID_MMFR1_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0000	0b0001	0b101

Accessibility

MRS <Xt>, ID_MMFR1_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_MMFR1_EL1;
elsif PSTATE.EL == EL2 then
   return ID_MMFR1_EL1;
elsif PSTATE.EL == EL3 then
   return ID_MMFR1_EL1;
```

B.5.10 ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2

Provides information about the implemented memory model and memory management support in AArch32 state.

Must be interpreted with AArch64-ID_MMFR0_EL1, AArch64-ID_MMFR1_EL1, AArch64-ID_MMFR3_EL1, and AArch64-ID_MMFR4_EL1.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

When HaveAnyAArch32()

Figure B-68: AArch64_id_mmfr2_el1 bit assignments




Table B-165: ID_MMFR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	_	ardware Access Flag. In earlier versions of the Arm Architecture, this field indicates support for a Hardware cess flag, as part of the VMSAv7 implementation. Defined values are:	
		00000	
		Not supported.	
[27:24]	WFIStall	Wait For Interrupt Stall. Indicates the support for Wait For Interrupt (WFI) stalling. Defined values are:	xxxx
		0ъ0001	
		Support for WFI stalling.	

Bits	Name	Description	Reset
[23:20]	MemBarr	Memory Barrier. Indicates the supported memory barrier System instructions in the (coproc==0b1111) encoding space:	xxxx
		0ь0010	
		Supported memory barrier System instructions are Data Synchronization Barrier (DSB), Instruction Synchronization Barrier (ISB) and Data Memory Barrier (DMB).	
[19:16]	UniTLB	Unified TLB. Indicates the supported TLB maintenance operations, for a unified TLB implementation. Defined values are:	xxxx
		0ь0110	
		Supported unified TLB maintenance operations are:	
		Invalidate all entries in the TLB.	
		Invalidate TLB entry by VA.	
		Invalidate TLB entries by ASID match.	
		 Invalidate instruction TLB and data TLB entries by VA All ASID. This is a shared unified TLB operation. 	
		Invalidate Hyp mode unified TLB entry by VA.	
		Invalidate entire Non-secure PL1 and PL0 unified TLB.	
		Invalidate entire Hyp mode unified TLB.	
		TLBIMVALIS, TLBIMVAALIS, TLBIMVALHIS, TLBIMVAL, TLBIMVAAL, and TLBIMVALH.	
		TLBIIPAS2IS, TLBIIPAS2LIS, TLBIIPAS2, and TLBIIPAS2L.	
[15:12]	HvdTLB	Harvard TLB. Indicates the supported TLB maintenance operations, for a Harvard TLB implementation:	xxxx
		0ь0000	
		Not supported.	
[11:8]	L1HvdRng	Level 1 Harvard cache Range. Indicates the supported Level 1 cache maintenance range operations, for a Harvard cache implementation. Defined values are:	xxxx
		0ь0000	
		Not supported.	
[7:4]	L1HvdBG	Level 1 Harvard cache Background fetch. Indicates the supported Level 1 cache background fetch operations, for a Harvard cache implementation.	xxxx
		0ъ0000	
		Not supported.	
[3:0]	L1HvdFG	L1 Harvard cache Foreground fetch. Indicates the supported L1 cache foreground prefetch operations, for a Harvard cache implementation	xxxx
		0ъ0000	
		Not supported.	

Figure B-69: AArch64_id_mmfr2_el1 bit assignments



Table B-166: ID_MMFR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID_MMFR2_EL1

op0	op1	CRn	CRm	op2
0b11	00000	000000	0b0001	0b110

Accessibility

MRS <Xt>, ID MMFR2 EL1

B.5.11 ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3

Provides information about the implemented memory model and memory management support in AArch32 state.

Must be interpreted with AArch64-ID_MMFR0_EL1, AArch64-ID_MMFR1_EL1, AArch64-ID_MMFR2_EL1, and AArch64-ID_MMFR4_EL1.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-70: AArch64_id_mmfr3_el1 bit assignments




Table B-168: ID_MMFR3_EL1 bit descriptions

Bits	Name	Description	Reset		
[63:32]	RES0	Reserved	RES0		
[31:28]	Supersec	Supersections. On a VMSA implementation, indicates whether Supersections are supported. Defined values are:	xxxx		
		0ь0000			
		Supersections supported.			
[27:24]	CMemSz	Cached Memory Size. Indicates the physical memory size supported by the caches. Defined values are:	xxxx		
		0ь0010			
		1TB or more, corresponding to a 40-bit or larger physical address range.			
[23:20]	CohWalk	Coherent Walk. Indicates whether Translation table updates require a clean to the Point of Unification. Defined values are:	xxxx		
		0ь0001			
		Updates to the translation tables do not require a clean to the Point of Unification to ensure visibility by subsequent translation table walks.			
[19:16]	[19:16] PAN Privileged Access Never. Indicates support for the PAN bit in AArch32-CPSR, AArch32-SPSR, and AArch DSPSR in AArch32 state. Defined values are:		xxxx		
		0ь0010			
		PAN supported and AArch32-ATS1CPRP and AArch32-ATS1CPWP instructions supported.			

Bits	Name	Description	Reset
[15:12]	MaintBcst	Maintenance Broadcast. Indicates whether Cache, TLB, and branch predictor operations are broadcast. Defined values are:	xxxx
		0ь0010	
		Cache, TLB, and branch predictor operations affect structures according to shareability and defined behavior of instructions.	
[11:8]	BPMaint	Branch Predictor Maintenance. Indicates the supported branch predictor maintenance operations in an implementation with hierarchical cache maintenance operations. Defined values are:	xxxx
		0ь0010	
		Supported branch predictor maintenance operations is Invalidate all branch predictors and invalidate branch predictors by Virtual Address (VA).	
[7:4]	CMaintSW	Cache Maintenance by Set/Way. Indicates the supported cache maintenance operations by set/way, in an implementation with hierarchical caches. Defined values are:	xxxx
		0ь0001	
		Supported hierarchical cache maintenance instructions by set/way are:	
		Invalidate data cache by set/way.	
		Clean data cache by set/way.	
		Clean and invalidate data cache by set/way.	
[3:0]	CMaintVA	Cache Maintenance by Virtual Address. Indicates the supported cache maintenance operations by VA, in an implementation with hierarchical caches. Defined values are:	xxxx
		0ь0001	
		Supported hierarchical cache maintenance operations by VA are:	
		Invalidate data cache by VA.	
		Clean data cache by VA.	
		Clean and invalidate data cache by VA.	
		Invalidate instruction cache by VA.	
		Invalidate all instruction cache entries.	

Figure B-71: AArch64_id_mmfr3_el1 bit assignments



Table B-169: ID_MMFR3_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID_MMFR3_EL1

ор0	op1	CRn	CRm	op2
0b11	00000	000000	0b0001	0b111

Accessibility

MRS <Xt>, ID MMFR3 EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_MMFR3_EL1;
elsif PSTATE.EL == EL2 then
    return ID_MMFR3_EL1;
elsif PSTATE.EL == EL3 then
    return ID_MMFR3_EL1;
```

B.5.12 ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0

Provides information about the instruction sets implemented by the PE in AArch32 state.

Must be interpreted with AArch64-ID_ISAR1_EL1, AArch64-ID_ISAR2_EL1, AArch64-ID_ISAR3_EL1, AArch64-ID_ISAR4_EL1, and AArch64-ID_ISAR5_EL1.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-72: AArch64_id_isar0_el1 bit assignments




Table B-171: ID_ISAR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:28]	RES0	Reserved	RES0
[27:24]	Divide	Indicates the implemented Divide instructions.	xxxx
		0ь0010	
		Adds SDIV and UDIV in the T32 and A32 instruction sets.	
[23:20]	Debug	Indicates the implemented Debug instructions. Defined values are:	xxxx
		0ь0001	
		Adds BKPT.	
[19:16]	Coproc	Indicates the implemented System register access instructions. Defined values are:	xxxx
		0ь0000	
		None implemented, except for instructions separately attributed by the architecture to provide access to AArch32 System registers and System instructions.	
[15:12]	CmpBranch	Indicates the implemented combined Compare and Branch instructions in the T32 instruction set. Defined values are:	xxxx
		0ь0001	
		Adds CBNZ and CBZ.	
[11:8]	BitField	Indicates the implemented BitField instructions. Defined values are:	xxxx
		0ь0001	
		Adds BFC, BFI, SBFX, and UBFX.	
[7:4]	BitCount	Indicates the implemented Bit Counting instructions. Defined values are:	xxxx
		0ь0001	
		Adds CLZ.	
[3:0]	Swap	Indicates the implemented Swap instructions in the A32 instruction set. Defined values are:	xxxx
		оьоооо	
		None implemented.	

Figure B-73: AArch64_id_isar0_el1 bit assignments




Table B-172: ID_ISAR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID_ISARO_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0000	0b0010	00000

Accessibility

MRS <Xt>, ID ISARO EL1

```
if PSTATE.EL == ELO then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
    return ID_ISARO_EL1;
elsif PSTATE.EL == EL2 then
   return ID_ISARO_EL1;
elsif PSTATE.EL == EL3 then
   return ID_ISARO_EL1;
```

B.5.13 ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1

Provides information about the instruction sets implemented by the PE in AArch32 state.

Must be interpreted with AArch64-ID_ISAR0_EL1, AArch64-ID_ISAR2_EL1, AArch64-ID_ISAR3_EL1, AArch64-ID_ISAR4_EL1, and AArch64-ID_ISAR5_EL1.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

When HaveAnyAArch32()

Figure B-74: AArch64_id_isar1_el1 bit assignments




Table B-174: ID_ISAR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	Jazelle	Indicates the implemented Jazelle extension instructions. Defined values are: 0b0001	
		Adds the BXJ instruction and the J bit in the PSR. This setting might indicate a trivial implementation of the Jazelle extension.	
[27:24]	Interwork	Indicates the implemented Interworking instructions. Defined values are: 0b0011	
		Adds the BX and BLX instructions, and the T bit in the PSR. Guarantees that data-processing instructions in the A32 instruction set with the PC as the destination and the S bit clear have BX-like behavior.	

Bits	Name	Description	Reset		
[23:20]	Immediate	Indicates the implemented data-processing instructions with long immediates. Defined values are:	xxxx		
		0ь0001			
		Adds:			
		The MOVT instruction.			
		The MOV instruction encodings with zero-extended 16-bit immediates.			
		 The T32 ADD and SUB instruction encodings with zero-extended 12-bit immediates, and the other ADD, ADR, and SUB encodings cross-referenced by the pseudocode for those encodings. 			
[19:16]	IfThen	Indicates the implemented If-Then instructions in the T32 instruction set. Defined values are:	xxxx		
		0ь0001			
		Adds the IT instructions, and the IT bits in the PSRs.			
[15:12]	Extend	Indicates the implemented Extend instructions. Defined values are:			
		0ь0010			
		Adds the SXTB, SXTB16, SXTAB, SXTAB16, SXTAH, SXTH, UXTB, UXTB16, UXTAB, UXTAB16, UXTAH, and UXTH instructions			
[11:8]	Except_AR	Indicates the implemented A and R profile exception-handling instructions. Defined values are:	xxxx		
		0ъ0001			
		Adds the SRS and RFE instructions, and the A and R profile forms of the CPS instruction.			
[7:4]	Except	Indicates the implemented exception-handling instructions in the A32 instruction set. Defined values are:	xxxx		
		0ь0001			
		Adds the LDM (exception return), LDM (user registers), and STM (user registers) instruction versions.			
[3:0]	Endian	Indicates the implemented Endian instructions. Defined values are:	xxxx		
		0ь0001			
		Adds the SETEND instruction, and the E bit in the PSRs.			

Figure B-75: AArch64_id_isar1_el1 bit assignments



Table B-175: ID_ISAR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID_ISAR1_EL1

op0	op1	CRn	CRm	op2
0b11	00000	000000	0b0010	0b001

Accessibility

MRS < Xt>, ID ISAR1 EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
   else
        return ID_ISAR1_EL1;
elsif PSTATE.EL == EL2 then
   return ID_ISAR1_EL1;
elsif PSTATE.EL == EL3 then
   return ID_ISAR1_EL1;
```

B.5.14 ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2

Provides information about the instruction sets implemented by the PE in AArch32 state.

Must be interpreted with AArch64-ID_ISAR0_EL1, AArch64-ID_ISAR1_EL1, AArch64-ID_ISAR3_EL1, AArch64-ID_ISAR4_EL1, and AArch64-ID_ISAR5_EL1.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-76: AArch64_id_isar2_el1 bit assignments




Table B-177: ID_ISAR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	Reversal	Indicates the implemented Reversal instructions. Defined values are:	
		0b0010 Adds the REV. REV16, and REVSH and RBIT instructions.	
[27:24]	PSR AR	Indicates the implemented A and R profile instructions to manipulate the PSR. Defined values are:	XXXX
[63:0]	_	0ь0001	
		Adds the MRS and MSR instructions, and the exception return forms of data-processing instructions.	
[63:0[23:20]	MultU	Indicates the implemented advanced unsigned Multiply instructions. Defined values are:	XXXX
		0ь0010	
		Adds the UMULL, UMLAL and UMAAL instructions.	
[19:16]	MultS	Indicates the implemented advanced signed Multiply instructions. Defined values are:	xxxx
		0ь0011	
		Adds the SMULL, SMLAL, SMLABB, SMLABT, SMLALBB, SMLALBT, SMLALTB, SMLALTT, SMLATB, SMLATT, SMLAWB, SMLAWT, SMULBB, SMULBT, SMULTB, SMULTT, SMULWB, SMULWT, SMLAD, SMLADX, SMLALD, SMLSD, SMLSDX, SMLSDX, SMMLA, SMMLAR, SMMLS, SMMLSR, SMMUL, SMMULR, SMUAD, SMUADX, SMUSD, and SMUSDX instructions. Also adds the Q bit in the PSRs.	
[15:12]	Mult	Indicates the implemented additional Multiply instructions. Defined values are:	xxxx
		0ь0010	
		Adds the MLA and MLS instructions.	
[11:8]	MultiAccessInt	Indicates the support for interruptible multi-access instructions. Defined values are:	xxxx
		0ь0000	
		No support. This means the LDM and STM instructions are not interruptible.	

Bits	Name	Description	Reset
[7:4]	MemHint	Indicates the implemented Memory Hint instructions. Defined values are:	
		0ь0100	
		Adds the PLD, PLI and PLDW instructions.	
[3:0]	LoadStore	Indicates the implemented additional load/store instructions. Defined values are:	XXXX
		0ь0010	
		Adds the LDRD and STRD instructions and adds the Load Acquire (LDAB, LDAH, LDA, LDAEXB, LDAEXH, LDAEX, LDAEXD) and Store Release (STLB, STLH, STL, STLEXB, TLEXH, STLEX, STLEXD) instructions.	

Figure B-77: AArch64_id_isar2_el1 bit assignments




Table B-178: ID_ISAR2_EL1 bit descriptions

Bits	Name	Description	Reset
	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID_ISAR2_EL1

op0	op1	CRn	CRm	op2
0b11	06000	0b0000	0b0010	0b010

Accessibility

MRS <Xt>, ID_ISAR2_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_ISAR2_EL1;
elsif PSTATE.EL == EL2 then
   return ID_ISAR2_EL1;
elsif PSTATE.EL == EL3 then
   return ID_ISAR2_EL1;
```

B.5.15 ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3

Provides information about the instruction sets implemented by the PE in AArch32 state.

Must be interpreted with AArch64-ID_ISAR0_EL1, AArch64-ID_ISAR1_EL1, AArch64-ID_ISAR2_EL1, AArch64-ID_ISAR4_EL1, and AArch64-ID_ISAR5_EL1.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-78: AArch64_id_isar3_el1 bit assignments




Table B-180: ID_ISAR3_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	T32EE	Indicates the implemented T32EE instructions. Defined values are:	XXXX
		0ь0000	
		None implemented.	
[27:24]	True nop	Indicates the implemented true NOP instructions. Defined values are:	XXXX
		0ь0001	
		Adds true NOP instructions in both the T32 and A32 instruction sets. This also permits additional NOP-compatible hints.	
[23:20]	Т32Сору	Indicates the support for T32 non flag-setting MOV instructions. Defined values are:	XXXX
		0ь0001	
		Adds support for T32 instruction set encoding T1 of the MOV (register) instruction, copying from a low register to a low register.	
[19:16]	TabBranch	Indicates the implemented Table Branch instructions in the T32 instruction set. Defined values are:	XXXX
		0ь0001	
		Adds the TBB and TBH instructions.	
[15:12]	SynchPrim	Used in conjunction with ID_ISAR4.SynchPrim_frac to indicate the implemented Synchronization Primitive instructions. Defined values are:	
		0ь0010	
		Adds the LDREX, STREX, CLREX, LDREXB, STREXB, LDREXD and STREXD instructions.	
[11:8]	SVC	Indicates the implemented SVC instructions. Defined values are:	XXXX
		0ь0001	
		Adds the SVC instruction.	
[7:4]	SIMD	Indicates the implemented SIMD instructions. Defined values are:	XXXX
		0ь0011	
		Adds the SSAT and USAT instructions, and the Q bit in the PSRs. It also adds the PKHBT, PKHTB, QADD16, QADD8, QASX, QSUB16, QSUB8, QSAX, SADD16, SADD8, SASX, SEL, SHADD16, SHADD8, SHASX, SHSUB16, SHSUB8, SHSAX, SSAT16, SSUB16, SSUB8, SSAX, SXTAB16, SXTB16, UADD16, UADD8, UASX, UHADD16, UHADD8, UHASX, UHSUB16, UHSAX, UQADD16, UQADD8, UQASX, UQSUB16, UQSUB8, UQSAX, USADA8, USAT16, USUB16, USUB8, USAX, UXTAB16, and UXTB16 instructions. Also adds support for the GE[3:0] bits in the PSRs.	
[3:0]	Saturate	Indicates the implemented Saturate instructions. Defined values are:	XXXX
		0b0001	
		Adds the QADD, QDADD, QDSUB, and QSUB instructions, and the Q bit in the PSRs.	

Figure B-79: AArch64_id_isar3_el1 bit assignments




Table B-181: ID_ISAR3_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID ISAR3 EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0000	0b0010	0b011

Accessibility

MRS < Xt>, ID ISAR3 EL1

```
if PSTATE.EL == ELO then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return ID_ISAR3_EL1;
elsif PSTATE.EL == EL2 then
    return ID_ISAR3_EL1;
elsif PSTATE.EL == EL3 then
    return ID_ISAR3_EL1;
```

B.5.16 ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4

Provides information about the instruction sets implemented by the PE in AArch32 state.

Must be interpreted with AArch64-ID_ISAR0_EL1, AArch64-ID_ISAR1_EL1, AArch64-ID_ISAR2_EL1, AArch64-ID_ISAR3_EL1, and AArch64-ID_ISAR5_EL1.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

When HaveAnyAArch32()

Figure B-80: AArch64_id_isar4_el1 bit assignments




Table B-183: ID_ISAR4_EL1 bit descriptions

Bits	Name	Description	Reset			
[63:32]	RES0	Reserved	RES0			
[31:28]	SWP_frac	licates support for the memory system locking the bus for SWP or SWPB instructions. Defined values e:				
		0ь0000				
		SWP or SWPB instructions not implemented.				
[27:24]	PSR_M	Indicates the implemented M profile instructions to modify the PSRs. Defined values are:	xxxx			
		0ь0000				
		None implemented.				
[23:20]	SynchPrim_frac	Used in conjunction with AArch32-ID_ISAR3.SynchPrim to indicate the implemented Synchronizati Primitive instructions. Possible values are:				
		0b0000				
		If SynchPrim == 0b0000, no Synchronization Primitives implemented. If SynchPrim == 0b0001, adds the LDREX and STREX instructions. If SynchPrim == 0b0010, also adds the CLREX, LDREXB, LDREXH, STREXB, STREXH, LDREXD, and STREXD instructions.				
[19:16]	Barrier	Indicates the implemented Barrier instructions in the A32 and T32 instruction sets. Defined values are:	XXXX			
		0ь0001				
		Adds the DMB, DSB, and ISB barrier instructions.				
[15:12]	SMC	Indicates the implemented SMC instructions. Defined values are:	XXXX			
		0ь0000				
		None implemented.				

Bits	Name	Description	Reset
[11:8]	Writeback	Indicates the support for write-back addressing modes. Defined values are:	
		0ь0001	
		Adds support for all of the write-back addressing modes.	
[7:4]	WithShifts	Indicates the support for instructions with shifts. Defined values are:	xxxx
		0b0100	
		Adds support for shifts of loads and stores over the range LSL 0-3. It adds support for other constant shift options, both on load/store and other instructions. It also adds support for register-controlled shift options.	
[3:0]	Unpriv	Indicates the implemented unprivileged instructions. Defined values are:	xxxx
		0ь0010	
		Adds the LDRBT, LDRT, STRBT, STRT, LDRHT, LDRSBT, LDRSHT, and STRHT instructions.	

Figure B-81: AArch64_id_isar4_el1 bit assignments



Table B-184: ID_ISAR4_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID_ISAR4_EL1

op0	op1	CRn	CRm	op2
0b11	00000	000000	0b0010	0b100

Accessibility

MRS <Xt>, ID_ISAR4_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_ISAR4_EL1;
elsif PSTATE.EL == EL2 then
   return ID_ISAR4_EL1;
elsif PSTATE.EL == EL3 then
   return ID_ISAR4_EL1;
```

B.5.17 ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5

Provides information about the instruction sets implemented by the PE in AArch32 state.

Must be interpreted with AArch64-ID_ISAR0_EL1, AArch64-ID_ISAR1_EL1, AArch64-ID_ISAR2_EL1, AArch64-ID_ISAR3_EL1, and AArch64-ID_ISAR4_EL1.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-82: AArch64_id_isar5_el1 bit assignments




Table B-186: ID_ISAR5_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28] VCMA		Indicates AArch32 support for complex number addition and multiplication where numbers are stored in vectors. Defined values are:	
		0ь0001	
		The VCMLA and VCADD instructions are implemented in AArch32.	
[27:24] RDM		Indicates whether the VQRDMLAH and VQRDMLSH instructions are implemented in AArch32 state. Defined values are:	
		0ь0001	
		VQRDMLAH and VQRDMLSH instructions implemented.	
[23:20]	RES0	Reserved	
[19:16]	CRC32	Indicates whether the CRC32 instructions are implemented in AArch32 state.	xxxx
		0ь0001	
		CRC32B, CRC32H, CRC32W, CRC32CB, CRC32CH, and CRC32CW instructions implemented.	
[15:12] S	SHA2	Indicates whether the SHA2 instructions are implemented in AArch32 state.	xxxx
		0ь0000	
		When Cryptographic extensions are not implemented or disabled then SHA2 instructions are not implemented.	
		0ь0001	
		When Cryptographic extensions are implemented and enabled then SHA256H, SHA256H2, SHA256SU0, and SHA256SU1 instructions are implemented.	
[11:8]	SHA1	Indicates whether the SHA1 instructions are implemented in AArch32 state.	xxxx
		0ь0000	
		When Cryptographic extensions are not implemented or disabled then SHA1 instructions are not implemented.	
		0ь0001	
		When Cryptographic extensions are implemented and enabled then SHA1C, SHA1P, SHA1M, SHA1H, SHA1SU0, and SHA1SU1 instructions are implemented.	
[7:4]	AES	Indicates whether the AES instructions are implemented in AArch32 state.	xxxx
		0ь0000	
		When Cryptographic extensions are not implemented or disabled then AES instructions are not implemented.	
		0ь0010	
		When Cryptographic extensions are implemented and enabled then AESE, AESD, AESMC, AESIMC and VMULL.64 instructions are implemented.	
[3:0]	SEVL	Indicates whether the SEVL instruction is implemented in AArch32 state.	xxxx
		0ь0001	
		SEVL is implemented as Send Event Local.	

Figure B-83: AArch64_id_isar5_el1 bit assignments




Table B-187: ID_ISAR5_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID_ISAR5_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0000	0b0010	0b101

Accessibility

MRS < Xt>, ID ISAR5 EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_ISAR5_EL1;
elsif PSTATE.EL == EL2 then
   return ID_ISAR5_EL1;
elsif PSTATE.EL == EL3 then
   return ID_ISAR5_EL1;
```

B.5.18 ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4

Provides information about the implemented memory model and memory management support in AArch32 state.

Must be interpreted with AArch64-ID_MMFR0_EL1, AArch64-ID_MMFR1_EL1, AArch64-ID_MMFR3_EL1.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

When HaveAnyAArch32()

Figure B-84: AArch64_id_mmfr4_el1 bit assignments




Table B-189: ID_MMFR4_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	EVT	hanced Virtualization Traps. If EL2 is implemented, indicates support for the AArch32-HCR2.{TTLBIS, TOCU, CAB, TID4} traps. Defined values are:	
		0ь0000	
		HCR2.{TTLBIS, TOCU, TICAB, TID4} traps are not supported.	
[27:24]	CCIDX	Support for use of the revised CCSIDR format and the presence of the CCSIDR2 is indicated. Defined values are:	xxxx
		0ь0001	
		64-bit format implemented for all levels of the CCSIDR, and the CCSIDR2 register is implemented.	
[23:20]	LSM	Indicates support for LSMAOE and nTLSMD bits in AArch32-HSCTLR and AArch32-SCTLR. Defined values are:	xxxx
		0ь0000	
		LSMAOE and nTLSMD bits not supported.	

Bits	Name	Description	Reset
[19:16]	HPDS	Hierarchical permission disables bits in translation tables. Defined values are:	xxxx
		0ь0010	
		Supports disabling of hierarchical controls using the AArch32-TTBCR2.HPD0, AArch32-TTBCR2.HPD1, and AArch32-HTCR.HPD bits and adds possible hardware allocation of bits[62:59] of the translation table descriptors from the final lookup level for IMPLEMENTATION DEFINED usage	
[15:12]	CnP	Common not Private translations. Defined values are:	xxxx
		0ь0001	
		Common not Private translations supported.	
[11:8]	XNX	Support for execute-never control distinction by Exception level at stage 2. Defined values are:	xxxx
		0ь0001	
		Distinction between ELO and EL1 execute-never control at stage 2 supported.	
[7:4]	AC2	Indicates the extension of the AArch32-ACTLR and AArch32-HACTLR registers using AArch32-ACTLR2 and HACTLR2. Defined values are:	xxxx
		0ъ0001	
		AArch32-ACTLR2 and HACTLR2 are implemented.	
[3:0]	SpecSEI	Describes whether the PE can generate SError interrupt exceptions from speculative reads of memory, including speculative instruction fetches. The defined values of this field are:	xxxx
		0ь0001	
		The PE might generate an SError interrupt due to an External abort on a speculative read.	

Figure B-85: AArch64_id_mmfr4_el1 bit assignments




Table B-190: ID_MMFR4_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID_MMFR4_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0010	0b110

Accessibility

MRS <Xt>, ID_MMFR4_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
```

```
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
   else
        return ID_MMFR4_EL1;
elsif PSTATE.EL == EL2 then
   return ID_MMFR4_EL1;
elsif PSTATE.EL == EL3 then
   return ID_MMFR4_EL1;
```

B.5.19 ID_ISAR6_EL1, AArch32 Instruction Set Attribute Register 6

Provides information about the instruction sets implemented by the PE in AArch32 state.

Must be interpreted with AArch64-ID_ISAR0_EL1, AArch64-ID_ISAR1_EL1, AArch64-ID_ISAR3_EL1, AArch64-ID_ISAR3_EL1, AArch64-ID_ISAR5_EL1.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations



Prior to the introduction of the features described by this register, this register was unnamed and reserved, RESO from EL1, EL2, and EL3.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

When HaveAnyAArch32()

Figure B-86: AArch64_id_isar6_el1 bit assignments




Table B-192: ID_ISAR6_EL1 bit descriptions

Bits	Name	Description	Reset
[63:28]	RES0	Reserved	RES0
[27:24]	I8MM	Indicates support for Advanced SIMD and floating-point Int8 matrix multiplication instructions in AArch32 state. Defined values of this field are:	xxxx
		0ь0001	
		VSMMLA, VSUDOT, VUMMLA, VUSMMLA, and VUSDOT instructions are implemented.	
[23:20]	BF16	Indicates support for Advanced SIMD and floating-point BFloat16 instructions in AArch32 state. Defined values are:	xxxx
		0ь0001	
		VCVT, VCVTB, VCVTT, VDOT, VFMAB, VFMAT, and VMMLA instructions with BF16 operand or result types are implemented.	
[19:16]	SPECRES	Indicates support for Speculation invalidation instructions in AArch32 state. Defined values are:	xxxx
		0ь0001	
		CFPRCTX, DVPRCTX, and CPPRCTX instructions are implemented.	
[15:12]	SB	Indicates support for the SB instruction in AArch32 state. Defined values are:	xxxx
		0ь0001	
		SB instruction is implemented.	
[11:8]	FHM	Indicates support for Advanced SIMD and floating-point VFMAL and VFMSL instructions in AArch32 state. Defined values are:	xxxx
		0ь0001	
		VFMAL and VMFSL instructions are implemented.	
[7:4]	DP	Indicates support for Advanced SIMD and floating-point VFMAL and VFMSL instructions in AArch32 state. Defined values are:	xxxx
		0ь0001	
		UDOT and VSDOT instructions are implemented.	
[3:0]	JSCVT	Indicates support for the VJCVT instruction in AArch32 state. Defined values are:	xxxx
		0ь0001	
		The VJCVT instruction is implemented.	

Figure B-87: AArch64_id_isar6_el1 bit assignments



Table B-193: ID_ISAR6_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID_ISAR6_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0000	0b0010	0b111

Accessibility

MRS <Xt>, ID_ISAR6_EL1

```
if PSTATE.EL == ELO then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_ISAR6_EL1;
elsif PSTATE.EL == EL2 then
   return ID_ISAR6_EL1;
elsif PSTATE.EL == EL3 then
   return ID_ISAR6_EL1;
```

B.5.20 MVFR0_EL1, AArch32 Media and VFP Feature Register 0

Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.

Must be interpreted with AArch64-MVFR1_EL1 and AArch64-MVFR2_EL1.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

Configurations

In an implementation where at least one Exception level supports execution in AArch32 state, but there is no support for Advanced SIMD and floating-point operation, this register is RAZ.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

When HaveAnyAArch32()

Figure B-88: AArch64_mvfr0_el1 bit assignments




Table B-195: MVFRO_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	FPRound	pating-Point Rounding modes. Indicates whether the floating-point implementation provides support for unding modes. Defined values are:	
		0ь0001	
		All rounding modes supported.	
[27:24]	FPShVec	Short Vectors. Indicates whether the floating-point implementation provides support for the use of short vectors. Defined values are:	xxxx
		0ъ0000	
		Short vectors not supported.	

Bits	Name	Description	Reset
[23:20]	FPSqrt	Square Root. Indicates whether the floating-point implementation provides support for the ARMv6 VFP square root operations. Defined values are:	xxxx
		0ь0001	
		Supported.	
[19:16]	FPDivide	Indicates whether the floating-point implementation provides support for VFP divide operations. Defined values are:	xxxx
		0ь0001	
		Supported.	
[15:12]	FPTrap	Floating Point Exception Trapping. Indicates whether the floating-point implementation provides support for exception trapping. Defined values are:	xxxx
		0ь0000	
		Not supported.	
[11:8]	FPDP	Double Precision. Indicates whether the floating-point implementation provides support for double-precision operations. Defined values are:	xxxx
		0ь0010	
		Supported, VFPv3, VFPv4, or Armv8. VFPv3 and Armv8 add an instruction to load a double-precision floating-point constant, and conversions between double-precision and fixed-point values.	
[7:4]	FPSP	Single Precision. Indicates whether the floating-point implementation provides support for single-precision operations. Defined values are:	xxxx
		0ъ0010	
		Supported, VFPv3 or VFPv4. VFPv3 adds an instruction to load a single-precision floating-point constant, and conversions between single-precision and fixed-point values.	
[3:0]	SIMDReg	Advanced SIMD registers. Indicates whether the Advanced SIMD and floating-point implementation provides support for the Advanced SIMD and floating-point register bank. Defined values are:	xxxx
		0ъ0010	
		The implementation includes Advanced SIMD and floating-point support with 32 x 64-bit registers.	

Figure B-89: AArch64_mvfr0_el1 bit assignments




Table B-196: MVFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, MVFR0_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0000	0b0011	00000

Accessibility

MRS <Xt>, MVFRO EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return MVFR0_EL1;
elsif PSTATE.EL == EL2 then
    return MVFR0_EL1;
elsif PSTATE.EL == EL3 then
    return MVFR0_EL1;
```

B.5.21 MVFR1_EL1, AArch32 Media and VFP Feature Register 1

Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.

Must be interpreted with AArch64-MVFR0_EL1 and AArch64-MVFR2_EL1.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

Configurations

In an implementation where at least one Exception level supports execution in AArch32 state, but there is no support for Advanced SIMD and floating-point operation, this register is RAZ.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

When HaveAnyAArch32()

Figure B-90: AArch64_mvfr1_el1 bit assignments




Table B-198: MVFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	SIMDFMAC	Advanced SIMD Fused Multiply-Accumulate. Indicates whether the Advanced SIMD implementation provides fused multiply accumulate instructions. Defined values are:	xxxx
		0ь0001	
		Implemented.	
[27:24]	FPHP	Floating Point Half Precision. Indicates the level of half-precision floating-point support. Defined values are:	xxxx
		0ь0011	
		Floating-point half-precision instructions are supported for conversion between single-precision and half-precision, conversion between double-precision and half-precision and half-precision floating-point arithmetic.	
[23:20]	SIMDHP	Advanced SIMD Half Precision. Indicates the level of half-precision floating-point support. Defined values are:	xxxx
		0ь0010	
		SIMD half-precision instructions are supported for conversion between single-precision and half-precision floating-point arithmetic.	
[19:16]	SIMDSP	Advanced SIMD Single Precision. Indicates whether the Advanced SIMD and floating-point implementation provides single-precision floating-point instructions. Defined values are:	xxxx
		0ь0001	
		Implemented. This value is permitted only if the SIMDInt field is 0b0001.	
[15:12]	SIMDInt	Advanced SIMD Integer. Indicates whether the Advanced SIMD and floating-point implementation provides integer instructions. Defined values are:	XXXX
		0ь0001	
		Implemented.	
[11:8]	SIMDLS	Advanced SIMD Load/Store. Indicates whether the Advanced SIMD and floating-point implementation provides load/store instructions. Defined values are:	xxxx
		0ь0001	
		Implemented.	

Bits	Name	Description	Reset
[7:4]	FPDNaN	Default NaN mode. Indicates whether the floating-point implementation provides support only for the Default NaN mode. Defined values are:	xxxx
		0ь0001	
		Hardware supports propagation of NaN values.	
[3:0]	FPFtZ	Flush to Zero mode. Indicates whether the floating-point implementation provides support only for the Flush-to-Zero mode of operation. Defined values are:	xxxx
		0ь0001	
		Hardware supports full denormalized number arithmetic.	

Figure B-91: AArch64_mvfr1_el1 bit assignments




Table B-199: MVFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, MVFR1 EL1

op0	op1	CRn	CRm	op2
0b11	06000	0b0000	0b0011	0b001

Accessibility

MRS <Xt>, MVFR1_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return MVFR1_EL1;
elsif PSTATE.EL == EL2 then
   return MVFR1_EL1;
elsif PSTATE.EL == EL3 then
   return MVFR1_EL1;
```

B.5.22 MVFR2_EL1, AArch32 Media and VFP Feature Register 2

Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.

Must be interpreted with AArch64-MVFR0 EL1 and AArch64-MVFR1 EL1.

For general information about the interpretation of the ID registers, see 'Principles of the ID scheme for fields in ID registers'.

Configurations

In an implementation where at least one Exception level supports execution in AArch32 state, but there is no support for Advanced SIMD and floating-point operation, this register is RAZ.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

When HaveAnyAArch32()

Figure B-92: AArch64_mvfr2_el1 bit assignments




Table B-201: MVFR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:8]	RES0	Reserved	RES0
[7:4]	FPMisc	Indicates whether the floating-point implementation provides support for miscellaneous VFP features.	xxxx
		0ь0100	
		Support for Floating-point selection, Floating-point Conversion to Integer with Directed Rounding modes, Floating-point Round to Integer Floating-point, Floating-point MaxNum and MinNum.	
[3:0]	SIMDMisc	Indicates whether the Advanced SIMD implementation provides support for miscellaneous Advanced SIMD features.	xxxx
		0b0011	
		Floating-point Conversion to Integer with Directed Rounding modes, Floating-point Round to Integer Floating-point and Floating-point MaxNum and MinNum.	

Figure B-93: AArch64_mvfr2_el1 bit assignments



Table B-202: MVFR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, MVFR2_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0011	0b010

Accessibility

MRS <Xt>, MVFR2 EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return MVFR2_EL1;
elsif PSTATE.EL == EL2 then
   return MVFR2_EL1;
elsif PSTATE.EL == EL3 then
   return MVFR2_EL1;
```

B.5.23 ID_PFR2_EL1, AArch32 Processor Feature Register 2

Gives information about the AArch32 programmers' model.

Must be interpreted with AArch64-ID PFR0 EL1 and AArch64-ID PFR1 EL1.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

When HaveAnyAArch32()



Where the reset reads xxxx, see individual bits

Bit descriptions

When HaveAnyAArch32()

Figure B-94: AArch64_id_pfr2_el1 bit assignments




Table B-204: ID_PFR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7:4]	SSBS	Speculative Store Bypassing controls in AArch64 state. Defined values are:	xxxx
		0ъ0001	
		AArch32 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypass Safe.	
[3:0]	CSV3	Speculative use of faulting data. Defined values are:	xxxx
		0ъ0001	
		Data loaded under speculation with a permission or domain fault cannot be used to form an address or generate condition codes or SVE predicate values to be used by instructions newer than the load in the speculative sequence	

Figure B-95: AArch64_id_pfr2_el1 bit assignments




Table B-205: ID_PFR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, ID_PFR2_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0000	0b0011	0b100

Accessibility

MRS <Xt>, ID_PFR2_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_PFR2_EL1;
elsif PSTATE.EL == EL2 then
    return ID_PFR2_EL1;
elsif PSTATE.EL == EL3 then
    return ID_PFR2_EL1;
```

B.5.24 ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0

Provides additional information about implemented PE features in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

The external register ext-EDPFR gives information from this register.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-96: AArch64_id_aa64pfr0_el1 bit assignments

-	63		60	59		56	55	52	51		48	47		44	43		40	39		36	35		32	
		CSV3			CSV2		RES	0		DIT			AMU			MPAM			SEL2			SVE		i
	31		28	27		24	23	20	19		16	15		12	11		8	7		4	3		0 1	
		RAS			GIC		AdvS	IMD		FP			EL3			EL2			EL1			EL0		

Table B-207: ID_AA64PFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	CSV3	Speculative use of faulting data. Defined values are:	xxxx
		0ь0001	
		Data loaded under speculation with a permission or domain fault cannot be used to form an address or generate condition codes or SVE predicate values to be used by instructions newer than the load in the speculative sequence	

Bits	Name	Description	Reset
[59:56]	CSV2	Speculative use of out of context branch targets. Defined values are:	xxxx
		0ь0010	
		Branch targets trained in one hardware described context can only affect speculative execution in a different hardware described context in a hard-to-determine way. Contexts include the SCXTNUM_ELx register contexts, and these registers are supported.	
[55:52]	RES0	Reserved	RES0
[51:48]	DIT	Data Independent Timing. Defined values are:	xxxx
		0ь0001	
		AArch64 provides the PSTATE.DIT mechanism to guarantee constant execution time of certain instructions.	
[47:44]	AMU	Indicates support for Activity Monitors Extension. Defined values are:	xxxx
		0ь0001	
		FEAT_AMUv1 is implemented.	
[43:40]	MPAM	Indicates support for MPAM Extension. Defined values are:	xxxx
		0ь0001	
		If AArch64-ID_AA64PFR1_EL1.MPAM_frac == 0b0000, MPAM Extension version 1.0 is implemented.	
		If AArch64-ID_AA64PFR1_EL1.MPAM_frac == 0b0001, MPAM Extension version 1.1 is implemented.	
[39:36]	SEL2	Secure EL2. Defined values are:	xxxx
[]		0b0001	
		Secure EL2 is implemented.	
[35:32]	SVE	Scalable Vector Extension. Defined values are:	XXXX
		0ь0001	
		SVE architectural state and programmers' model are implemented.	
[31:28]	RAS	RAS Extension version. Defined values are:	XXXX
		0b0010	
		FEAT_RASv1p1 present.	
[27:24]	GIC	System register GIC CPU interface. Defined values are:	xxxx
		0ъ0000	
		GIC CPU interface system registers not implemented. This value is reported when the GICCDISABLE input is HIGH.	
		0ь0011	
		System register interface to version 4.1 of the GIC CPU interface is supported. This value is reported when the GICCDISABLE input is LOW.	
[23:20]	AdvSIMD	Advanced SIMD. Defined values are:	xxxx
		0ь0001	
		Advanced SIMD is implemented, including support for the following SISD and SIMD operations:	
		Integer byte, halfword, word and doubleword element operations.	
		Half-precision, single-precision and double-precision floating-point arithmetic.	
		 Conversions between single-precision and half-precision data types, and double-precision and half-precision data types. 	

Bits	Name	Description	Reset
[19:16]	FP	Floating-point. Defined values are:	xxxx
		0ь0001	
		Floating-point is implemented, and includes support for:	
		Half-precision, single-precision and double-precision floating-point types.	
		Conversions between single-precision and half-precision data types, and double-precision and half-precision data types.	
[15:12]	EL3	EL3 Exception level handling. Defined values are:	XXXX
		0ь0001	
		EL3 can be executed in AArch64 state only.	
[11:8]	EL2	EL2 Exception level handling. Defined values are:	xxxx
		0ь0001	
		EL2 can be executed in AArch64 state only.	
[7:4]	EL1	EL1 Exception level handling. Defined values are:	XXXX
		0ь0001	
		EL1 can be executed in AArch64 state only.	
[3:0]	ELO	ELO Exception level handling. Defined values are:	XXXX
		0ь0001	
		ELO can be executed in AArch64 state only.	
		0ь0010	
		ELO can be executed in either AArch64 or AArch32 state.	
		All other values are reserved.	

MRS < Xt>, ID_AA64PFRO_EL1

ор0	op1	CRn	CRm	op2
0b11	00000	0b0000	0b0100	00000

Accessibility

MRS <Xt>, ID_AA64PFRO_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_AA64PFR0_EL1;
elsif PSTATE.EL == EL2 then
   return ID_AA64PFR0_EL1;
elsif PSTATE.EL == EL3 then
   return ID_AA64PFR0_EL1;
```

B.5.25 ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1

Reserved for future expansion of information about implemented PE features in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-97: AArch64_id_aa64pfr1_el1 bit assignments




Table B-209: ID_AA64PFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:12]	RES0	Reserved	RES0

Bits	Name	Description	Reset				
[11:8]	MTE	Support for the Memory Tagging Extension. Defined values are:	xxxx				
		0ь0001					
		Memory Tagging Extension instructions accessible at ELO are implemented. Instructions and System Registers defined by the extension not configurably accessible at ELO are Unallocated and other System Register fields defined by the extension are RESO. This value is reported when the BROADCASTMTE input is LOW.					
		0b0011					
		Memory Tagging Extension is implemented with support for asymmetric Tag Check Fault handling. This value is reported when the BROADCASTMTE input is HIGH.					
[7:4]	SSBS	Speculative Store Bypassing controls in AArch64 state. Defined values are:	xxxx				
		0ь0010					
		AArch64 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypassing Safe, and the MSR and MRS instructions to directly read and write the PSTATE.SSBS field.					
[3:0]	BT	ranch Target Identification mechanism support in AArch64 state. Defined values are:					
		0ь0001					
		The Branch Target Identification mechanism is implemented.					

MRS < Xt>, ID AA64PFR1 EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0000	0b0100	0b001

Accessibility

MRS < Xt>, ID_AA64PFR1_EL1

B.5.26 ID_AA64ZFR0_EL1, SVE Feature ID register 0

Provides additional information about the implemented features of the AArch64 Scalable Vector Extension, when the AArch64-ID_AA64PFR0_EL1.SVE field is not zero.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations



Prior to the introduction of the features described by this register, this register was unnamed and reserved, RESO from EL1, EL2, and EL3.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-98: AArch64_id_aa64zfr0_el1 bit assignments




Table B-211: ID_AA64ZFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:48]	RES0	Reserved	RES0
[47:44]	I8MM	Indicates support for SVE Int8 matrix multiplication instructions. Defined values are:	xxxx
		0ь0001	
		SMMLA, SUDOT, UMMLA, USMMLA, and USDOT instructions are implemented.	
[43:40] SM4 Indicates support for SVE SM4 instructions. Defined values are:		Indicates support for SVE SM4 instructions. Defined values are:	xxxx
		0ь0000	
		SVE2 SM4 instructions are not implemented. This value is reported when Cryptographic extensions are not implemented or are disabled.	
		0ь0001	
		SVE2 SM4E and SM4EKEY instructions are implemented. This value is reported when Cryptographic extensions are implemented and enabled.	
[39:36]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[35:32]	SHA3	Indicates support for the SVE SHA3 instructions. Defined values are:	xxxx
		0ь0000	
		SVE2 SHA-3 instructions are not implemented. This value is reported when Cryptographic extensions are not implemented or are disabled.	
		0ь0001	
		SVE2 RAX1 instruction is implemented. This value is reported when Cryptographic extensions are implemented and enabled.	
[31:24]	RES0	Reserved	RES0
[23:20]	BF16	Indicates support for SVE BFloat16 instructions. Defined values are:	xxxx
		0ь0001	
		BFCVT, BFCVTNT, BFDOT, BFMLALB, BFMLALT, and BFMMLA instructions are implemented.	
[19:16]	BitPerm	Indicates support for SVE bit permute instructions. Defined values are:	xxxx
		0ь0001	
		SVE BDEP, BEXT, and BGRP instructions are implemented.	
[15:8]	RES0	Reserved	RES0
[7:4]	AES	Indicates support for SVE AES instructions. Defined values are:	xxxx
		0ъ0000	
		SVE2-AES instructions are not implemented. This value is reported when Cryptographic extensions are not implemented or are disabled.	
		0ъ0010	
		SVE2 AESE, AESD, AESMC, and AESIMC instructions are implemented plus SVE2 PMULLB and PMULLT instructions with 64-bit source. This value is reported when Cryptographic extensions are implemented and enabled.	
[3:0]	SVEver	Indicates support for SVE version 2. Defined values are:	xxxx
		0ь0001	
		SVE and the non-optional SVE2 instructions are implemented.	

MRS < Xt>, ID_AA64ZFRO_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0100	0b100

Accessibility

MRS < Xt>, ID_AA64ZFRO_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_AA64ZFRO_EL1;
elsif PSTATE.EL == EL2 then
        return ID_AA64ZFRO_EL1;
```

elsif PSTATE.EL == EL3 then
 return ID AA64ZFR0 EL1;

B.5.27 ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0

Provides top level information about the debug system in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

The external register ext-EDDFR gives information from this register.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-99: AArch64_id_aa64dfr0_el1 bit assignments




Table B-213: ID_AA64DFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:48	RES0	Reserved	RES0

Bits	Name	Description	Reset
[47:44]	TraceBuffer	Trace Buffer Extension. Defined values are:	xxxx
		0ь0001	
		Trace Buffer Extension implemented, FEAT_TRBE.	
[43:40]	TraceFilt	Armv8.4 Self-hosted Trace Extension version. Defined values are:	xxxx
		0ь0001	
		Armv8.4 Self-hosted Trace Extension implemented.	
[39:36]	DoubleLock	OS Double Lock implemented. Defined values are:	xxxx
		0b1111	
		OS Double Lock not implemented. AArch64-OSDLR_EL1 is RAZ/WI.	
[35:32]	PMSVer	Statistical Profiling Extension version. Defined values are:	xxxx
		0ხ0000	
		Statistical Profiling Extension not implemented.	
[31:28]	CTX_CMPs	Number of breakpoints that are context-aware, minus 1. These are the highest numbered breakpoints.	xxxx
		0b0001	
		Two context-aware breakpoints are included	
[27:24]		Reserved	RES0
[23:20]	WRPs	Number of watchpoints, minus 1. The value of 0b0000 is reserved.	xxxx
		0b0011	
		Four watchpoints	
[19:16]		Reserved	RES0
[15:12]	BRPs	Number of breakpoints, minus 1. The value of 0b0000 is reserved.	XXXX
		0b0101	
		Six breakpoints	
[11:8]	PMUVer	Performance Monitors Extension version. Defined value is:	xxxx
		0b0110	
		Performance Monitors Extension implemented, PMUv3 for Armv8.5	
[7:4]	TraceVer	Trace support. Indicates whether System register interface to a PE trace unit is implemented. Defined values are:	XXXX
		0ь0001	
		PE trace unit System registers implemented.	
[3:0]	DebugVer	Debug architecture version. Indicates presence of Armv8 debug architecture. Defined values are:	xxxx
		0b1001	
		Armv8.4 debug architecture.	

MRS <Xt>, ID_AA64DFR0_EL1

ор0	op1	CRn	CRm	op2
0b11	0b000	000000	0b0101	0b000

Accessibility

MRS <Xt>, ID_AA64DFRO_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_AA64DFR0_EL1;
elsif PSTATE.EL == EL2 then
    return ID_AA64DFR0_EL1;
elsif PSTATE.EL == EL3 then
    return ID_AA64DFR0_EL1;
```

B.5.28 ID_AA64DFR1_EL1, AArch64 Debug Feature Register 1

Reserved for future expansion of top level information about the debug system in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-100: AArch64_id_aa64dfr1_el1 bit assignments




Table B-215: ID_AA64DFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, ID_AA64DFR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0101	0b001

Accessibility

MRS <Xt>, ID_AA64DFR1_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_AA64DFR1_EL1;
elsif PSTATE.EL == EL2 then
   return ID_AA64DFR1_EL1;
elsif PSTATE.EL == EL3 then
   return ID_AA64DFR1_EL1;
```

B.5.29 ID_AA64AFR0_EL1, AArch64 Auxiliary Feature Register 0

Provides information about the **IMPLEMENTATION DEFINED** features of the PE in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-101: AArch64_id_aa64afr0_el1 bit assignments




Table B-217: ID_AA64AFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS < Xt>, ID AA64AFRO EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0000	0b0101	0b100

Accessibility

MRS <Xt>, ID_AA64AFR0_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```

```
else
    return ID_AA64AFR0_EL1;
elsif PSTATE.EL == EL2 then
    return ID_AA64AFR0_EL1;
elsif PSTATE.EL == EL3 then
    return ID_AA64AFR0_EL1;
```

B.5.30 ID_AA64AFR1_EL1, AArch64 Auxiliary Feature Register 1

Reserved for future expansion of information about the **IMPLEMENTATION DEFINED** features of the PE in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-102: AArch64_id_aa64afr1_el1 bit assignments




Table B-219: ID_AA64AFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, ID AA64AFR1 EL1

op0	op1	CRn	CRm	op2
0b11	00000	000000	0b0101	0b101

Accessibility

MRS < Xt>, ID AA64AFR1 EL1

```
if PSTATE.EL == ELO then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_AA64AFR1_EL1;
elsif PSTATE.EL == EL2 then
        return ID_AA64AFR1_EL1;
elsif PSTATE.EL == EL3 then
        return ID_AA64AFR1_EL1;
```

B.5.31 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0

Provides information about the instructions implemented in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-103: AArch64_id_aa64isar0_el1 bit assignments




Table B-221: ID_AA64ISAR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	RNDR	Indicates support for Random Number instructions in AArch64 state. Defined values are:	xxxx
		0ь0000	
		No Random Number instructions are implemented.	
[59:56]	TLB	Indicates support for Outer shareable and TLB range maintenance instructions. Defined values are:	xxxx
		0ь0010	
		Outer shareable and TLB range maintenance instructions are implemented.	
[55:52]	TS	Indicates support for flag manipulation instructions. Defined values are:	xxxx
		0ь0010	
		CFINV, RMIF, SETF16, SETF8, AXFLAG, and XAFLAG instructions are implemented.	
[51:48]	FHM	Indicates support for FMLAL and FMLSL instructions. Defined values are:	xxxx
		0ь0001	
		FMLAL and FMLSL instructions are implemented.	
[47:44]	DP	Indicates support for Dot Product instructions in AArch64 state. Defined values are:	xxxx
		0ь0001	
		UDOT and SDOT instructions implemented.	
[43:40]	SM4	Indicates support for SM4 instructions in AArch64 state. Defined values are:	xxxx
		0ь0000	
		No SM4 instructions implemented. This value is reported when Cryptographic extensions are not implemented or are disabled.	
		0ь0001	
		SM4E and SM4EKEY instructions implemented. This value is reported when Cryptographic extensions are implemented and enabled.	

Bits	Name	Description	Reset
[39:36]	SM3	Indicates support for SM3 instructions in AArch64 state. Defined values are:	xxxx
		0ь0000	
		No SM3 instructions implemented. This value is reported when Cryptographic extensions are not implemented or are disabled.	
		0ь0001	
		SM3SS1, SM3TT1A, SM3TT1B, SM3TT2A, SM3TT2B, SM3PARTW1, and SM3PARTW2 instructions implemented. This value is reported when Cryptographic extensions are implemented and enabled.	
[35:32]	SHA3	Indicates support for SHA3 instructions in AArch64 state. Defined values are:	xxxx
		0ь0000	
		No SHA3 instructions implemented. This value is reported when Cryptographic extensions are not implemented or are disabled.	
		0ь0001	
		EOR3, RAX1, XAR, and BCAX instructions implemented. This value is reported when Cryptographic extensions are implemented and enabled.	
[31:28]	RDM	Indicates support for SQRDMLAH and SQRDMLSH instructions in AArch64 state. Defined values are:	xxxx
		0ь0001	
		SQRDMLAH and SQRDMLSH instructions implemented.	
[27:24]	TME	Indicates support for TME instructions. Defined values are:	xxxx
		оьоооо	
		TME instructions are not implemented.	
[23:20]	Atomic	Indicates support for Atomic instructions in AArch64 state. Defined values are:	XXXX
		0ь0010	
		LDADD, LDCLR, LDEOR, LDSET, LDSMAX, LDSMIN, LDUMAX, LDUMIN, CAS, CASP, and SWP instructions implemented.	
[19:16]	CRC32	Indicates support for CRC32 instructions in AArch64 state. Defined values are:	xxxx
		0ь0001	
		CRC32B, CRC32H, CRC32W, CRC32X, CRC32CB, CRC32CH, CRC32CW, and CRC32CX instructions implemented.	
[15:12]	SHA2	Indicates support for SHA2 instructions in AArch64 state. Defined values are:	XXXX
		оьоооо	
		No SHA2 instructions implemented. This value is reported when Cryptographic extensions are not implemented or are disabled.	
		0ь0010	
		SHA256H, SHA256H2, SHA256SU0, SHA256SU1, SHA512H, SHA512H2, SHA512SU0, and SHA512SU1 instructions implemented. This value is reported when Cryptographic extensions are implemented and enabled.	
		When the CRYPTO configuration parameter is true and the CRYPTODISABLE input is low at reset Cryptographic Extensions are implemented	

Bits	Name	Description	Reset
[11:8]	SHA1	Indicates support for SHA1 instructions in AArch64 state. Defined values are:	xxxx
		0ь0000	
		No SHA1 instructions implemented. This value is reported when Cryptographic extensions are not implemented or are disabled.	
		0ь0001	
		SHA1C, SHA1P, SHA1M, SHA1H, SHA1SUO, and SHA1SU1 instructions implemented. This value is reported when Cryptographic extensions are implemented and enabled.	
		When the CRYPTO configuration parameter is true and the CRYPTODISABLE input is low at reset Cryptographic Extensions are implemented	
[7:4]	AES	Indicates support for AES instructions in AArch64 state. Defined values are:	XXXX
		0ь0000	
		No AES instructions implemented. This value is reported when Cryptographic extensions are not implemented or are disabled.	
		0ь0010	
		AESE, AESD, AESMC, and AESIMC instructions are implemented plus PMULL/PMULL2 instructions operating on 64-bit data quantities. This value is reported when Cryptographic extensions are implemented and enabled.	
		When the CRYPTO configuration parameter is true and the CRYPTODISABLE input is low at reset Cryptographic Extensions are implemented	
[3:0]	RES0	Reserved	RES0

MRS <Xt>, ID_AA64ISAR0_EL1

ор0	op1 (CRm	op2		
0b11	00000	000000	0b0110	00000		

Accessibility

MRS <Xt>, ID_AA64ISAR0_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_AA64ISAR0_EL1;
elsif PSTATE.EL == EL2 then
   return ID_AA64ISAR0_EL1;
elsif PSTATE.EL == EL3 then
   return ID_AA64ISAR0_EL1;
```

B.5.32 ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1

Provides information about the features and instructions implemented in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If ID AA64ISAR1 EL1.{API, APA} == {0000, 0000}, then:

- The AArch64-TCR_EL1.{TBID,TBID0}, AArch64-TCR_EL2.{TBID0,TBID1}, AArch64-TCR_EL2.TBID and AArch64-TCR_EL3.TBID bits are RES0.
- AArch64-APIAKeyHi_EL1, AArch64-APIAKeyLo_EL1, AArch64-APIBKeyHi_EL1, AArch64-APIBKeyLo_EL1, AArch64-APDAKeyHi_EL1, AArch64-APDBKeyHi_EL1, AArch64-APDBKeyHi_EL1, AArch64-APDBKeyHi_EL1, AArch64-APDBKeyLo_EL1 are not allocated.
- SCTLR ELx.EnIA, SCTLR ELx.EnIB, SCTLR ELx.EnDA, SCTLR ELx.EnDB are all RESO.

If ID_AA64ISAR1_EL1.{GPI, GPA, API, APA} == {0000, 0000, 0000, 0000}, then:

- AArch64-HCR EL2.APK and AArch64-HCR EL2.API are RESO.
- AArch64-SCR_EL3.APK and AArch64-SCR_EL3.API are RESO.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-104: AArch64_id_aa64isar1_el1 bit assignments

63					56	55		52	51		48	47		44	43	40	39		36	35		32	
		RE	S0				I8MM			DGH			BF16		SPE	CRES		SB		F	RINTT	S	
31		28	27		24	23		20	19		16	15		12	111	8	7		4	1 3		0	
	GPI			GPA			LRCPC			FCMA			JSCVT		А	PI		APA			DPB		

Table B-223: ID_AA64ISAR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:56]	RES0	Reserved	RES0
[55:52]	I8MM	Indicates support for Advanced SIMD and Floating-point Int8 matrix multiplication instructions in AArch64 state. Defined values are:	xxxx
		0ь0001	
		SMMLA, SUDOT, UMMLA, USMMLA, and USDOT instructions are implemented.	
[51:48]	DGH	Indicates support for the Data Gathering Hint instruction. Defined values are:	xxxx
		0ъ0000 Data Gathering Hint is not implemented.	
[47:44]	BF16	Indicates support for Advanced SIMD and Floating-point BFloat16 instructions in AArch64 state. Defined values are:	xxxx
		0ь0001	
		BFCVT, BFCVTN, BFCVTN2, BFDOT, BFMLALB, BFMLALT, and BFMMLA instructions are implemented.	
[43:40]	SPECRES	Indicates support for prediction invalidation instructions in AArch64 state. Defined values are:	XXXX
		0 b 0001 CFP RCTX, DVP RCTX, and CPP RCTX instructions are implemented.	
[39:36]	SB	Indicates support for SB instruction in AArch64 state. Defined values are:	XXXX
		0b0001	
		SB instruction is implemented.	
[35:32]	FRINTTS	Indicates support for the FRINT32Z, FRINT32X, FRINT64Z, and FRINT64X instructions are implemented. Defined values are:	xxxx
		0ь0001	
		FRINT32Z, FRINT32X, FRINT64Z, and FRINT64X instructions are implemented.	
[31:28]	GPI	Indicates support for an IMPLEMENTATION DEFINED algorithm is implemented in the PE for generic code authentication in AArch64 state. Defined values are:	XXXX
		оьоооо	
		Generic Authentication using an IMPLEMENTATION DEFINED algorithm is not implemented.	
[27:24]	GPA	Indicates whether QARMA or Architected algorithm is implemented in the PE for generic code authentication in AArch64 state. Defined values are:	xxxx
		0ь0001	
		Generic Authentication using the QARMA algorithm is implemented. This includes the PACGA instruction.	

Bits	Name	Description	Reset
[23:20]	LRCPC	Indicates support for weaker release consistency, RCpc, based model. Defined values are:	
		0ъ0010	
		The LDAPUR*, STLUR*, and LDAPR* instructions are implemented.	
[19:16]	FCMA	Indicates support for complex number addition and multiplication, where numbers are stored in vectors. Defined values are:	
		060001	
		The FCMLA and FCADD instructions are implemented.	
[15:12]	JSCVT Indicates support for JavaScript conversion from double precision floating point values to integers state. Defined values are:		xxxx
		0ь0001	
		The FJCVTZS instruction is implemented.	
[11:8]	API	Indicates whether an IMPLEMENTATION DEFINED algorithm is implemented in the PE for address authentication, in AArch64 state. This applies to all Pointer Authentication instructions other than the PACGA instruction. Defined values are:	xxxx
		0ь0000	
		Address Authentication using an IMPLEMENTATION DEFINED algorithm is not implemented.	
[7:4]	APA Indicates whether QARMA or Architected algorithm is implemented in the PE for address auther in AArch64 state. This applies to all Pointer Authentication instructions other than the PACGA ir Defined values are:		xxxx
		0ь0101	
		Address Authentication using the QARMA algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, the HaveFPAC() function returning TRUE, the HaveEnhancedPAC() function returning FALSE.	
[3:0]	DPB	Data Persistence write-back. Indicates support for the DC CVAP and DC CVADP instructions in AArch64 state. Defined values are:	xxxx
		0ь0010	
		DC CVAP and DC CVADP supported	

MRS < Xt>, ID AA64ISAR1 EL1

op0	op1	CRn	CRm	op2
0b11	00000	000000	0b0110	0b001

Accessibility

MRS <Xt>, ID_AA64ISAR1_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return ID_AA64ISAR1_EL1;
elsif PSTATE.EL == EL2 then
   return ID_AA64ISAR1_EL1;
```

elsif PSTATE.EL == EL3 then
 return ID_AA64ISAR1_EL1;

B.5.33 ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0

Provides information about the implemented memory model and memory management support in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-105: AArch64_id_aa64mmfr0_el1 bit assignments




Table B-225: ID_AA64MMFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:48]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[47:44]	ExS	Indicates support for disabling context synchronizing exception entry and exit. Defined values are:	xxxx
		0ь0000	
		All exception entries and exits are context synchronization events.	
[43:40]	TGran4_2	Indicates support for 4KB memory granule size at stage 2. Defined values are:	xxxx
		0ь0010	
		4KB granule supported at stage 2.	
[39:36]	TGran64_2	Indicates support for 64KB memory granule size at stage 2. Defined values are:	
		0b0010	
		64KB granule supported at stage 2.	
[35:32]	TGran16_2	Indicates support for 16KB memory granule size at stage 2. Defined values are:	xxxx
		0ь0010	
		16KB granule supported at stage 2.	
[31:28]	TGran4	Indicates support for 4KB memory translation granule size. Defined values are:	xxxx
		0ь0000	
		4KB granule supported.	
[27:24]	TGran64	Indicates support for 64KB memory translation granule size. Defined values are:	xxxx
		0ь0000	
		64KB granule supported.	
[23:20]	TGran16	Indicates support for 16KB memory translation granule size. Defined values are:	xxxx
		0b0001	
		16KB granule supported.	
[19:16]	RES0	Reserved	RES0
[15:12]	SNSMem	Indicates support for a distinction between Secure and Non-secure Memory. Defined values are:	xxxx
		0ь0001	
		Does support a distinction between Secure and Non-secure Memory.	
[11:8]	BigEnd	Indicates support for mixed-endian configuration. Defined values are:	xxxx
		0b0001	
		Mixed-endian support. The 'SCTLR_EL'.EE and AArch64-SCTLR_EL1.E0E bits can be configured.	
[7:4]	ASIDBits	Number of ASID bits. Defined values are:	xxxx
		0ь0010	
		16 bits.	
[3:0]	PARange	Physical Address range supported. Defined values are:	xxxx
		0ь0010	
		40 bits, 1TB.	

MRS <Xt>, ID_AA64MMFR0_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0000	0b0111	0b000

Accessibility

MRS <Xt>, ID_AA64MMFRO_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
   else
        return ID_AA64MMFR0_EL1;
elsif PSTATE.EL == EL2 then
   return ID_AA64MMFR0_EL1;
elsif PSTATE.EL == EL3 then
   return ID_AA64MMFR0_EL1;
```

B.5.34 ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1

Provides information about the implemented memory model and memory management support in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-106: AArch64_id_aa64mmfr1_el1 bit assignments




Table B-227: ID_AA64MMFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	ECBHB	Indicates support for mitigation of exploitative control using branch history information between exception levels. Defined values are:	xxxx
		0ь0001	
		The branch history information created in a context before an exception to a higher exception level using AArch64 cannot be used by code before that exception to exploitatively control the execution of any code in a different context after the exception.	
[59:32]	RES0	Reserved	RES0
[31:28]	XNX	Indicates support for execute-never control distinction by Exception level at stage 2. Defined values are:	xxxx
		0ь0001	
		Distinction between ELO and EL1 execute-never control at stage 2 supported.	
[27:24]	SpecSEI	Describes whether the PE can generate SError interrupt exceptions from speculative reads of memory, including speculative instruction fetches. The defined values of this field are:	xxxx
		0ь0001	
		The PE might generate an SError interrupt due to an External abort on a speculative read.	
[23:20]	PAN	Privileged Access Never. Indicates support for the PAN bit in PSTATE, AArch64-SPSR_EL1, AArch64-SPSR_EL2, AArch64-SPSR_EL3, and AArch64-DSPSR_EL0. Defined values are:	xxxx
		0b0011	
		PAN supported, AT S1E1RP and AT S1E1WP instructions supported, and AArch64-SCTLR_EL1.EPAN and AArch64-SCTLR_EL2.EPAN bits supported.	
[19:16]	LO	LORegions. Indicates support for LORegions. Defined values are:	xxxx
		0b0001	
		LORegions supported.	
[15:12]	HPDS	Hierarchical Permission Disables. Indicates support for disabling hierarchical controls in translation tables. Defined values are:	xxxx
		0b0010	
		Disabling of hierarchical controls supported with the TCR_EL1.{HPD1, HPD0}, TCR_EL2.HPD or TCR_EL2.{HPD1, HPD0}, and TCR_EL3.HPD bits and adds possible hardware allocation of bits[62:59] of the translation table descriptors from the final lookup level for IMPLEMENTATION DEFINED use.	
[11:8]	VH	Virtualization Host Extensions. Defined values are:	xxxx
		0ь0001	
		Virtualization Host Extensions supported.	
[7:4]	VMIDBits	Number of VMID bits. Defined values are:	xxxx
		0ь0010	
		16 bits	

Bits	Name	Description	Reset
[3:0]	HAFDBS	Hardware updates to Access flag and Dirty state in translation tables. Defined values are:	xxxx
		0ь0010	
		Hardware update of both the Access flag and dirty state is supported.	

MRS < Xt>, ID_AA64MMFR1_EL1

op0	op1	CRn	CRm	op2
0b11	00000	000000	0b0111	0b001

Accessibility

MRS <Xt>, ID_AA64MMFR1_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
   else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
   else
        return ID_AA64MMFR1_EL1;
elsif PSTATE.EL == EL2 then
   return ID_AA64MMFR1_EL1;
elsif PSTATE.EL == EL3 then
   return ID_AA64MMFR1_EL1;
```

B.5.35 ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2

Provides information about the implemented memory model and memory management support in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations



Prior to the introduction of the features described by this register, this register was unnamed and reserved, RESO from EL1, EL2, and EL3.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-107: AArch64_id_aa64mmfr2_el1 bit assignments

L	63		60	59		56	55		52	51		48	47		44	43		40	39		36	35		32
		EOPD			EVT			BBM			TTL			RES0			FWB			IDS			AT	
. L	31		28	27		24	23		20	19		16	15		12	11		8	7		4	3		0
		ST			NV			CCIDX		V	ARang	e		IESB			LSM			UAO			CnP	

Table B-229: ID_AA64MMFR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	EOPD	Indicates support for the EOPD mechanism. Defined values are:	xxxx
		0ь0001	
		EOPDx mechanism is implemented.	
[59:56]	EVT	Enhanced Virtualization Traps. If EL2 is implemented, indicates support for the AArch64-HCR_EL2.{TTLBOS, TTLBIS, TOCU, TICAB, TID4} traps. Defined values are:	xxxx
		0ь0010	
		AArch64-HCR_EL2.{TTLBOS, TTLBIS, TOCU, TICAB, TID4} traps are supported.	
[55:52]	BBM	Allows identification of the requirements of the hardware to have break-before-make sequences when changing block size for a translation.	xxxx
		0ь0010	
		Level 2 support for changing block size is supported.	
[51:48]	TTL	Indicates support for TTL field in address operations. Defined values are:	xxxx
		0ь0001	
		TLB maintenance instructions by address have bits[47:44] holding the TTL field.	
[47:44]	RES0	Reserved	RES0
[43:40]	FWB	Indicates support for AArch64-HCR_EL2.FWB. Defined values are:	xxxx
		0ь0001	
		AArch64-HCR_EL2.FWB is supported.	

Bits	Name	Description	Reset
[39:36]	IDS	Indicates the value of ESR_ELx.EC that reports an exception generated by a read access to the feature ID space. Defined values are:	xxxx
		0ь0001	
		All exceptions generated by an AArch64 read access to the feature ID space are reported by ESR_ELx.EC == 0x18.	
[35:32]	AT	Identifies support for unaligned single-copy atomicity and atomic functions. Defined values are:	xxxx
		0ь0001	
		Unaligned single-copy atomicity and atomic functions with a 16-byte address range aligned to 16-bytes are supported.	
[31:28]	ST	Identifies support for small translation tables. Defined values are:	XXXX
		0ь0001	
		The maximum value of the TCR_ELx.{TOSZ,T1SZ} and VTCR_EL2.TOSZ fields is 48 for 4KB and 16KB granules, and 47 for 64KB granules.	
[27:24]	NV	Nested Virtualization. If EL2 is implemented, indicates support for the use of nested virtualization. Defined values are:	xxxx
		0ъ0000	
		Nested virtualization is not supported.	
[23:20]	CCIDX	Support for the use of revised AArch64-CCSIDR_EL1 register format. Defined values are:	XXXX
		0ь0001	
		64-bit format implemented for all levels of the CCSIDR_EL1.	
[19:16]	VARange	Indicates support for a larger virtual address. Defined values are:	XXXX
		0ъ0000	
		VMSAv8-64 supports 48-bit VAs.	
[15:12]	IESB	Indicates support for the IESB bit in the SCTLR_ELx registers. Defined values are:	XXXX
		0ь0001	
		IESB bit in the SCTLR_ELx registers is supported.	
[11:8]	LSM	Indicates support for LSMAOE and nTLSMD bits in AArch64-SCTLR_EL1 and AArch64-SCTLR_EL2. Defined values are:	xxxx
		0ъ0000	
		LSMAOE and nTLSMD bits not supported.	
[7:4]	UAO	User Access Override. Defined values are:	XXXX
		0ь0001	
		UAO supported.	
[3:0]	CnP	Indicates support for Common not Private translations. Defined values are:	xxxx
		0ь0001	
		Common not Private translations supported.	

MRS <Xt>, ID_AA64MMFR2_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0000	0b0111	0b010

Accessibility

MRS <Xt>, ID_AA64MMFR2_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
   else
        return ID_AA64MMFR2_EL1;
elsif PSTATE.EL == EL2 then
   return ID_AA64MMFR2_EL1;
elsif PSTATE.EL == EL3 then
   return ID_AA64MMFR2_EL1;
```

B.5.36 MPAMIDR_EL1, MPAM ID Register (EL1)

Indicates the presence and maximum PARTID and PMG values supported in the implementation. It also indicates whether the implementation supports MPAM virtualization.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

MPAMIDR EL1 indicates the MPAM implementation parameters of the PE.

Figure B-108: AArch64_mpamidr_el1 bit assignments




Table B-231: MPAMIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:40]	RES0	Reserved	RES0
[39:32]	PMG_MAX	The largest value of PMG that the implementation can generate. The PMG_I and PMG_D fields of every MPAMn_ELx must implement at least enough bits to represent PMG_MAX.	8 { x }
		0ь00000001	
		Max PMG field is 1	
[31:21]	RES0	Reserved	RES0
[20:18]	VPMR_MAX	Indicates the maximum register index n for the MPAMVPM <n>_EL2 registers.</n>	xxx
		0ь001	
		2 MPAMVPMn_EL2 registers are implemented	
[17]	HAS_HCR	HAS_HCR indicates that the PE implementation supports MPAM virtualization, including AArch64-MPAMHCR_EL2, AArch64-MPAMVPMV_EL2 and MPAMVPM <n>_EL2 with n in the range 0 to VPMR_MAX. Must be 0 if EL2 is not implemented in either security state.</n>	х
		0b1	
		MPAM virtualization is supported.	
[16]	RES0	Reserved	RES0
[15:0]	PARTID_MAX	The largest value of PARTID that the implementation can generate. The PARTID_I and PARTID_D fields of every MPAMn_ELx must implement at least enough bits to represent PARTID_MAX.	16{x}
		0ь00000000111111	
		Max PARTID field is 63	

Access

MRS <Xt>, MPAMIDR_EL1

op0	op1	CRn	CRm	op2
0b11	06000	0b1010	0b0100	0b100

Accessibility

MRS <Xt>, MPAMIDR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
    else
```

B.5.37 IMP_CPUCFR_EL1, CPU Configuration Register

This register provides configuration information for the core.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-109: AArch64_imp_cpucfr_el1 bit assignments




Table B-233: IMP_CPUCFR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:20]	RES0	Reserved	RES0
[19]	L2PRESENT	Indicates whether an L2 cache is present in the Cortex-A510 complex containing this core.	Х
		0ь0	
		An L2 cache is not present in the complex.	
		0ь1	
		An L2 cache is present in the complex.	
[18:17]	RES0	Reserved	RES0
[16]	CORES	The number of cores in the Cortex-A510 complex containing this core.	Х
		0ь0	
		One core.	
		0b1	
		Two cores.	
[15:14]	RES0	Reserved	RES0
[13]	L2EVA	Indicates whether the L2 cache optimized evict/allocate accesses are implemented. Possible values of this field are:	x
		0ь0	
		Not implemented.	
		0b1	
		Implemented.	
[12:11]	RES0	Reserved	RES0
[10]	L2PARTS	Indicates the configured number of L2 cache partitions. Possible values of this field are:	Х
		060	
		One partition.	
		0b1	
		Two partitions.	
[9:8]	RESO	Reserved	RES0

Bits	Name	Description	Reset
[7]	L2SLICES	Indicates the configured number of L2 cache slices. Possible values of this field are:	Х
		0ъ0	
		One slice.	
		0ь1	
		Two slices.	
[6:5]	RES0	Reserved	RES0
[4]	VPU	Describes the configured VPU datapath width. Possible values of this field are:	Х
		0ъ0	
		Two 64-bit datapaths are configured.	
		0ь1	
		Two 128-bit datapaths are configured.	
[3]	RES1	Reserved	RES1
[2]	SCU	Indicates whether the SCU is present or not. Possible values of this bit are:	X
		0ъ0	
		The SCU is present.	
[1:0]	ECC	Indicates whether ECC is present or not. Possible values of this field are:	XX
		0ъ00	
		ECC is not present.	
		0b01	
		ECC is present.	

MRS < Xt>, S3_0_C15_C0_0

ор0	op1	CRn	CRm	op2
0b11	00000	0b1111	0b0000	00000

Accessibility

MRS <Xt>, S3_0_C15_C0_0

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return IMP_CPUCFR_EL1;
elsif PSTATE.EL == EL2 then
    return IMP_CPUCFR_EL1;
elsif PSTATE.EL == EL3 then
    return IMP_CPUCFR_EL1;
```

B.5.38 CCSIDR_EL1, Current Cache Size ID Register

Provides information about the architecture of the currently selected cache.

Configurations

The implementation includes one CCSIDR_EL1 for each cache that it can access. AArch64-CSSELR EL1 selects which Cache Size ID Register is accessible.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions



The parameters NumSets, Associativity, and LineSize in these registers define the architecturally visible parameters that are required for the cache maintenance by Set/Way instructions. They are not guaranteed to represent the actual microarchitectural features of a design. You cannot make any inference about the actual sizes of caches based on these parameters.

Figure B-110: AArch64_ccsidr_el1 bit assignments




Table B-235: CCSIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:56]	RESO	Reserved	RES0

Bits	Name	Description	Reset
[55:32]	NumSets	(Number of sets in cache) - 1, therefore a value of 0 indicates 1 set in the cache. The number of sets does not have to be a power of 2.	24{x}
[31:24]	RESO	Reserved	RES0
[23:3]	Associativity	(Associativity of cache) - 1, therefore a value of 0 indicates an associativity of 1. The associativity does not have to be a power of 2.	21{x}
[2:0]	LineSize	 (Log₂(Number of bytes in cache line)) - 4. For example: For a line length of 16 bytes: Log₂(16) = 4, LineSize entry = 0. This is the minimum line length. For a line length of 32 bytes: Log₂(32) = 5, LineSize entry = 1. When FEAT_MTE is implemented and enabled, where a cache only holds Allocation tags, this field is RESO. 	xxx

If AArch64-CSSELR_EL1.Level is programmed to a cache level that is not implemented, then on a read of the CCSIDR_EL1 the behavior is **CONSTRAINED UNPREDICTABLE**, and can be one of the following:

- The CCSIDR_EL1 read is treated as NOP.
- The CCSIDR EL1 read is UNDEFINED.
- The CCSIDR EL1 read returns an **UNKNOWN** value.

MRS <Xt>, CCSIDR EL1

ор0	op1	CRn	CRm	op2
0b11	0b001	000000	000000	00000

Accessibility

If AArch64-CSSELR_EL1.Level is programmed to a cache level that is not implemented, then on a read of the CCSIDR_EL1 the behavior is CONSTRAINED UNPREDICTABLE, and can be one of the following:

- The CCSIDR EL1 read is treated as NOP.
- The CCSIDR EL1 read is UNDEFINED.
- The CCSIDR EL1 read returns an UNKNOWN value.

MRS <Xt>, CCSIDR EL1

```
if PSTATE.EL == ELO then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
elsif EL2Enabled() && HCR_EL2.TID4 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
elsif EL2Enabled() && HCR_EL2.TID4 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return CCSIDR_EL1;
elsif PSTATE.EL == EL2 then
        return CCSIDR_EL1;
elsif PSTATE.EL == EL3 then
```

return CCSIDR_EL1;

B.5.39 CLIDR_EL1, Cache Level ID Register

Identifies the type of cache, or caches, that are implemented at each level and can be managed using the architected cache maintenance instructions that operate by set/way, up to a maximum of seven levels. Also identifies the *Level of Coherence* (LoC) and *Level of Unification* (LoU) for the cache hierarchy.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-111: AArch64_clidr_el1 bit assignments




Table B-237: CLIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:47]	RES0	Reserved	RES0

Bits	Name	Description	Reset		
[46:45]	Ttype7	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.	xx		
		0ь00			
		No Tag Cache.			
[44:43]	Ttype6	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.	xx		
		0ь00			
		No Tag Cache.			
[42:41]	Ttype5	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.	xx		
		0ь00			
		No Tag Cache.			
[40:39]	Ttype4	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.			
		0ь00			
		No Tag Cache.			
[38:37]	Ttype3	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.	xx		
		0ь00			
		No Tag Cache. This value is reported if the BROADCASTMTE pin is low or either the Cortex-A510 complex is configured without an L2 cache or the DSU is configured without an L3 cache.			
		0ь10			
		Unified Allocation Tag and Data cache, Allocation Tags and Data in unified lines. This value is reported if the BROADCASTMTE pin is high and both the Cortex-A510 complex is configured with an L2 cache and the DSU is configured with an L3 cache.			
[36:35]	Ttype2	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.	xx		
		0ь00			
		No Tag Cache. This value is reported if the BROADCASTMTE pin is low or both the Cortex-A510 complex is configured without an L2 cache and the DSU is configured without an L3 cache.			
		0ь10			
		Unified Allocation Tag and Data cache, Allocation Tags and Data in unified lines. This value is reported if the BROADCASTMTE pin is high and either the Cortex-A510 complex is configured with an L2 cache or the DSU is configured with an L3 cache.			

Bits	Name	Description	Reset
[34:33]	Ttype1	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.	xx
		0ь00	
		No Tag Cache. This value is reported if the BROADCASTMTE pin is low.	
		0b10	
		Unified Allocation Tag and Data cache, Allocation Tags and Data in unified lines. This value is reported if the BROADCASTMTE pin is high.	
[32:30]	ICB	Inner cache boundary. This field indicates the boundary for caching Inner Cacheable memory regions.	xxx
		The possible values are:	
		0ь001	
		L1 cache is the highest Inner Cacheable level. This value is reported if both the Cortex-A510 complex is configured without an L2 cache and the DSU is configured without an L3 cache.	
		0ь010	
		L2 cache is the highest Inner Cacheable level. This value is reported if either but not both of the Cortex-A510 complex is configured with an L2 cache or the DSU is configured with an L3 cache.	
		0b011	
		L3 cache is the highest Inner Cacheable level. This value is reported if both the Cortex-A510 complex is configured with an L2 cache and the DSU is configured with an L3 cache.	
[29:27]	LoUU	Level of Unification Uniprocessor for the cache hierarchy.	xxx
		Note: When FEAT_S2FWB is implemented, the architecture requires that this field is zero so that no levels of data cache need to be cleaned in order to manage coherency with instruction fetches. 0b000	
[0 (0 4]		Level of Unification Uniprocessor is before the L1 data cache.	
[26:24]	LoC	Level of Coherence for the cache hierarchy.	XXX
		Level of Coherency is after the L1 data cache. This value is reported if both the Cortex-A510 complex is configured without an L2 cache and the DSU is configured without an L3 cache.	
		0ь010	
		Level of Coherency is after the L2 cache. This value is reported if either but not both of the Cortex-A510 complex is configured with an L2 cache or the DSU is configured with an L3 cache.	
		0b011	
		Level of Coherency is after the L3 cache. This value is reported if both the Cortex-A510 complex is configured with an L2 cache and the DSU is configured with an L3 cache.	
[23:21]	LoUIS	Level of Unification Inner Shareable for the cache hierarchy.	xxx
		Note: When FEAT_S2FWB is implemented, the architecture requires that this field is zero so that no levels of data cache need to be cleaned in order to manage coherency with instruction fetches.	
		0ь000	
		Level of Unification Inner Shareable is before the L1 data cache.	

Bits	Name	Description	Reset
[20:18]	Ctype7	Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:	xxx
		0ъ000	
		No cache.	
[17:15]	Ctype6	Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:	xxx
		0ъ000	
		No cache.	
[14:12]	Ctype5	Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:	xxx
		0ь000	
		No cache.	
[11:9]	Ctype4	Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:	xxx
		0ъ000	
		No cache.	
[8:6]	Ctype3	Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:	xxx
		0ь000	
		No cache. This value is reported if either the Cortex-A510 complex is configured without an L2 cache or the DSU is configured without an L3 cache.	
		0ь100	
		Unified cache. This value is reported if both the Cortex-A510 complex is configured with an L2 cache and the DSU is configured with an L3 cache.	
[5:3]	Ctype2	Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:	XXX
		0ь000	
		No cache. This value is reported if both the Cortex-A510 complex is configured without an L2 cache and the DSU is configured without an L3 cache.	
		0ь100	
		Unified cache. This value is reported if either the Cortex-A510 complex is configured with an L2 cache or the DSU is configured with an L3 cache.	
[2:0]	Ctype1	Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:	xxx
		0b011	
		Separate instruction and data caches.	

MRS <Xt>, CLIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b001	000000	000000	0b001

Accessibility

MRS <Xt>, CLIDR EL1

```
if PSTATE.EL == ELO then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
elsif EL2Enabled() && HCR_EL2.TID4 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        return CLIDR_EL1;
elsif PSTATE.EL == EL2 then
   return CLIDR_EL1;
elsif PSTATE.EL == EL3 then
   return CLIDR_EL1;
```

B.5.40 GMID_EL1, Multiple tag transfer ID register

Indicates the block size that is accessed by the LDGM and STGM System instructions.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-112: AArch64 gmid el1 bit assignments




Table B-239: GMID_EL1 bit descriptions

Bits	Name	Description	Reset
[63:4]	RES0	Reserved	RES0
[3:0]	BS	Log ₂ of the block size in words. The minimum supported size is 16B (value == 2) and the maximum is 256B (value == 6).	XXXX
		0ъ0100	
		64 bytes.	

Access

MRS <Xt>, GMID_EL1

CRn	ор0	op1	op2	CRm
0b0000	0b11	0b001	0b100	000000

Accessibility

MRS <Xt>, GMID_EL1

```
if PSTATE.EL == EL0 then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID5 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
   else
        return GMID_EL1;
elsif PSTATE.EL == EL2 then
   return GMID_EL1;
elsif PSTATE.EL == EL3 then
   return GMID_EL1;
```

B.5.41 CSSELR_EL1, Cache Size Selection Register

Selects the current Cache Size ID Register, AArch64-CCSIDR_EL1, by specifying the required cache level and the cache type (either instruction or data cache).

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-113: AArch64_csselr_el1 bit assignments




Table B-241: CSSELR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:5]	RES0	Reserved	RES0
[4]	TnD	Allocation Tag not Data bit.	Х
		0ъ0	
		Data, Instruction or Unified cache.	
[3:1]	Level	Cache level of required cache.	xxx
		0ъ000	
		Level 1 cache.	
		0ъ001	
		Level 2 cache.	
		0ь010	
		Level 3 cache.	

Bits	Name	Description	Reset
[O]	InD	Instruction not Data bit.	Х
		0ь0	
		Data or unified cache.	
		0ь1	
		Instruction cache.	
		If CSSELR_EL1.Level is programmed to a cache level that is not implemented, then a read of CSSELR_EL1 is CONSTRAINED UNPREDICTABLE, and returns UNKNOWN values for CSSELR_EL1.{Level, InD}.	

MRS <Xt>, CSSELR_EL1

ор0	op1	CRn	CRm	op2
0b11	0b010	000000	0b0000	00000

MSR CSSELR EL1, <Xt>

ор0	op1	CRn	CRm	op2
0b11	0b010	000000	0b0000	00000

Accessibility

MRS <Xt>, CSSELR_EL1

```
if PSTATE.EL == EL0 then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
   elsif EL2Enabled() && HCR_EL2.TID4 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
   else
        return CSSELR_EL1;
elsif PSTATE.EL == EL2 then
   return CSSELR_EL1;
elsif PSTATE.EL == EL3 then
   return CSSELR_EL1;
```

MSR CSSELR EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.TID4 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        CSSELR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
        CSSELR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
        CSSELR_EL1 = X[t];
```

B.5.42 CTR_ELO, Cache Type Register

Provides information about the architecture of the caches.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-114: AArch64_ctr_el0 bit assignments




Table B-244: CTR_ELO bit descriptions

Bits	Name	Description	Reset
[63:38]	RES0	Reserved	RES0
[37:32]	TminLine	Tag minimum Line. Log2 of the number of words covered by Allocation Tags in the smallest cache line of all caches which can contain Allocation tags that are controlled by the PE.	6{x}
		оьооооо	
		MTE not supported. This value is reported if the BROADCASTMTE pin is low.	
		0ь000100	
		64 bytes. This value is reported if the BROADCASTMTE pin is high.	

Bits	Name	Description	Reset
[31]	RES1	Reserved	RES1
[30]	RES0	Reserved	RES0
[29]	DIC	Instruction cache invalidation requirements for data to instruction coherence.	Х
		0ъ0	
		Instruction cache invalidation to the Point of Unification is required for data to instruction coherence.	
[28]	IDC	Data cache clean requirements for instruction to data coherence. The meaning of this bit is:	x
		0b1	
		Data cache clean to the Point of Unification is not required for instruction to data coherence.	
[27:24]	CWG	Cache write-back granule. Log2 of the number of words of the maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified.	xxxx
		0ь0100	
		64 bytes.	
[23:20]	ERG	Exclusives reservation granule. Log2 of the number of words of the maximum size of the reservation granule for the Load-Exclusive and Store-Exclusive instructions.	xxxx
		0ъ0100	
		64 bytes.	
[19:16]	DminLine	\log_2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the PE.	xxxx
		0ъ0100	
		64 bytes.	
[15:14]	L1lp	Level 1 instruction cache policy. Indicates the indexing and tagging policy for the L1 instruction cache. Possible values of this field are:	xx
		0b11	
		Physical Index, Physical Tag (PIPT)	
[13:4]	RES0	Reserved	RES0
[3:0]	IminLine	\log_2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the PE.	xxxx
		0ъ0100	
		64 bytes.	

MRS <Xt>, CTR_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b0000	000000	0b001

Accessibility

MRS <Xt>, CTR_ELO

B.5.43 DCZID_ELO, Data Cache Zero ID register

Indicates the block size that is written with byte values of 0 by the DC ZVA (Data Cache Zero by Address) System instruction.

If FEAT_MTE is implemented, this register also indicates the granularity at which the DC GVA and DC GZVA instructions write.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-115: AArch64_dczid_el0 bit assignments




Table B-246: DCZID_EL0 bit descriptions

Bits	Name	Description	Reset
[63:5]	RES0	Reserved	RES0
[4]	DZP	Data Zero Prohibited. This field indicates whether use of DC ZVA instructions is permitted or prohibited.	х
		If FEAT_MTE is implemented, this field also indicates whether use of the DC GVA and DC GZVA instructions are permitted or prohibited.	
		0ь0	
		Instructions are permitted.	
		0b1	
		Instructions are prohibited.	
		The value read from this field is governed by the access state and the values of the AArch64-HCR_EL2.TDZ and AArch64-SCTLR_EL1.DZE bits.	
[3:0]	BS	Log ₂ of the block size in words. The maximum size supported is 2KB (value == 9).	xxxx
		0ь0100	
		64 bytes.	

Access

MRS <Xt>, DCZID_EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b0000	0b0000	0b111

Accessibility

MRS <Xt>, DCZID_EL0

```
if PSTATE.EL == EL0 then
    return DCZID_EL0;
elsif PSTATE.EL == EL1 then
    return DCZID_EL0;
elsif PSTATE.EL == EL2 then
    return DCZID_EL0;
elsif PSTATE.EL == EL3 then
    return DCZID_EL0;
```

B.6 AArch64 GIC system registers summary

The summary table provides an overview of the GIC system registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table B-248: GIC system registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description	
ICC_PMR_EL1	3	0	C4	C6	0	_	64-bit	Interrupt Controller Interrupt Priority Mask Register	
ICV_PMR_EL1	3	0	C4	C6	0	_	64-bit	Interrupt Controller Virtual Interrupt Priority Mask Register	
ICC_IARO_EL1	3	0	C12	C8	0	_	64-bit	Interrupt Controller Interrupt Acknowledge Register 0	
ICV_IARO_EL1	3	0	C12	C8	0	_	64-bit	Interrupt Controller Virtual Interrupt Acknowledge Register 0	
ICC_EOIR0_EL1	3	0	C12	C8	1	_	64-bit	Interrupt Controller End Of Interrupt Register 0	
ICV_EOIR0_EL1	3	0	C12	C8	1	_	64-bit	Interrupt Controller Virtual End Of Interrupt Register 0	
ICC_HPPIRO_EL1	3	0	C12	C8	2	_	64-bit	Interrupt Controller Highest Priority Pending Interrupt Register 0	
ICV_HPPIRO_EL1	3	0	C12	C8	2	_	64-bit	Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0	
ICC_BPR0_EL1	3	0	C12	C8	3	_	64-bit	Interrupt Controller Binary Point Register 0	
ICV_BPR0_EL1	3	0	C12	C8	3	_	64-bit	Interrupt Controller Virtual Binary Point Register 0	
ICC_APORO_EL1	3	0	C12	C8	4	_	64-bit	Interrupt Controller Active Priorities Group O Registers	
ICV_APORO_EL1	3	0	C12	C8	4	_	64-bit	Interrupt Controller Virtual Active Priorities Group 0 Registers	
ICC_AP1R0_EL1	3	0	C12	C9	0	_	64-bit	Interrupt Controller Active Priorities Group 1 Registers	
ICV_AP1R0_EL1	3	0	C12	C9	0	_	64-bit	Interrupt Controller Virtual Active Priorities Group 1 Registers	
ICC_DIR_EL1	3	0	C12	C11	1	_	64-bit	Interrupt Controller Deactivate Interrupt Register	
ICV_DIR_EL1	3	0	C12	C11	1	_	64-bit	Interrupt Controller Deactivate Virtual Interrupt Register	
ICC_RPR_EL1	3	0	C12	C11	3	_	64-bit	Interrupt Controller Running Priority Register	
ICV_RPR_EL1	3	0	C12	C11	3	_	64-bit	Interrupt Controller Virtual Running Priority Register	
ICC_SGI1R_EL1	3	0	C12	C11	5	_	64-bit	Interrupt Controller Software Generated Interrupt Group 1 Register	
ICC_ASGI1R_EL1	3	0	C12	C11	6	_	64-bit	Interrupt Controller Alias Software Generated Interrupt Group 1 Register	
ICC_SGIOR_EL1	3	0	C12	C11	7	_	64-bit	Interrupt Controller Software Generated Interrupt Group 0 Register	
ICC_IAR1_EL1	3	0	C12	C12	0	_	64-bit	Interrupt Controller Interrupt Acknowledge Register 1	
ICV_IAR1_EL1	3	0	C12	C12	0	_	64-bit	Interrupt Controller Virtual Interrupt Acknowledge Register 1	
ICC_EOIR1_EL1	3	0	C12	C12	1	_	64-bit	Interrupt Controller End Of Interrupt Register 1	
ICV_EOIR1_EL1	3	0	C12	C12	1	_	64-bit	Interrupt Controller Virtual End Of Interrupt Register 1	
ICC_HPPIR1_EL1	3	0	C12	C12	2	_	64-bit	Interrupt Controller Highest Priority Pending Interrupt Register 1	
ICV_HPPIR1_EL1	3	0	C12	C12	2	_	64-bit	Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1	
ICC_BPR1_EL1	3	0	C12	C12	3	_	64-bit	Interrupt Controller Binary Point Register 1	
ICV_BPR1_EL1	3	0	C12	C12	3	_	64-bit	Interrupt Controller Virtual Binary Point Register 1	
ICC_CTLR_EL1	3	0	C12	C12	4	_	64-bit	Interrupt Controller Control Register (EL1)	
ICV_CTLR_EL1	3	0	C12	C12	4	_	64-bit	Interrupt Controller Virtual Control Register	

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description	
ICC_SRE_EL1	3	0	C12	C12	5	_	64-bit	Interrupt Controller System Register Enable register (EL1)	
ICC_IGRPENO_EL1	3	0	C12	C12	6	_	64-bit	Interrupt Controller Interrupt Group 0 Enable register	
ICV_IGRPENO_EL1	3	0	C12	C12	6	_	64-bit	Interrupt Controller Virtual Interrupt Group 0 Enable register	
ICC_IGRPEN1_EL1	3	0	C12	C12	7	_	64-bit	Interrupt Controller Interrupt Group 1 Enable register	
ICV_IGRPEN1_EL1	3	0	C12	C12	7	_	64-bit	Interrupt Controller Virtual Interrupt Group 1 Enable register	
ICH_APORO_EL2	3	4	C12	C8	0	_	64-bit	Interrupt Controller Hyp Active Priorities Group 0 Registers	
ICH_AP1R0_EL2	3	4	C12	C9	0	_	64-bit	Interrupt Controller Hyp Active Priorities Group 1 Registers	
ICC_SRE_EL2	3	4	C12	C9	5	_	64-bit	Interrupt Controller System Register Enable register (EL2)	
ICH_HCR_EL2	3	4	C12	C11	0	_	64-bit	Interrupt Controller Hyp Control Register	
ICH_VTR_EL2	3	4	C12	C11	1	_	64-bit	Interrupt Controller VGIC Type Register	
ICH_MISR_EL2	3	4	C12	C11	2	_	64-bit	Interrupt Controller Maintenance Interrupt State Register	
ICH_EISR_EL2	3	4	C12	C11	3	_	64-bit	Interrupt Controller End of Interrupt Status Register	
ICH_ELRSR_EL2	3	4	C12	C11	5	_	64-bit	Interrupt Controller Empty List Register Status Register	
ICH_VMCR_EL2	3	4	C12	C11	7	_	64-bit	Interrupt Controller Virtual Machine Control Register	
ICH_LRO_EL2	3	4	C12	C12	0	_	64-bit	Interrupt Controller List Registers	
ICH_LR1_EL2	3	4	C12	C12	1	_	64-bit	Interrupt Controller List Registers	
ICH_LR2_EL2	3	4	C12	C12	2	_	64-bit	Interrupt Controller List Registers	
ICH_LR3_EL2	3	4	C12	C12	3	_	64-bit	Interrupt Controller List Registers	
ICC_CTLR_EL3	3	6	C12	C12	4	_	64-bit	Interrupt Controller Control Register (EL3)	
ICC_SRE_EL3	3	6	C12	C12	5	_	64-bit	Interrupt Controller System Register Enable register (EL3)	
ICC_IGRPEN1_EL3	3	6	C12	C12	7	_	64-bit	Interrupt Controller Interrupt Group 1 Enable register (EL3)	

B.6.1 ICC_APORO_EL1, Interrupt Controller Active Priorities Group 0 Registers

Provides information about Group O active priorities.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-116: AArch64_icc_ap0r0_el1 bit assignments




Table B-249: ICC_APORO_EL1 bit descriptions

Bits	Name	Description	Reset				
[63:32]	RES0	eserved					
[31:0]	P <x></x>	Provides the access to the active priorities for Group 0 interrupts. Possible values of each bit are:	32{x}				
		ОъО There is no Group O interrupt active with this priority level, or all active Group O interrupts with this priority level have undergone priority-drop.Оъ1					
		There is a Group 0 interrupt active with this priority level which has not undergone priority drop. There are 32 preemption levels, and the active state of these preemption levels are held in the bits corresponding to Priority[7:3].					

The contents of these registers are **IMPLEMENTATION DEFINED** with the one architectural requirement that the value 0x00000000 is consistent with no interrupts being active.

Access

Writing to these registers with any value other than the last read value of the register (or 0x0000000 when there are no Group 0 active priorities) might result in **UNPREDICTABLE** behavior of the interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICC_APOR1_EL1 is only implemented in implementations that support 6 or more bits of priority. ICC_APOR2_EL1 and ICC_APOR3_EL1 are only implemented in implementations that support 7 or more bits of priority. Unimplemented registers are **UNDEFINED**.

[note] The number of bits of preemption is indicated by AArch64-ICH_VTR EL2.PREbits.[/note]

Writing to the active priority registers in any order other than the following order will result in **UNPREDICTABLE** behavior:

- ICC_APOR<n>_EL1.
- Secure AArch64-ICC AP1R<n> EL1.
- Non-secure AArch64-ICC AP1R<n> EL1.

MRS <Xt>, ICC_APORO_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b1100	0b1000	0b100

MSR ICC APORO EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	00000	0b1100	0b1000	0b100

Accessibility

Writing to these registers with any value other than the last read value of the register (or 0x0000000 when there are no Group 0 active priorities) might result in UNPREDICTABLE behavior of the interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICC_APOR1_EL1 is only implemented in implementations that support 6 or more bits of priority. ICC_APOR2_EL1 and ICC_APOR3_EL1 are only implemented in implementations that support 7 or more bits of priority. Unimplemented registers are UNDEFINED.



The number of bits of preemption is indicated by AArch64-ICH VTR EL2.PREbits.

Writing to the active priority registers in any order other than the following order will result in UNPREDICTABLE behavior:

- ICC APOR<n> EL1.
- Secure AArch64-ICC AP1R<n> EL1.
- Non-secure AArch64-ICC AP1R<n> EL1.

MRS <Xt>, ICC_APORO_EL1

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.FIQ == '1' then
        UNDEFINED;
    elsif EL2Enabled() && ICH_HCR_EL2.TALL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.FMO == '1'
    return ICV APORO_EL1; elsif SCR_EL3.FIQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return ICC_APORO_EL1;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIQ == '1' then
        UNDEFINED;
    elsif SCR EL3.FIQ == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return ICC_APORO_EL1;
elsif PSTATE.EL == EL3 then
    return ICC APORO EL1;
```

MSR ICC APORO EL1, <Xt>

```
if PSTATE.EL == ELO then
     UNDEFINED;
elsif PSTATE.EL == EL1 then
     if Halted() && EDSCR.SDD == '1' && SCR EL3.FIQ == '1' then
         UNDEFINED;
     elsif EL2Enabled() && ICH_HCR_EL2.TALL0 == '1' then
     \label{eq:aarch64.SystemAccessTrap} $$\operatorname{AArch64.SystemAccessTrap}(\overline{\mathtt{EL2}},\ 0x18)$;$$ elsif $\mathtt{EL2Enabled}() \&\& \ HCR\_\mathtt{EL2.FMO} == '1'$ then
          ICV APORO EL1 = X[t];
     elsif SCR EL3.FIQ == '1' then
   if Halted() && EDSCR.SDD == '1' then
               UNDEFINED;
          else
               AArch64.SystemAccessTrap(EL3, 0x18);
          ICC_APORO_EL1 = X[t];
elsif PSTATE.EL == EL2 then
     if Halted() && EDSCR.SDD == '1' && SCR EL3.FIQ == '1' then
         UNDEFINED;
     elsif SCR EL3.FIQ == '1' then
          if Halted() && EDSCR.SDD == '1' then
               UNDEFINED;
          else
               AArch64.SystemAccessTrap(EL3, 0x18);
     else
          ICC APORO EL1 = X[t];
elsif PSTAT\overline{E}.EL = EL3 then
     ICC APORO EL1 = X[t];
```

B.6.2 ICV_APORO_EL1, Interrupt Controller Virtual Active Priorities Group 0 Registers

Provides information about virtual Group 0 active priorities.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-117: AArch64_icv_ap0r0_el1 bit assignments




Table B-252: ICV_APOR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0

Bits	Name	Description	Reset		
[31:0]	P <x></x>	Provides the access to the virtual active priorities for Group 0 interrupts. Possible values of each bit are:			
		0ь0			
		There is no Group 0 interrupt active with this priority level, or all active Group 0 interrupts with this priority level have undergone priority-drop.			
		0ь1			
		There is a Group 0 interrupt active with this priority level which has not undergone priority drop.			
		There are 32 preemption levels, and the active state of these preemption levels are held in the bits correspond to Priority[7:3].			

The contents of these registers are **IMPLEMENTATION DEFINED** with the one architectural requirement that the value 0x00000000 is consistent with no interrupts being active.

Access

Writing to these registers with any value other than the last read value of the register (or 0x0000000 when there are no Group 0 active priorities) might result in **UNPREDICTABLE** behavior of the virtual interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICV_APOR1_EL1 is only implemented in implementations that support 6 or more bits of priority. ICV_APOR2_EL1 and ICV_APOR3_EL1 are only implemented in implementations that support 7 bits of priority. Unimplemented registers are **UNDEFINED**.

Writing to the active priority registers in any order other than the following order might result in **UNPREDICTABLE** behavior of the interrupt prioritization system:

- ICV APOR<n> EL1.
- AArch64-ICV AP1R<n> EL1.

MRS <Xt>, ICC APORO EL1

ор0	op1	CRn	CRm	op2
0b11	00000	0b1100	0b1000	0b100

MSR ICC APORO EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	06000	0b1100	0b1000	0b100

Accessibility

Writing to these registers with any value other than the last read value of the register (or 0x0000000 when there are no Group 0 active priorities) might result in UNPREDICTABLE behavior of the virtual interrupt prioritization system, causing:

• Interrupts that should preempt execution to not preempt execution.

• Interrupts that should not preempt execution to preempt execution.

ICV_APOR1_EL1 is only implemented in implementations that support 6 or more bits of priority. ICV_APOR2_EL1 and ICV_APOR3_EL1 are only implemented in implementations that support 7 bits of priority. Unimplemented registers are UNDEFINED.

Writing to the active priority registers in any order other than the following order might result in UNPREDICTABLE behavior of the interrupt prioritization system:

- ICV_APOR<n>_EL1.
- AArch64-ICV_AP1R<n>_EL1.

MRS <Xt>, ICC APORO EL1

```
if PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && SCR EL3.FIQ == '1' then
       UNDEFINED;
    elsif EL2Enabled() && ICH HCR EL2.TALL0 == '1' then
    return ICV_APORO_EL1;
elsif SCR_EL3.FIQ == '1' then
       if Ha\overline{I}ted() && EDSCR.SDD == '1' then
           UNDEFINED;
       else
           AArch64.SystemAccessTrap(EL3, 0x18);
        return ICC APORO EL1;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.FIQ == '1' then
       UNDEFINED;
    elsif SCR_EL3.FIQ == '1' then
       if Halted() && EDSCR.SDD == '1' then
           UNDEFINED;
       else
           AArch64.SystemAccessTrap(EL3, 0x18);
    else
       return ICC_APOR0_EL1;
elsif PSTATE.EL == EL3 then
    return ICC APORO EL1;
```

MSR ICC APORO EL1. <Xt>

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.FIQ == '1' then
        UNDEFINED;
    elsif EL2Enabled() && ICH HCR EL2.TALL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR EL2.FMO == '1'
    ICV_APORO_EL1 = X[t];
elsif SCR_EL3.FIQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        ICC APORO EL1 = X[t];
elsif PSTAT\overline{E}.EL = EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.FIQ == '1' then
```

```
UNDEFINED;
elsif SCR_EL3.FIQ == '1' then
    if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
else
        AArch64.SystemAccessTrap(EL3, 0x18);
else
        ICC_APORO_EL1 = X[t];
elsif PSTATE.EL == EL3 then
    ICC_APORO_EL1 = X[t];
```

B.6.3 ICC_AP1R0_EL1, Interrupt Controller Active Priorities Group 1 Registers

Provides information about Group 1 active priorities.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-118: AArch64_icc_ap1r0_el1 bit assignments




Table B-255: ICC_AP1R0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:0] P <x></x>		Group 1 interrupt active priorities. When AArch64-SCR_EL3.NS == '1', accesses the priorities for Non-secure Group 1 interrupts, and when AArch64-SCR_EL3.NS == '0' accesses the priorities for Secure Group 1 interrupts. Possible values of each bit are:	32{x}
		0ъ0	
		There is no Group 1 interrupt active with this priority level, or all active Group 1 interrupts with this priority level have undergone priority-drop.	
		0b1 There is a Group 1 interrupt active with this priority level which has not undergone priority drop.	
		There is a Group I interrupt active with this priority level willer has not undergone priority drop.	
		There are 32 preemption levels, and the active state of these preemption levels are held in the bits corresponding to Priority[7:3].	
		When accessed from non-secure EL2 or EL1, only the 16 lowest-priority interrupts are visible in bits [15:0] of this register.	

The contents of these registers are **IMPLEMENTATION DEFINED** with the one architectural requirement that the value 0x00000000 is consistent with no interrupts being active.

Access

Writing to these registers with any value other than the last read value of the register (or 0x0000000 when there are no Group 1 active priorities) might result in **UNPREDICTABLE** behavior of the interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICC_AP1R1_EL1 is only implemented in implementations that support 6 or more bits of priority. ICC_AP1R2_EL1 and ICC_AP1R3_EL1 are only implemented in implementations that support 7 or more bits of priority. Unimplemented registers are **UNDEFINED**.

[note] The number of bits of preemption is indicated by AArch64-ICH_VTR_EL2.PREbits.[/note]

Writing to the active priority registers in any order other than the following order will result in **UNPREDICTABLE** behavior:

- AArch64-ICC APOR<n> EL1.
- Secure ICC AP1R<n> EL1.
- Non-secure ICC_AP1R<n>_EL1.

MRS <Xt>, ICC_AP1R0_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b1100	0b1001	00000

MSR ICC AP1R0 EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	06000	0b1100	0b1001	00000

Accessibility

Writing to these registers with any value other than the last read value of the register (or 0x0000000 when there are no Group 1 active priorities) might result in UNPREDICTABLE behavior of the interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICC_AP1R1_EL1 is only implemented in implementations that support 6 or more bits of priority. ICC_AP1R2_EL1 and ICC_AP1R3_EL1 are only implemented in implementations that support 7 or more bits of priority. Unimplemented registers are UNDEFINED.



The number of bits of preemption is indicated by AArch64-ICH_VTR_EL2.PREbits.

Writing to the active priority registers in any order other than the following order will result in UNPREDICTABLE behavior:

- AArch64-ICC APOR<n> EL1.
- Secure ICC AP1R<n> EL1.
- Non-secure ICC AP1R<n> EL1.

MRS < Xt>, ICC AP1R0 EL1

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
```

```
if Halted() && EDSCR.SDD == '1' && SCR EL3.IRQ == '1' then
        UNDEFINED;
    elsif EL2Enabled() && ICH HCR EL2.TALL1 == '1' then
         AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR EL2.IMO == '1' then
    return ICV AP1R0 EL1;
elsif SCR EL3. TRQ == '1' then
if Halted() && EDSCR. SDD == '1' then
             UNDEFINED;
         else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
         if SCR_EL3.NS == '0' then
             return ICC AP1R0 EL1 S;
return ICC_AP1R0_EL1_NS;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.IRQ == '1' then
         UNDEFINED;
    elsif SCR_EL3.IRQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
         else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
         if SCR EL3.NS == '0' then
             return ICC AP1R0 EL1 S;
         else
             return ICC AP1R0 EL1 NS;
elsif PSTATE.EL == EL3 then if SCR_EL3.NS == '0' then
         return ICC AP1R0 EL1 S;
    else
        return ICC AP1R0 EL1 NS;
```

MSR ICC AP1R0 EL1, <Xt>

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.IRQ == '1' then
        UNDEFINED;
    elsif EL2Enabled() && ICH HCR EL2.TALL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR EL2.IMO == '1' then
    ICV_AP1R0_EL1 = X[t];
elsif SCR EL3.IRQ == '1' then
        if Ha\overline{l}ted() && EDSCR.SDD == '1' then
             UNDEFINED;
             AArch64.SystemAccessTrap(EL3, 0x18);
        if SCR EL3.NS == '0' then
             IC\overline{C} AP1R0 EL1 S = X[t];
        else
             ICC AP1R0 EL1 NS = X[t];
elsif PSTATE.EL == EL\overline{2} then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.IRQ == '1' then
        UNDEFINED;
    elsif SCR EL3.IRQ == '1' then
        if HaIted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR EL3.NS == '0' then
            IC\overline{C} AP1R0 EL1 S = X[t];
        else
```

```
ICC_AP1R0_EL1_NS = X[t];
elsif PSTATE.EL == EL3 then
  if SCR_EL3.NS == '0' then
    ICC_AP1R0_EL1_S = X[t];
else
    ICC_AP1R0_EL1_NS = X[t];
```

B.6.4 ICV_AP1R0_EL1, Interrupt Controller Virtual Active Priorities Group 1 Registers

Provides information about virtual Group 1 active priorities.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-119: AArch64_icv_ap1r0_el1 bit assignments




Table B-258: ICV_AP1R0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:0]	P <x></x>	Group 1 interrupt active priorities. Possible values of each bit are:	32{x}
		There is no Group 1 interrupt active with this priority level, or all active Group 1 interrupts with this priority level have undergone priority-drop. Ob1	
		There is a Group 1 interrupt active with this priority level which has not undergone priority drop.	
		There are 32 preemption levels, and the active state of these preemption levels are held in the bits corresponding to Priority[7:3].	

The contents of these registers are **IMPLEMENTATION DEFINED** with the one architectural requirement that the value 0x00000000 is consistent with no interrupts being active.

Access

Writing to these registers with any value other than the last read value of the register (or 0×00000000 when there are no Group 1 active priorities) might result in **UNPREDICTABLE** behavior of the virtual interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICV_AP1R1_EL1 is only implemented in implementations that support 6 or more bits of priority. ICV_AP1R2_EL1 and ICV_AP1R3_EL1 are only implemented in implementations that support 7 bits of priority. Unimplemented registers are **UNDEFINED**.

Writing to the active priority registers in any order other than the following order might result in **UNPREDICTABLE** behavior of the interrupt prioritization system:

- AArch64-ICV_APOR<n>_EL1.
- ICV_AP1R<n>_EL1.

MRS <Xt>, ICC AP1R0 EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b1100	0b1001	0b000

MSR ICC_AP1R0_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	06000	0b1100	0b1001	0b000

Accessibility

Writing to these registers with any value other than the last read value of the register (or 0x0000000 when there are no Group 1 active priorities) might result in UNPREDICTABLE behavior of the virtual interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICV_AP1R1_EL1 is only implemented in implementations that support 6 or more bits of priority. ICV_AP1R2_EL1 and ICV_AP1R3_EL1 are only implemented in implementations that support 7 bits of priority. Unimplemented registers are UNDEFINED.

Writing to the active priority registers in any order other than the following order might result in UNPREDICTABLE behavior of the interrupt prioritization system:

- AArch64-ICV APOR<n> EL1.
- ICV AP1R<n> EL1.

MRS <Xt>, ICC_AP1R0_EL1

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && SCR EL3.IRQ == '1' then
        UNDEFINED;
    elsif EL2Enabled() && ICH HCR EL2.TALL1 == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR EL2.IMO == '1' then
        return ICV AP1R0 EL1;
    elsif SCR EL3. IRQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
       else
           AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
           return ICC AP1R0 EL1 S;
            return ICC AP1R0 EL1 NS;
elsif PSTATE.EL == EL2 then
   if Halted() && EDSCR.SDD == '1' && SCR EL3.IRQ == '1' then
```

```
elsif SCR_EL3.IRQ == '1' then
    if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);

else
    if SCR_EL3.NS == '0' then
        return ICC_AP1R0_EL1_S;
    else
        return ICC_AP1R0_EL1_NS;

elsif PSTATE.EL == EL3 then
    if SCR_EL3.NS == '0' then
        return ICC_AP1R0_EL1_S;
    else
        return ICC_AP1R0_EL1_S;
    else
        return ICC_AP1R0_EL1_NS;
```

MSR ICC AP1R0 EL1, <Xt>

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.IRQ == '1' then
        UNDEFINED;
    elsif EL2Enabled() && ICH_HCR_EL2.TALL1 == '1' then
         AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.IMO == '1' then
    ICV_AP1R0_EL1 = X[t];
elsif SCR EL3.IRQ == '1' then
        if HaIted() && EDSCR.SDD == '1' then
             UNDEFINED;
         else
             AArch64.SystemAccessTrap(EL3, 0x18);
         if SCR EL3.NS == '0' then
             IC\overline{C}_AP1R0_EL1_S = X[t];
        else
             ICC_AP1R0_EL1_NS = X[t];
elsif PSTATE.EL == EL\overline{2} then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.IRQ == '1' then
        UNDEFINED;
    elsif SCR_EL3.IRQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
         else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
         if SCR EL3.NS == '0' then
             IC\overline{C}_AP1R0_EL1_S = X[t];
         else
             ICC AP1R0 EL1 NS = X[t];
elsif PSTATE.EL == EL3 then if SCR_EL3.NS == '0' then
        \overline{ICC} AP1R0 EL1 S = X[t];
    else
         ICC AP1R0 EL1 NS = X[t];
```

B.6.5 ICC_CTLR_EL1, Interrupt Controller Control Register (EL1)

Controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-120: AArch64_icc_ctlr_el1 bit assignments




Table B-261: ICC_CTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:20]	RES0	Reserved	RES0
[19]	ExtRange	Extended INTID range (read-only).	Х
		0ь1	
		CPU interface supports INTIDs in the range 10248191	
		All INTIDs in the range 10248191 are treated as requiring deactivation.	

Bits	Name	Description	Reset
[18]	RSS	Range Selector Support. Possible values are:	х
		0ъ0	
		Targeted SGIs with affinity level 0 values of 0 - 15 are supported.	
[17:16]	RES0	Reserved	RES0
[15]	A3V	Affinity 3 Valid. Read-only and writes are ignored. Possible values are:	x
		0b1	
		The CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers.	
[14]	SEIS	SEI Support. Read-only and writes are ignored. Indicates whether the CPU interface supports local generation of SEIs:	X
		0b0	
		The CPU interface logic does not support local generation of SEIs.	
[13:11]	IDbits	Identifier bits. Read-only and writes are ignored. The number of physical interrupt identifier bits supported:	XXX
		0ъ000	
		16 bits.	
[10:8]	PRIbits	Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one.	xxx
		An implementation that supports two Security states must implement at least 32 levels of physical priority (5 priority bits).	
		An implementation that supports only a single Security state must implement at least 16 levels of physical priority (4 priority bits).	
		Note:	
		This field always returns the number of priority bits implemented, regardless of the Security state of the	
		access or the value of ext-GICD_CTLR.DS.	
		For physical accesses, this field determines the minimum value of AArch64-ICC_BPR0_EL1.	
		If EL3 is implemented, physical accesses return the value from AArch64-ICC_CTLR_EL3.PRIbits.	
		0ь100	
		5 bits of priority are implemented	
[7]	RES0	Reserved	RES0
[6]	PMHE	Priority Mask Hint Enable. Controls whether the priority mask register is used as a hint for interrupt distribution:	x
		0ъ0	
		Disables use of AArch64-ICC_PMR_EL1 as a hint for interrupt distribution.	
		0ь1	
		Enables use of AArch64-ICC_PMR_EL1 as a hint for interrupt distribution.	
		If EL3 is implemented, this bit is an alias of AArch64-ICC_CTLR_EL3.PMHE. Whether this bit can be written as part of an access to this register depends on the value of ext-GICD_CTLR.DS:	
		If ext-GICD_CTLR.DS == 0, this bit is read-only.	
		 If ext-GICD_CTER.DS == 1, this bit is read/write. 	
[5:2]	RES0	Reserved	RES0
رے،کا	ILJ0	TROOF YOU	ILLOU

Bits	Name	Description	Reset
[1]	EOImode	EOI mode for the current Security state. Controls whether a write to an End of Interrupt register also deactivates the interrupt:	Х
		0ь0	
		AArch64-ICC_EOIRO_EL1 and AArch64-ICC_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to AArch64-ICC_DIR_EL1 are UNPREDICTABLE.	
		0b1	
		AArch64-ICC_EOIRO_EL1 and AArch64-ICC_EOIR1_EL1 provide priority drop functionality only. AArch64-ICC_DIR_EL1 provides interrupt deactivation functionality.	
		The Secure AArch64-ICC_CTLR_EL1.EOImode is an alias of AArch64-ICC_CTLR_EL3.EOImode_EL1S.	
		The Non-secure AArch64-ICC_CTLR_EL1.EOImode is an alias of AArch64-ICC_CTLR_EL3.EOImode_EL1NS	
[O]	CBPR	Common Binary Point Register. Controls whether the same register is used for interrupt preemption of both Group 0 and Group 1 interrupts:	х
		0ь0	
		AArch64-ICC_BPR0_EL1 determines the preemption group for Group 0 interrupts only.	
		AArch64-ICC_BPR1_EL1 determines the preemption group for Group 1 interrupts.	
		0b1	
		AArch64-ICC_BPR0_EL1 determines the preemption group for both Group 0 and Group 1 interrupts.	
		If EL3 is implemented:	
		This bit is an alias of AArch64-ICC_CTLR_EL3.CBPR_EL1{S,NS} where S or NS corresponds to the current Security state.	
		If ext-GICD_CTLR.DS == 0, this bit is read-only.	
		• If ext-GICD_CTLR.DS == 1, this bit is read/write.	

MRS <Xt>, ICC_CTLR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1100	0b100

MSR ICC_CTLR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	00000	0b1100	0b1100	0b100

Accessibility

MRS <Xt>, ICC_CTLR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
elsif EL2Enabled() && ICH_HCR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
elsif EL2Enabled() && HCR_EL2.FMO == '1' then
```

```
return ICV CTLR EL1;
    elsif EL2Enabled() \overline{\&\&} HCR EL2.IMO == '1' then
        return ICV_CTLR_EL1;
    elsif SCR_EL3.\overline{\langle}IRQ,\overline{F}IQ> == '11' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR EL3.NS == '0' then
             return ICC CTLR EL1 S;
return ICC_CTLR_EL1_NS;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elsif SCR_EL3.<IRQ,FIQ> == '11' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR EL3.NS == '0' then
             return ICC CTLR EL1 S;
        else
             return ICC CTLR EL1 NS;
elsif PSTATE.EL == EL3 then
    if SCR EL3.NS == '0' then
        return ICC_CTLR_EL1_S;
    else
        return ICC CTLR EL1 NS;
```

MSR ICC CTLR EL1, <Xt>

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elsif EL2Enabled() && ICH HCR EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.FMO == '1' then
        ICV CTLR EL1 = X[t];
    elsif \overline{\text{EL}}2\text{Enabled}() && HCR_EL2.IMO == '1' then
    ICV_CTLR_EL1 = X[t];
elsif SCR_EL3.<IRQ,FIQ> == '11' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR EL3.NS == '0' then
            IC\overline{C} CTLR EL1 S = X[t];
        else
            ICC CTLR EL1 NS = X[t];
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elsif SCR EL3.<IRQ,FIQ> == '11' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        if SCR EL3.NS == '0' then
             IC\overline{C} CTLR EL1 S = X[t];
        else
             ICC CTLR EL1 NS = X[t];
```

```
elsif PSTATE.EL == EL3 then
  if SCR_EL3.NS == '0' then
    ICC_CTLR_EL1_S = X[t];
  else
    ICC_CTLR_EL1_NS = X[t];
```

B.6.6 ICV_CTLR_EL1, Interrupt Controller Virtual Control Register

Controls aspects of the behavior of the GIC virtual CPU interface and provides information about the features implemented.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-121: AArch64_icv_ctlr_el1 bit assignments




Table B-264: ICV_CTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:20]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[19]	ExtRange	Extended INTID range (read-only).	х
		0b1	
		CPU interface supports INTIDs in the range 10248191	
		All INTIDs in the range 10248191 are treated as requiring deactivation.	
[18]	RSS	Range Selector Support. Possible values are:	х
		0b0	
		Targeted SGIs with affinity level 0 values of 0 - 15 are supported.	
[17:16]	RES0	Reserved	RES0
[15]	A3V	Affinity 3 Valid. Read-only and writes are ignored. Possible values are:	х
		0b1	
		The virtual CPU interface logic supports non-zero values of Affinity 3 in SGI generation System	
		registers.	
[14]	SEIS	SEI Support. Read-only and writes are ignored. Indicates whether the virtual CPU interface supports local	х
		generation of SEIs:	
		0ь0	
		The virtual CPU interface logic does not support local generation of SEIs.	
[13:11]	IDbits	Identifier bits. Read-only and writes are ignored. The number of virtual interrupt identifier bits supported:	XXX
		0ь000	
		16 bits.	
[10:8]	PRIbits	Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one.	XXX
		An implementation must implement at least 32 levels of physical priority (5 priority bits).	
		Note: This field always returns the number of priority bits implemented.	
		The division between group priority and subpriority is defined in the binary point registers AArch64-ICV_BPR0_EL1 and AArch64-ICV_BPR1_EL1.	
		0ь100	
		5 bits of priority are implemented	
[7:2]	RES0	Reserved	RES0
[1]	EOlmode	Virtual EOI mode. Controls whether a write to an End of Interrupt register also deactivates the virtual interrupt:	х
		0ь0	
		AArch64-ICV_EOIR0_EL1 and AArch64-ICV_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to AArch64-ICV_DIR_EL1 are UNPREDICTABLE.	
		0b1	
		AArch64-ICV_EOIR0_EL1 and AArch64-ICV_EOIR1_EL1 provide priority drop functionality only. AArch64-ICV_DIR_EL1 provides interrupt deactivation functionality.	
[0]	CBPR	Common Binary Point Register. Controls whether the same register is used for interrupt preemption of both virtual Group 0 and virtual Group 1 interrupts:	х
		0ъ0	
		AArch64-ICV_BPR1_EL1 determines the preemption group for virtual Group 1 interrupts.	
		0b1	
		Reads of AArch64-ICV_BPR1_EL1 return AArch64-ICV_BPR0_EL1 plus one, saturated to 0b111. Writes to AArch64-ICV_BPR1_EL1 are ignored.	

MRS <Xt>, ICC_CTLR_EL1

op0	op1	CRn	CRm	op2
0b11	06000	0b1100	0b1100	0b100

MSR ICC_CTLR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	06000	0b1100	0b1100	0b100

Accessibility

MRS <Xt>, ICC CTLR EL1

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elsif EL2Enabled() && ICH HCR EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR EL2.FMO == '1' then
        return ICV CTLR EL1;
    elsif EL2Enabled() \overline{\&\&} HCR EL2.IMO == '1' then
    return ICV_CTLR_EL1;
elsif SCR_EL3.<IRQ,FIQ> == '11' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR EL3.NS == '0' then
            return ICC CTLR EL1 S;
        else
return ICC_CTLR_EL1_NS;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elsif SCR EL3.<IRQ,FIQ> == '11' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR EL3.NS == '0' then
            return ICC CTLR EL1 S;
            return ICC_CTLR_EL1_NS;
elsif PSTATE.EL == EL3 then
    if SCR EL3.NS == '0' then
        return ICC CTLR EL1 S;
        return ICC_CTLR_EL1_NS;
```

MSR ICC CTLR EL1, <Xt>

```
if PSTATE.EL == ELO then
     UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && SCR_EL3.<IRQ,FIQ> == '11' then
```

```
UNDEFINED;
    elsif EL2Enabled() && ICH HCR EL2.TC == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && HCR_EL2.FMO == '1' then
         ICV CTLR EL1 = X[t];
    elsif \overline{\text{EL}}2\text{Ena}\overline{\text{bled}}() && HCR EL2.IMO == '1' then
    ICV_CTLR_EL1 = X[t];
elsif SCR_EL3.<IRQ,FIQ> == '11' then
         if Ha\overline{l}ted() && EDSCR.SDD == '1' then
              UNDEFINED;
         else
              AArch64.SystemAccessTrap(EL3, 0x18);
    else
         if SCR EL3.NS == '0' then
              \overline{ICC} CTLR EL1 S = X[t];
ICC_CTLR_EL1_NS = X[t];
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.<IRQ,FIQ> == '11' then
         UNDEFINED;
    elsif SCR_EL3.<IRQ,FIQ> == '11' then
         if Halted() && EDSCR.SDD == '1' then
              UNDEFINED;
         else
              AArch64.SystemAccessTrap(EL3, 0x18);
    else
         if SCR EL3.NS == '0' then
              IC\overline{C} CTLR EL1 S = X[t];
              ICC CTLR EL1 NS = X[t];
elsif PSTATE.EL == EL3 then
    if SCR EL3.NS == '0' then
         IC\overline{C} CTLR EL1 S = X[t];
    else
          ICC CTLR EL1 NS = X[t];
```

B.6.7 ICH_VTR_EL2, Interrupt Controller VGIC Type Register

Reports supported GIC virtualization features.

Configurations

If EL2 is not implemented, all bits in this register are RESO from EL3, except for nV4, which is RES1 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-122: AArch64_ich_vtr_el2 bit assignments




Table B-267: ICH_VTR_EL2 bit descriptions

Bits	Name	Description	Reset					
[63:32]	RES0	Reserved	RES0					
[31:29]	PRIbits	Priority bits. The number of virtual priority bits implemented, minus one.	xxx					
		An implementation must implement at least 32 levels of virtual priority (5 priority bits).						
		This field is an alias of AArch64-ICV_CTLR_EL1.PRIbits.						
		0ь100						
		5 virtual priority bits are implemented						
[28:26]	PREbits	The number of virtual preemption bits implemented, minus one.	xxx					
		An implementation must implement at least 32 levels of virtual preemption priority (5 preemption bits).						
		The value of this field must be less than or equal to the value of ICH_VTR_EL2.PRIbits.						
		The maximum value of this field is 6, indicating 7 bits of preemption.						
		This field determines the minimum value of AArch64-ICH_VMCR_EL2.VBPR0.						
		0b100						
		5 virtual pre-emption bits are implemented						
[25:23]	IDbits	The number of virtual interrupt identifier bits supported:	xxx					
		0ь000						
		16 bits.						
[22]	SEIS	SEI Support. Indicates whether the virtual CPU interface supports generation of SEIs:	х					
		0ь0						
		The virtual CPU interface logic does not support generation of SEIs.						

Bits	Name	Description	Reset				
[21]	A3V	Affinity 3 Valid. Possible values are:	Х				
		0b1					
		The virtual CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers.					
[20]	nV4	Direct injection of virtual interrupts not supported. Possible values are:	X				
		0ь0					
	The CPU interface logic supports direct injection of virtual interrupts.						
[19]	TDS	Separate trapping of EL1 writes to AArch64-ICV_DIR_EL1 supported.	X				
		0b1					
		Implementation supports AArch64-ICH_HCR_EL2.TDIR.					
[18]	DVIM	Masking of directly-injected virtual interrupts.	X				
		0ь0					
		Masking of Directly-injected Virtual Interrupts not supported.					
		0b1					
		Masking of Directly-injected Virtual Interrupts is supported.					
[17:5]	RES0	Reserved	RES0				
[4:0]	ListRegs	The number of implemented List registers, minus one. For example, a value of 0b01111 indicates that the maximum of 16 List registers are implemented.	5{x}				
		0ь00011					
		Four list registers are implemented.					

MRS <Xt>, ICH_VTR_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b1100	0b1011	0b001

Accessibility

MRS <Xt>, ICH_VTR_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    return ICH_VTR_EL2;
elsif PSTATE.EL == EL3 then
    return ICH_VTR_EL2;
```

B.6.8 ICC_CTLR_EL3, Interrupt Controller Control Register (EL3)

Controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-123: AArch64_icc_ctlr_el3 bit assignments




Table B-269: ICC_CTLR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:20]	RESO	Reserved	RES0
[19]	ExtRange	Extended INTID range (read-only).	х
		0b1	
		CPU interface supports INTIDs in the range 10248191	
		All INTIDs in the range 10248191 are treated as requiring deactivation.	
[18]	RSS	Range Selector Support.	х
		0ь0	
		Targeted SGIs with affinity level 0 values of 0-15 are supported.	

[17]			Reset
	nDS	Disable Security not supported. Read-only and writes are ignored.	х
		0b1	
		The CPU interface logic does not support disabling of security, and requires that security is not disabled.	
[16]	RES0	Reserved	RES0
[15]	A3V	Affinity 3 Valid. Read-only and writes are ignored.	Х
		0ь1	
		The CPU interface logic supports non-zero values of the Aff3 field in SGI generation System registers.	
[14]	SEIS	SEI Support. Read-only and writes are ignored. Indicates whether the CPU interface supports generation of SEIs:	х
		0ъ0	
		The CPU interface logic does not support generation of SEIs.	
[13:11]	IDbits	Identifier bits. Read-only and writes are ignored. Indicates the number of physical interrupt identifier bits supported.	XXX
		0Р000	
		16 bits.	
[10:8]	PRIbits	Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one.	XXX
		An implementation that supports two Security states must implement at least 32 levels of physical priority (5 priority bits).	
		An implementation that supports only a single Security state must implement at least 16 levels of physical priority (4 priority bits).	
		Note: This field always returns the number of priority bits implemented, regardless of the value of SCR_EL3.NS or the value of ext-GICD_CTLR.DS.	
		The division between group priority and subpriority is defined in the binary point registers AArch64-ICC_BPR0_EL1 and AArch64-ICC_BPR1_EL1.	
		This field determines the minimum value of ICC_BPRO_EL1.	
		0ь100	
		5 bits of priority are implemented	
[7]	RES0	Reserved	RES0
[6]	PMHE	Priority Mask Hint Enable.	0b0
		0ъ0	
		Disables use of the priority mask register as a hint for interrupt distribution.	
		0b1	
		Enables use of the priority mask register as a hint for interrupt distribution.	
		Software must write AArch64-ICC_PMR_EL1 to 0xFF before clearing this field to 0.	
		• An implementation might choose to make this field RAO/WI if priority-based routing is always used	
		An implementation might choose to make this field RAZ/WI if priority-based routing is never used	
		If EL3 is present, AArch64-ICC_CTLR_EL1.PMHE is an alias of ICC_CTLR_EL3.PMHE.	

Bits	Name	Description	Reset
[5]	RESO	Reserved	RES0
[4]	EOImode_EL1NS	EOI mode for interrupts handled at Non-secure EL1 and EL2. Controls whether a write to an End of Interrupt register also deactivates the interrupt.	Х
		AArch64-ICC_EOIRO_EL1 and AArch64-ICC_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to AArch64-ICC_DIR_EL1 are UNPREDICTABLE.	
		AArch64-ICC_EOIRO_EL1 and AArch64-ICC_EOIR1_EL1 provide priority drop functionality only. AArch64-ICC_DIR_EL1 provides interrupt deactivation functionality.	
		If EL3 is present, AArch64-ICC_CTLR_EL1(NS).EOImode is an alias of ICC_CTLR_EL3.EOImode_EL1NS.	
[3]	EOlmode_EL1S	EOI mode for interrupts handled at Secure EL1 and EL2. Controls whether a write to an End of Interrupt register also deactivates the interrupt.	Х
		AArch64-ICC_EOIR0_EL1 and AArch64-ICC_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to AArch64-ICC_DIR_EL1 are UNPREDICTABLE.	
		AArch64-ICC_EOIRO_EL1 and AArch64-ICC_EOIR1_EL1 provide priority drop functionality only. AArch64-ICC_DIR_EL1 provides interrupt deactivation functionality.	
		If EL3 is present, AArch64-ICC_CTLR_EL1(S).EOImode is an alias of ICC_CTLR_EL3.EOImode_EL1S.	
[2]	EOlmode_EL3	EOI mode for interrupts handled at EL3. Controls whether a write to an End of Interrupt register also deactivates the interrupt.	х
		AArch64-ICC_EOIRO_EL1 and AArch64-ICC_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to AArch64-ICC_DIR_EL1 are UNPREDICTABLE.	
		AArch64-ICC_EOIRO_EL1 and AArch64-ICC_EOIR1_EL1 provide priority drop functionality only. AArch64-ICC_DIR_EL1 provides interrupt deactivation functionality.	
[1]	CBPR_EL1NS	Common Binary Point Register, EL1 Non-secure. Controls whether the same register is used for interrupt preemption of both Group 0 and Group 1 Non-secure interrupts at EL1 and EL2.	Х
		AArch64-ICC_BPR0_EL1 determines the preemption group for Group 0 interrupts only.	
		AArch64-ICC_BPR1_EL1 determines the preemption group for Non-secure Group 1 interrupts.	
		AArch64-ICC_BPR0_EL1 determines the preemption group for Group 0 interrupts and Non-secure Group 1 interrupts. Non-secure accesses to ext-GICC_BPR and AArch64-ICC_BPR1_EL1 access the state of AArch64-ICC_BPR0_EL1.	
		If EL3 is present, AArch64-ICC_CTLR_EL1(NS).CBPR is an alias of ICC_CTLR_EL3.CBPR_EL1NS.	

Bits	Name	Description	Reset			
[O]	CBPR_EL1S	Common Binary Point Register, EL1 Secure. Controls whether the same register is used for interrupt preemption of both Group 0 and Group 1 Secure interrupts at EL1 and EL2.	х			
		0b0				
		AArch64-ICC_BPR0_EL1 determines the preemption group for Group 0 interrupts only.				
		AArch64-ICC_BPR1_EL1 determines the preemption group for Secure Group 1 interrupts.				
		0b1				
		AArch64-ICC_BPR0_EL1 determines the preemption group for Group 0 interrupts and Secure Group 1 interrupts. Secure EL1 accesses to AArch64-ICC_BPR1_EL1 access the state of AArch64-ICC_BPR0_EL1.				
		If EL3 is present, AArch64-ICC_CTLR_EL1(S).CBPR is an alias of ICC_CTLR_EL3.CBPR_EL1S.				

MRS <Xt>, ICC_CTLR_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b1100	0b100

MSR ICC_CTLR_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b1100	0b100

Accessibility

MRS <Xt>, ICC_CTLR_EL3

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    return ICC_CTLR_EL3;
```

MSR ICC_CTLR_EL3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    ICC_CTLR_EL3 = X[t];
```

B.7 AArch64 Performance Monitors registers summary

The summary table provides an overview of the Performance Monitors registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table B-272: Performance Monitors registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PMINTENSET_EL1	3	0	C9	C14	1	_	64-bit	Performance Monitors Interrupt Enable Set register
PMINTENCLR_EL1	3	0	C9	C14	2	_	64-bit	Performance Monitors Interrupt Enable Clear register
PMMIR_EL1	3	0	C9	C14	6	_	64-bit	Performance Monitors Machine Identification Register
PMCR_EL0	3	3	C9	C12	0	_	64-bit	Performance Monitors Control Register
PMCNTENSET_ELO	3	3	C9	C12	1	_	64-bit	Performance Monitors Count Enable Set register
PMCNTENCLR_EL0	3	3	C9	C12	2	_	64-bit	Performance Monitors Count Enable Clear register
PMOVSCLR_EL0	3	3	C9	C12	3	_	64-bit	Performance Monitors Overflow Flag Status Clear Register
PMSWINC_EL0	3	3	C9	C12	4	_	64-bit	Performance Monitors Software Increment register
PMSELR_ELO	3	3	C9	C12	5	_	64-bit	Performance Monitors Event Counter Selection Register
PMCEIDO_ELO	3	3	C9	C12	6	_	64-bit	Performance Monitors Common Event Identification register 0
PMCEID1_EL0	3	3	C9	C12	7	_	64-bit	Performance Monitors Common Event Identification register 1
PMCCNTR_ELO	3	3	C9	C13	0	_	64-bit	Performance Monitors Cycle Count Register
PMXEVTYPER_ELO	3	3	C9	C13	1	_	64-bit	Performance Monitors Selected Event Type Register
PMXEVCNTR_EL0	3	3	C9	C13	2	_	64-bit	Performance Monitors Selected Event Count Register
PMUSERENR_ELO	3	3	C9	C14	0	_	64-bit	Performance Monitors User Enable Register
PMOVSSET_EL0	3	3	C9	C14	3	_	64-bit	Performance Monitors Overflow Flag Status Set register
PMEVCNTRO_ELO	3	3	C14	C8	0	_	64-bit	Performance Monitors Event Count Registers
PMEVCNTR1_EL0	3	3	C14	C8	1	_	64-bit	Performance Monitors Event Count Registers
PMEVCNTR2_EL0	3	3	C14	C8	2	_	64-bit	Performance Monitors Event Count Registers
PMEVCNTR3_EL0	3	3	C14	C8	3	_	64-bit	Performance Monitors Event Count Registers
PMEVCNTR4_EL0	3	3	C14	C8	4	_	64-bit	Performance Monitors Event Count Registers
PMEVCNTR5_EL0	3	3	C14	C8	5	_	64-bit	Performance Monitors Event Count Registers
PMEVTYPERO_ELO	3	3	C14	C12	0	_	64-bit	Performance Monitors Event Type Registers
PMEVTYPER1_EL0	3	3	C14	C12	1	_	64-bit	Performance Monitors Event Type Registers
PMEVTYPER2_EL0	3	3	C14	C12	2	_	64-bit	Performance Monitors Event Type Registers
PMEVTYPER3_ELO	3	3	C14	C12	3	_	64-bit	Performance Monitors Event Type Registers
PMEVTYPER4_ELO	3	3	C14	C12	4	_	64-bit	Performance Monitors Event Type Registers
PMEVTYPER5_EL0	3	3	C14	C12	5	_	64-bit	Performance Monitors Event Type Registers
PMCCFILTR_EL0	3	3	C14	C15	7	_	64-bit	Performance Monitors Cycle Count Filter Register

B.7.1 PMMIR_EL1, Performance Monitors Machine Identification Register

Describes Performance Monitors parameters specific to the implementation to software.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Performance Monitors registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-124: AArch64_pmmir_el1 bit assignments




Table B-273: PMMIR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:20]	RES0	Reserved	RES0
[19:8]	RAZ	Reserved	RAZ
[7:0]	SLOTS	Operation width. The largest value by which the STALL_SLOT event might increment by in a single cycle. If the STALL_SLOT event is not implemented, this field might read as zero.	
		0ь00000011	
		The largest value by which the STALL_SLOT PMU event may increment in one cycle is 3.	

Access

MRS <Xt>, PMMIR EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b1001	0b1110	0b110

Accessibility

MRS <Xt>, PMMIR EL1

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() && MDCR EL2.TPM == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return PMMIR EL1;
elsif PSTATE.EL == \overline{EL}2 then
    if Halted() && EDSCR.SDD == '1' && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif MDCR_EL3.TPM == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
        return PMMIR EL1;
elsif PSTATE.EL == EL3 then
    return PMMIR EL1;
```

B.7.2 PMCR_EL0, Performance Monitors Control Register

Provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Performance Monitors registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-125: AArch64_pmcr_el0 bit assignments




Table B-275: PMCR_ELO bit descriptions

Bits	Name	Description	Туре	Reset
[63:32]	RES0	Reserved	NA	RES0
[31:24]	IMP	Implementer code.	read	8 { x }
		0ь0000000		R
		No ID information is present in PMCR/PMCR_ELO. Software must use the MIDR_EL1 to identify the wri		
		PE.		WI
[23:16]	RES0	Reserved	NA	RES0
[15:11]	Ν	Indicates the number of event counters implemented. This value is in the range of 0b00000-0b11111.	read	5{x}
		If the value is 0b00000 then only AArch64-PMCCNTR_ELO is implemented. If the value is 0b11111 AArch64-PMCCNTR ELO and 31 event counters are implemented.		R
		AATCHO4-FIMECINTY_LLO and 31 event counters are implemented.	write	
		When EL2 is implemented and enabled for the current Security state, reads of this field from EL1 and EL0 return the value of AArch64-MDCR_EL2.HPMN.		WI
		0ь00110		
		Six PMU Counters Implemented		
[10:8]	RES0	Reserved	NA	RES0

Bits	Name	Description	Туре	Reset
[7]	LP	Long event counter enable. Determines when unsigned overflow is recorded by a counter overflow bit.	NA	Х
		0ь0		
		Event counter overflow on increment that causes unsigned overflow of AArch64-PMEVCNTR <n>_EL0[31:0].</n>		
		0b1		
		Event counter overflow on increment that causes unsigned overflow of AArch64-PMEVCNTR <n>_EL0[63:0].</n>		
		If EL2 is implemented and AArch64-MDCR_EL2.HPMN or AArch32-HDCR.HPMN is less than PMCR_EL0.N, this bit does not affect the operation of event counters in the range [AArch32-HDCR.HPMN(PMCR_EL0.N-1)] or [AArch64-MDCR_EL2.HPMN(PMCR_EL0.N-1)].		
		Note:		
		The effect of AArch64-MDCR_EL2.HPMN or AArch32-HDCR.HPMN on the operation of this bit always applies if EL2 is implemented, at all Exception levels including EL2 and EL3, and regardless of whether EL2 is enabled in the current Security state. For more information, see the description of AArch64-MDCR_EL2.HPMN or AArch32-HDCR.HPMN.		
[6]	LC	Long cycle counter enable. Determines when unsigned overflow is recorded by the cycle counter overflow bit.	NA	х
		When HaveAnyAArch32()		
		0ъ0		
		Cycle counter overflow on increment that causes unsigned overflow of AArch64-PMCCNTR_EL0[31:0].		
		0ъ1		
		Cycle counter overflow on increment that causes unsigned overflow of AArch64-PMCCNTR_EL0[63:0].		
		Otherwise		
		RES1		
		Arm deprecates use of AArch64-PMCR_ELO.LC = 0.		
[5]	DP	Disable cycle counter when event counting is prohibited.	NA	Х
		0ь0		
		Cycle counting by AArch64-PMCCNTR_EL0 is not affected by this bit.		
		0b1		
		When event counting for counters in the range [0(AArch64-MDCR_EL2.HPMN-1)] is prohibited, cycle counting by AArch64-PMCCNTR_EL0 is disabled.		
		For more information see 'Prohibiting event counting'.		
[4]	RAZ/ WI	Reserved	NA	RAZ/ WI

Bits	Name	Description	Туре	Reset
[3]	D	Clock divider.	NA	х
		When HaveAnyAArch32()		
		0ъ0		
		When enabled, AArch64-PMCCNTR_EL0 counts every clock cycle.		
		0ъ1		
		When enabled, AArch64-PMCCNTR_EL0 counts once every 64 clock cycles.		
		Otherwise		
		RESO RESO		
		If PMCR_ELO.LC == 1, this bit is ignored and the cycle counter counts every clock cycle.		
		Arm deprecates use of PMCR_EL0.D = 1.		
[2]	С	Cycle counter reset. The effects of writing to this bit are:	read	0b0
		0ь0		RAZ
		No action.	write	
		0b1		W
		Reset AArch64-PMCCNTR_EL0 to zero.		
		Note:		
		Resetting AArch64-PMCCNTR_ELO does not change the cycle counter overflow bit.		
[1]	Р	The value of PMCR_ELO.LC is ignored, and bits [63:0] of all affected event counters are reset. Event counter reset. The effects of writing to this bit are:	read	0b0
[1]		0b0	Teau	RAZ
		No action.	write	
		0b1		W
		Reset all event counters accessible in the current Exception level, not including AArch64-PMCCNTR_ELO, to zero.		
		In ELO and EL1:		
		• If EL2 is implemented and enabled in the current Security state, and AArch64-MDCR_EL2.HPMN is less than PMCR_EL0.N, a write of 1 to this bit does not reset event counters in the range [AArch64-MDCR_EL2.HPMN(PMCR_EL0.N-1)].		
		• If EL2 is not implemented, EL2 is disabled in the current Security state, or AArch64-MDCR_EL2.HPMN equals PMCR_EL0.N, a write of 1 to this bit resets all the event counters.		
		In EL2 and EL3, a write of 1 to this bit resets all the event counters.		
		Note: Resetting the event counters does not change the event counter overflow bits.		
		If FEAT_PMUv3p5 is implemented, the values of AArch64-MDCR_EL2.HLP and PMCR_EL0.LP are		
		ignored, and bits [63:0] of all affected event counters are reset.		

Bits	Name	Description		Reset
[0]	Е	Enable.	NA	0b0
		0ъ0		
		All event counters in the range [0(PMN-1)] and AArch64-PMCCNTR_EL0, are disabled.		
		0ь1		
		All event counters in the range [0(PMN-1)] and AArch64-PMCCNTR_EL0, are enabled by AArch64-PMCNTENSET_EL0.		
		If EL2 is implemented, then:		
		If EL2 is using AArch32, PMN is AArch32-HDCR.HPMN.		
		If EL2 is using AArch64, PMN is AArch64-MDCR_EL2.HPMN.		
		• If PMN is less than PMCR_ELO.N, this bit does not affect the operation of event counters in the range [PMN(PMCR_ELO.N-1)].		
		If EL2 is not implemented, PMN is PMCR_EL0.N.		
		Note:		
		The effect of AArch64-MDCR_EL2.HPMN or AArch32-HDCR.HPMN on the operation of this bit always applies if EL2 is implemented, at all Exception levels including EL2 and EL3, and regardless of whether EL2 is enabled in the current Security state. For more information, see the description of AArch64-MDCR_EL2.HPMN or AArch32-HDCR.HPMN.		

MRS <Xt>, PMCR_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1001	0b1100	06000

MSR PMCR_ELO, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b011	0b1001	0b1100	00000

Accessibility

MRS <Xt>, PMCR_ELO

```
return PMCR ELO;
elsif PSTATE.EL == \overline{E}L1 then
    if Halted() && EDSCR.SDD == '1' && MDCR EL3.TPM == '1' then
         UNDEFINED;
    elsif EL2Enabled() && MDCR EL2.TPM == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && MDCR_EL2.TPMCR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif MDCR EL3.TPM == '1' then
if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
         else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
         return PMCR ELO;
elsif PSTATE.EL == \overline{E}L2 then
    if Halted() && EDSCR.SDD == '1' && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
         else
             AArch64.SystemAccessTrap(EL3, 0x18);
         return PMCR ELO;
elsif PSTATE.EL == EL3 then
    return PMCR ELO;
```

MSR PMCR ELO, <Xt>

```
if PSTATE.EL == ELO then
    if Halted() && EDSCR.SDD == '1' && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR ELO.EN == '0' then
        if EL2Enabled() && HCR EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && MDCR EL2.TPM == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
elsif EL2Enabled() && MDCR_EL2.TPMCR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif MDCR EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED:
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMCR EL0 = X[t];
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() && MDCR EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPMCR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMCR ELO = X[t];
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif MDCR_EL3.TPM == '1' then
```

B.7.3 PMCEIDO_ELO, Performance Monitors Common Event Identification register 0

Defines which common architectural events and common microarchitectural events are implemented, or counted, using PMU events in the ranges 0x0000 to 0x001F and 0x4000 to 0x401F.

When the value of a bit in the register is 1 the corresponding common event is implemented and counted.



Arm recommends that, if a common event is never counted, the value of the corresponding register bit is 0.

For more information about the common events and the use of the PMCEID<n>_ELO registers see 'The PMU event number space and common events'.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Performance Monitors registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-126: AArch64_pmceid0_el0 bit assignments




Table B-278: PMCEID0_EL0 bit descriptions

Bits	Name	Description	Reset
[63]	IDhi31	IDhi31 corresponds to a Reserved Event event (0x401f)	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[62]	IDhi30	IDhi30 corresponds to a Reserved Event event (0x401e)	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[61]	IDhi29	IDhi29 corresponds to a Reserved Event event (0x401d)	х
		0ъ0	
		The common event is not implemented, or not counted.	
[60]	IDhi28	IDhi28 corresponds to a Reserved Event event (0x401c)	Х
		0ъ0	
		The common event is not implemented, or not counted.	

Bits	Name	Descri	ption	Reset
[59]	IDhi27	IDhi27	corresponds to common event (0x401b) CTI_TRIGOUT7	Х
		0b1		
			The common event is implemented.	
[58]	IDhi26	IDhi26	corresponds to common event (0x401a) CTI_TRIGOUT6	Х
		0b1		
			The common event is implemented.	
[57]	IDhi25	IDhi25	corresponds to common event (0x4019) CTI_TRIGOUT5	х
		0b1		
			The common event is implemented.	
[56]	IDhi24	IDhi24	corresponds to common event (0x4018) CTI_TRIGOUT4	х
		0b1		
			The common event is implemented.	
[55]	IDhi23	IDhi23	corresponds to a Reserved Event event (0x4017)	х
		0ъ0		
			The common event is not implemented, or not counted.	
[54]	IDhi22	IDhi22	corresponds to a Reserved Event event (0x4016)	х
		0ъ0		
			The common event is not implemented, or not counted.	
[53]	IDhi21	IDhi21	corresponds to a Reserved Event event (0x4015)	х
		0ъ0		
			The common event is not implemented, or not counted.	
[52]	IDhi20	IDhi20	corresponds to a Reserved Event event (0x4014)	х
		0ъ0		
			The common event is not implemented, or not counted.	
[51]	IDhi19	IDhi19	corresponds to common event (0x4013) TRCEXTOUT3	х
		0b1		
			The common event is implemented.	
[50]	IDhi18	IDhi18	corresponds to common event (0x4012) TRCEXTOUT2	Х
		0b1		
			The common event is implemented.	
[49]	IDhi17	IDhi17	corresponds to common event (0x4011) TRCEXTOUT1	X
		0b1		
			The common event is implemented.	
[48]	IDhi16	IDhi16	corresponds to common event (0x4010) TRCEXTOUTO	Х
		0b1		
			The common event is implemented.	
[47]	IDhi15	IDhi15	corresponds to common event (0x400f) PMU_HOVFS	X
		0ь0		
			The common event is not implemented, or not counted.	
[46]	IDhi14	IDhi14	corresponds to common event (0x400e) TRB_TRIG	Х
		0b1		
			The common event is implemented.	

Bits	Name	Description	n	Reset
[45]	IDhi13	IDhi13 corı	responds to common event (0x400d) PMU_OVFS	х
		0ь0		
		The	e common event is not implemented, or not counted.	
[44]	IDhi12	IDhi12 cori	responds to common event (0x400c) TRB_WRAP	х
		0b1		
		The	e common event is implemented.	
[43]	IDhi11	IDhi11 con	responds to common event (0x400b) L3D_CACHE_LMISS_RD	Х
		0ь0		
			e common event is not implemented, or not counted. This value is reported if either the Cortex-A510 nplex is configured without an L2 cache or the DSU is configured without an L3 cache.	
		0b1		
			e common event is implemented. This value is reported if both the Cortex-A510 complex is configured h an L2 cache and the DSU is configured with an L3 cache.	
[42]	IDhi10	IDhi10 con	responds to common event (0x400a) L2I_CACHE_LMISS	х
		0ь0		
		The	e common event is not implemented, or not counted.	
[41]	IDhi9	IDhi9 corre	esponds to common event (0×4009) L2D_CACHE_LMISS_RD	Х
		0ь0		
			e common event is not implemented, or not counted. This value is reported if both the Cortex-A510 nplex is configured without an L2 cache and the DSU is configured without an L3 cache.	
		0b1		
			e common event is implemented. This value is reported if either the Cortex-A510 complex is configured h an L2 cache or the DSU is configured with an L3 cache.	
[40]	IDhi8	IDhi8 corre	esponds to common event (0x4008) Reserved	Х
		0ь0		
		The	e common event is not implemented, or not counted.	
[39]	IDhi7	IDhi7 corre	esponds to common event (0x4007) Reserved	х
		0ь0		
		The	e common event is not implemented, or not counted.	
[38]	IDhi6	IDhi6 corre	esponds to common event (0x4006) L1I_CACHE_LMISS	Х
		0b1		
ļ			e common event is implemented.	
[37]	IDhi5	IDhi5 corre	esponds to common event (0x4005) STALL_BACKEND_MEM	X
		0b1		
[O 1]	ID:		e common event is implemented.	
[36]	IDhi4		esponds to common event (0x4004) CNT_CYCLES	X
		0b 0	a common event is not implemented, or set excepted	
[0.5]	IDF.0		e common event is not implemented, or not counted.	
[35]	IDhi3		esponds to common event (0x4003) SAMPLE_COLLISION	X
		0b 0	s common event is not implemented, or not counted	
1		rne	e common event is not implemented, or not counted.	

Bits	Name	Description	Reset
[34]	IDhi2	IDhi2 corresponds to common event (0x4002) SAMPLE_FILTRATE	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[33]	IDhi1	IDhi1 corresponds to common event (0x4001) SAMPLE_FEED	Х
		060	
		The common event is not implemented, or not counted.	
[32]	IDhi0	IDhiO corresponds to common event (0x4000) SAMPLE_POP	X
		0ь0	
		The common event is not implemented, or not counted.	
[31]	ID31	ID31 corresponds to common event (0x1f) L1D_CACHE_ALLOCATE	X
		060	
[00]	IDOO	The common event is not implemented, or not counted.	
[30]	ID30	ID30 corresponds to common event (0x1e) CHAIN	X
		The common event is implemented.	
[29]	ID29	ID29 corresponds to common event (0x1d) BUS_CYCLES	Х
[27]	1027	0b1	
		The common event is implemented.	
[28]	ID28	ID28 corresponds to common event (0x1c) TTBR_WRITE_RETIRED	х
		0b1	
		The common event is implemented.	
[27]	ID27	ID27 corresponds to common event (0x1b) INST_SPEC	х
		0ь1	
		The common event is implemented.	
[26]	ID26	ID26 corresponds to common event (0x1a) MEMORY_ERROR	x
		0b1	
ļ		The common event is implemented.	
[25]	ID25	ID25 corresponds to common event (0x19) BUS_ACCESS	X
		0b1	
[O 4]	IDO4	The common event is implemented.	
[24]	ID24	ID24 corresponds to common event (0x18) L2D_CACHE_WB	X
		The common event is not implemented or not counted. This value is reported if the Cortey A510 complex is	
		The common event is not implemented, or not counted. This value is reported if the Cortex-A510 complex is configured without an L2 cache.	
		0b1	
		The common event is implemented. This value is reported if the Cortex-A510 complex is configured with an L2 cache.	

Bits	Name	Description	Reset
[23]	ID23	ID23 corresponds to common event (0x17) L2D_CACHE_REFILL	Х
		0ь0	
		The common event is not implemented, or not counted. This value is reported if the Cortex-A510 complex is configured without an L2 cache.	
		0b1	
		The common event is implemented. This value is reported if the Cortex-A510 complex is configured with an L2 cache.	
[22]	ID22	ID22 corresponds to common event (0x16) L2D_CACHE	Х
		0ь0	
		The common event is not implemented, or not counted. This value is reported if both the Cortex-A510 complex is configured without an L2 cache and the DSU is configured without an L3 cache.	
		0b1	
		The common event is implemented. This value is reported if either the Cortex-A510 complex is configured with an L2 cache or the DSU is configured with an L3 cache.	
[21]	ID21	ID21 corresponds to common event (0x15) L1D_CACHE_WB	Х
		0b1	
		The common event is implemented.	
[20]	ID20	ID20 corresponds to common event (0x14) L1I_CACHE	Х
		0b1	
		The common event is implemented.	
[19]	ID19	ID19 corresponds to common event (0x13) MEM_ACCESS	Х
		0b1	
		The common event is implemented.	
[18]	ID18	ID18 corresponds to common event (0x12) BR_PRED	X
		0b1	
F 4 = 1		The common event is implemented.	
[1/]	ID17	ID17 corresponds to common event (0x11) CPU_CYCLES	X
		0b1	
[4.4]	ID47	The common event is implemented.	
[16]	ID16	ID16 corresponds to common event (0x10) BR_MIS_PRED	X
		0b1 The common quant is implemented	
[4 []	ID45	The common event is implemented.	
[[15]	ID15	ID15 corresponds to common event (0xf) UNALIGNED_LDST_RETIRED	X
		ОЪО The common event is not implemented, or not counted.	
[1 4]	ID14	ID14 corresponds to common event (Oxe) BR_RETURN_RETIRED	
[++]	1014		X
		The common event is implemented.	
[13]	ID13	ID13 corresponds to common event (0xd) BR_IMMED_RETIRED	\
	נדטון		X
		The common event is implemented.	
1		The common event is implemented.	

Bits	Name	Description	Reset
[12]	ID12	ID12 corresponds to common event (0xc) PC_WRITE_RETIRED	Х
		0ы1	
		The common event is implemented.	
[11]	ID11	ID11 corresponds to common event (0xb) CID_WRITE_RETIRED	Х
		0ь1	
		The common event is implemented.	
[10]	ID10	ID10 corresponds to common event (0xa) EXC_RETURN	х
		0b1	
		The common event is implemented.	
[9]	ID9	ID9 corresponds to common event (0x9) EXC_TAKEN	Х
		0b1	
		The common event is implemented.	
[8]	ID8	ID8 corresponds to common event (0x8) INST_RETIRED	X
		0b1	
		The common event is implemented.	
[7]	ID7	ID7 corresponds to common event (0x7) ST_RETIRED	X
		0b1	
		The common event is implemented.	
[6]	ID6	ID6 corresponds to common event (0x6) LD_RETIRED	X
		0b1	
		The common event is implemented.	
[5]	ID5	ID5 corresponds to common event (0x5) L1D_TLB_REFILL	X
		0b1	
F 4 3	ID 4	The common event is implemented.	
[4]	ID4	ID4 corresponds to common event (0x4) L1D_CACHE	X
		0b1 The common event is implemented	
[0]	IDO	The common event is implemented.	
[3]	ID3	ID3 corresponds to common event (0x3) L1D_CACHE_REFILL	X
		0b1 The common event is implemented.	
[2]	ID2	ID2 corresponds to common event (0x2) L1I_TLB_REFILL	1,7
	IDZ	0b1	X
		The common event is implemented.	
[1]	ID1	ID1 corresponds to common event (0x1) L1I_CACHE_REFILL	х
[+]	-	0b1	
		The common event is implemented.	
[0]	ID0	IDO corresponds to common event (0x0) SW_INCR	х
[[]		0b1	
		The common event is implemented.	

MRS <Xt>, PMCEIDO_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1001	0b1100	0b110

Accessibility

MRS <Xt>, PMCEIDO ELO

```
if PSTATE.EL == ELO then
    if Halted() && EDSCR.SDD == '1' && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR ELO.EN == '0' then
        if EL2Enabled() && HCR EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && MDCR EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif MDCR EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
        return PMCEIDO ELO;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() && MDCR EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif MDCR_EL3.TPM == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
return PMCEID0_EL0;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif MDCR_EL3.TPM == '1' then
       if Hal\overline{t}ed() && EDSCR.SDD == '1' then
            UNDEFINED:
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return PMCEIDO ELO;
elsif PSTATE.EL == EL3 then
    return PMCEIDO ELO;
```

B.7.4 PMCEID1_EL0, Performance Monitors Common Event Identification register 1

Defines which common architectural events and common microarchitectural events are implemented, or counted, using PMU events in the ranges 0x0020 to 0x003F and 0x4020 to 0x403F.

When the value of a bit in the register is 1 the corresponding common event is implemented and counted.



Arm recommends that, if a common event is never counted, the value of the corresponding register bit is 0.

For more information about the common events and the use of the PMCEID<n>_ELO registers see 'The PMU event number space and common events'.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Performance Monitors registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-127: AArch64_pmceid1_el0 bit assignments




Table B-280: PMCEID1_EL0 bit descriptions

Bits	Name	Description	Reset		
[63]	IDhi31 IDhi31 corresponds to a Reserved Event event (0x403f)		х		
		ОБО			
		The common event is not implemented, or not counted.			
[62]	IDhi30	IDhi30 corresponds to a Reserved Event event (0x403e)			
		0ъ0			
		The common event is not implemented, or not counted.			
[61]	IDhi29	IDhi29 corresponds to a Reserved Event event (0x403d)	х		
		0ъ0			
		The common event is not implemented, or not counted.			
[60]	IDhi28	IDhi28 corresponds to a Reserved Event event (0x403c)	х		
		0ъ0			
		The common event is not implemented, or not counted.			

Bits	Name	Description	Reset
[59]	IDhi27	IDhi27 corresponds to a Reserved Event event (0x403b)	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[58]	IDhi26	IDhi26 corresponds to a Reserved Event event (0x403a)	х
		0ь0	
		The common event is not implemented, or not counted.	
[57]	IDhi25	IDhi25 corresponds to a Reserved Event event (0x4039)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[56]	IDhi24	IDhi24 corresponds to a Reserved Event event (0x4038)	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[55]	IDhi23	IDhi23 corresponds to a Reserved Event event (0x4037)	X
		0ъ0	
		The common event is not implemented, or not counted.	
[54]	IDhi22	IDhi22 corresponds to a Reserved Event event (0x4036)	X
		0ь0	
		The common event is not implemented, or not counted.	
[53]	IDhi21	IDhi21 corresponds to a Reserved Event event (0x4035)	X
		0ь0	
[50]	101.00	The common event is not implemented, or not counted.	
[52]	IDNI20	IDhi20 corresponds to a Reserved Event event (0x4034)	X
		0b0 The common event is not implemented or not counted.	
[E 1]	ID6:40	The common event is not implemented, or not counted. IDhi19 corresponds to a Reserved Event event (0x4033)	
[21]	IDIII19		X
		0ь0 The common event is not implemented, or not counted.	
[50]	IDhi18	IDhi18 corresponds to a Reserved Event event (0x4032)	v
[50]		0b0	X
		The common event is not implemented, or not counted.	
[49]	IDhi17	IDhi17 corresponds to a Reserved Event event (0x4031)	х
[.,,]	1211117	0b0	
		The common event is not implemented, or not counted.	
[48]	IDhi16	IDhi16 corresponds to a Reserved Event event (0x4030)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[47]	IDhi15	IDhi15 corresponds to a Reserved Event event (0x402f)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[46]	IDhi14	IDhi14 corresponds to a Reserved Event event (0x402e)	Х
		0ъ0	
		The common event is not implemented, or not counted.	

Bits	Name	Description	Reset
[45]	IDhi13	IDhi13 corresponds to a Reserved Event event (0x402d)	х
		0ь0	
		The common event is not implemented, or not counted.	
[44]	IDhi12	IDhi12 corresponds to a Reserved Event event (0x402c)	х
		0ъ0	
		The common event is not implemented, or not counted.	
[43]	IDhi11	IDhi11 corresponds to a Reserved Event event (0x402b)	х
		0ь0	
		The common event is not implemented, or not counted.	
[42]	IDhi10	IDhi10 corresponds to a Reserved Event event (0x402a)	х
		0ь0	
		The common event is not implemented, or not counted.	
[41]	IDhi9	IDhi9 corresponds to a Reserved Event event (0x4029)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[40]	IDhi8	IDhi8 corresponds to a Reserved Event event (0x4028)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[39]	IDhi7	IDhi7 corresponds to a Reserved Event event (0x4027)	Х
		0b0	
		The common event is not implemented, or not counted.	
[38]	IDhi6	IDhi6 corresponds to common event (0x4026) MEM_ACCESS_CHECKED_WR	X
		0b1	
[0.7]	IDI :E	The common event is implemented.	
[37]	IDhi5	IDhi5 corresponds to common event (0x4025) MEM_ACCESS_CHECKED_RD	X
		0b1 The common event is implemented	
[27]	IDb://	The common event is implemented.	
[36]	IDhi4	IDhi4 corresponds to common event (0x4024) MEM_ACCESS_CHECKED	X
		0b1 The common event is implemented.	
[35]	IDhi3	IDhi3 corresponds to common event (0x4023) Reserved	1,,
[33]	כוווטוו	0b0	X
		The common event is not implemented, or not counted.	
[34]	IDhi2	IDhi2 corresponds to common event (0x4022) ST_ALIGN_LAT	x
[0 1]	IDIIIZ	0b1	21
		The common event is implemented.	
[33]	IDhi1	IDhi1 corresponds to common event (0x4021) LD_ALIGN_LAT	x
[,,,,		0b1	
		The common event is implemented.	
[32]	IDhi0	IDhi0 corresponds to common event (0x4020) LDST_ALIGN_LAT	х
-,		0b1	
		The common event is implemented.	

Bits	Name	Description	Reset
[31]	ID31	ID31 corresponds to common event (0x3f) STALL_SLOT	Х
		0b1	
		The common event is implemented.	
[30]	ID30	ID30 corresponds to common event (0x3e) STALL_SLOT_FRONTEND	Х
		0b1	
		The common event is implemented.	
[29]	ID29	ID29 corresponds to common event (0x3d) STALL_SLOT_BACKEND	Х
		0b1	
		The common event is implemented.	
[28]	ID28	ID28 corresponds to common event (0x3c) STALL	Х
		0b1	
		The common event is implemented.	
[27]	ID27	ID27 corresponds to common event (0x3b) OP_SPEC	Х
		0b1	
		The common event is implemented.	
[26]	ID26	ID26 corresponds to common event (0x3a) OP_RETIRED	Х
		0b1	
		The common event is implemented.	
[25]	ID25	ID25 corresponds to common event (0x39) L1D_CACHE_LMISS_RD	х
		0ь1	
		The common event is implemented.	
[24]	ID24	ID24 corresponds to common event (0×38) REMOTE_ACCESS_RD	Х
		0b1	
		The common event is implemented.	
[23]	ID23	ID23 corresponds to common event (0x37) LL_CACHE_MISS_RD	Х
		0b1	
		The common event is implemented.	
[22]	ID22	ID22 corresponds to common event (0x36) LL_CACHE_RD	X
		0b1	
		The common event is implemented.	
[21]	ID21	ID21 corresponds to common event (0x35) ITLB_WLK	X
		0b1	
[0.0]	IDOO	The common event is implemented.	
[20]	ID20	ID20 corresponds to common event (0x34) DTLB_WLK	X
		0b1	
[4 0]	ID40	The common event is implemented.	
[19]	ID19	ID19 corresponds to a Reserved Event event (0x33)	X
		0b0 The common event is not implemented or not counted.	
[4 0]	ID40	The common event is not implemented, or not counted.	
[[18]	ID18	ID18 corresponds to a Reserved Event event (0x32)	X
		The common event is not implemented or not counted	
		The common event is not implemented, or not counted.	

Bits	Name	Description	Reset
[17]	ID17	ID17 corresponds to common event (0x31) REMOTE_ACCESS	Х
		0b0	
		The common event is not implemented, or not counted.	
[16]	ID16	ID16 corresponds to common event (0x30) L2I_TLB	Х
		0ь0	
		The common event is not implemented, or not counted.	
[15]	ID15	ID15 corresponds to common event (0x2f) L2D_TLB	X
		0b1	
		The common event is implemented.	
[14]	ID14	ID14 corresponds to common event (0x2e) L2I_TLB_REFILL	X
		060	
		The common event is not implemented, or not counted.	
[13]	ID13	ID13 corresponds to common event (0x2d) L2D_TLB_REFILL	X
		0b1	
		The common event is implemented.	
[12]	ID12	ID12 corresponds to common event (0x2c) Reserved	X
		0ь0	
	15.44	The common event is not implemented, or not counted.	
[11]	ID11	ID11 corresponds to common event (0x2b) L3D_CACHE	X
		0b0	
		The common event is not implemented, or not counted. This value is reported if either the Cortex-A510 complex is configured without an L2 cache or the DSU is configured without an L3 cache.	
		0b1	
		The common event is implemented. This value is reported if both the Cortex-A510 complex is configured	
		with an L2 cache and the DSU is configured with an L3 cache.	
[10]	ID10	ID10 corresponds to common event (0x2a) L3D_CACHE_REFILL	X
		0ь0	
		The common event is not implemented, or not counted.	
[9]	ID9	ID9 corresponds to common event (0x29) L3D_CACHE_ALLOCATE	x
		0ь0	
		The common event is not implemented, or not counted.	
[8]	ID8	ID8 corresponds to common event (0x28) L2I_CACHE_REFILL	x
		0ь0	
		The common event is not implemented, or not counted.	
[7]	ID7	ID7 corresponds to common event (0x27) L2I_CACHE	X
		ОБО	
[/]	ID.	The common event is not implemented, or not counted.	
[6]	ID6	ID6 corresponds to common event (0x26) L1I_TLB	X
		0b1 The common event is implemented	
1		The common event is implemented.	

Bits	Name	Description	Reset							
[5]	ID5	ID5 corresponds to common event (0x25) L1D_TLB	Х							
		0ь1								
		The common event is implemented.								
[4]	ID4	corresponds to common event (0x24) STALL_BACKEND								
		0ь1								
		The common event is implemented.								
[3]	ID3	ID3 corresponds to common event (0x23) STALL_FRONTEND	Х							
		0ь1								
		The common event is implemented.								
[2]	ID2	ID2 corresponds to common event (0x22) BR_MIS_PRED_RETIRED	Х							
		0ь1								
		The common event is implemented.								
[1]	ID1	ID1 corresponds to common event (0x21) BR_RETIRED	Х							
		0b1								
		The common event is implemented.								
[O]	ID0	ID0 corresponds to common event (0x20) L2D_CACHE_ALLOCATE	Х							
		0ь0								
		The common event is not implemented, or not counted. This value is reported if the Cortex-A510 complex is configured without an L2 cache.								
		0ь1								
		The common event is implemented. This value is reported if the Cortex-A510 complex is configured with an L2 cache.								

Access

MRS <Xt>, PMCEID1_EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b1001	0b1100	0b111

Accessibility

MRS <Xt>, PMCEID1 EL0

```
if PSTATE.EL == ELO then
   if Halted() && EDSCR.SDD == '1' && MDCR EL3.TPM == '1' then
       UNDEFINED;
    elsif PMUSERENR ELO.EN == '0' then
       if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && MDCR EL2.TPM == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif MDCR EL3.TPM == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
           AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return PMCEID1_EL0;
```

```
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() && MDCR EL2.TPM == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif MDCR EL3.TPM == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
        return PMCEID1 EL0;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif MDCR EL3.TPM == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
           AArch64.SystemAccessTrap(EL3, 0x18);
    else
       return PMCEID1 ELO;
elsif PSTATE.EL == EL3 then
   return PMCEID1 EL0;
```

B.8 AArch64 Generic Timer registers summary

The summary table provides an overview of the Generic Timer registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table B-282: Generic Timer registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
CNTKCTL_EL1	3	0	C14	C1	0	-	64-bit	Counter-timer Kernel Control register
CNTFRQ_EL0	3	3	C14	C0	0	_	64-bit	Counter-timer Frequency register
CNTPCT_EL0	3	3	C14	C0	1	_	64-bit	Counter-timer Physical Count register
CNTVCT_EL0	3	3	C14	C0	2	_	64-bit	Counter-timer Virtual Count register
CNTP_TVAL_ELO	3	3	C14	C2	0	_	64-bit	Counter-timer Physical Timer TimerValue register
CNTP_CTL_EL0	3	3	C14	C2	1	_	64-bit	Counter-timer Physical Timer Control register
CNTP_CVAL_EL0	3	3	C14	C2	2	_	64-bit	Counter-timer Physical Timer CompareValue register
CNTV_TVAL_EL0	3	3	C14	C3	0	_	64-bit	Counter-timer Virtual Timer TimerValue register
CNTV_CTL_EL0	3	3	C14	C3	1	_	64-bit	Counter-timer Virtual Timer Control register
CNTV_CVAL_EL0	3	3	C14	C3	2	_	64-bit	Counter-timer Virtual Timer CompareValue register
CNTVOFF_EL2	3	4	C14	C0	3	_	64-bit	Counter-timer Virtual Offset register
CNTHCTL_EL2	3	4	C14	C1	0	_	64-bit	Counter-timer Hypervisor Control register
CNTHP_TVAL_EL2	3	4	C14	C2	0	_	64-bit	Counter-timer Physical Timer TimerValue register (EL2)
CNTHP_CTL_EL2	3	4	C14	C2	1	_	64-bit	Counter-timer Hypervisor Physical Timer Control register
CNTHP_CVAL_EL2	3	4	C14	C2	2	_	64-bit	Counter-timer Physical Timer CompareValue register (EL2)

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
CNTHV_TVAL_EL2	3	4	C14	C3	0	_	64-bit	Counter-timer Virtual Timer TimerValue Register (EL2)
CNTHV_CTL_EL2	3	4	C14	C3	1	_	64-bit	Counter-timer Virtual Timer Control register (EL2)
CNTHV_CVAL_EL2	3	4	C14	C3	2	_	64-bit	Counter-timer Virtual Timer CompareValue register (EL2)
CNTHVS_TVAL_EL2	3	4	C14	C4	0	_	64-bit	Counter-timer Secure Virtual Timer TimerValue register (EL2)
CNTHVS_CTL_EL2	3	4	C14	C4	1	_	64-bit	Counter-timer Secure Virtual Timer Control register (EL2)
CNTHVS_CVAL_EL2	3	4	C14	C4	2	_	64-bit	Counter-timer Secure Virtual Timer CompareValue register (EL2)
CNTHPS_TVAL_EL2	3	4	C14	C5	0	_	64-bit	Counter-timer Secure Physical Timer TimerValue register (EL2)
CNTHPS_CTL_EL2	3	4	C14	C5	1	_	64-bit	Counter-timer Secure Physical Timer Control register (EL2)
CNTHPS_CVAL_EL2	3	4	C14	C5	2	_	64-bit	Counter-timer Secure Physical Timer CompareValue register (EL2)
CNTPS_TVAL_EL1	3	7	C14	C2	0	_	64-bit	Counter-timer Physical Secure Timer TimerValue register
CNTPS_CTL_EL1	3	7	C14	C2	1	_	64-bit	Counter-timer Physical Secure Timer Control register
CNTPS_CVAL_EL1	3	7	C14	C2	2	_	64-bit	Counter-timer Physical Secure Timer CompareValue register

B.9 AArch64 Other system control registers summary

The summary table provides an overview of the Other system control registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table B-283: Other system control registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
SCTLR_EL1	3	0	C1	C0	0	_	64-bit	System Control Register (EL1)
CPACR_EL1	3	0	C1	CO	2	_	64-bit	Architectural Feature Access Control Register
ZCR_EL1	3	0	C1	C2	0	_	64-bit	SVE Control Register for EL1
TRBLIMITR_EL1	3	0	C9	C11	0	_	64-bit	Trace Buffer Limit Address Register
TRBPTR_EL1	3	0	C9	C11	1	_	64-bit	Trace Buffer Write Pointer Register
TRBBASER_EL1	3	0	C9	C11	2	-	64-bit	Trace Buffer Base Address Register
TRBSR_EL1	3	0	C9	C11	3	_	64-bit	Trace Buffer Status/syndrome Register
TRBMAR_EL1	3	0	C9	C11	4	_	64-bit	Trace Buffer Memory Attribute Register
TRBTRG_EL1	3	0	C9	C11	6	_	64-bit	Trace Buffer Trigger Counter Register
TRBIDR_EL1	3	0	C9	C11	7	_	64-bit	Trace Buffer ID Register
SCTLR_EL2	3	4	C1	CO	0	-	64-bit	System Control Register (EL2)
HCR_EL2	3	4	C1	C1	0	_	64-bit	Hypervisor Configuration Register
CPTR_EL2	3	4	C1	C1	2	_	64-bit	Architectural Feature Trap Register (EL2)
HSTR_EL2	3	4	C1	C1	3	_	64-bit	Hypervisor System Trap Register
ZCR_EL2	3	4	C1	C2	0	_	64-bit	SVE Control Register for EL2
SCTLR_EL3	3	6	C1	C0	0	_	64-bit	System Control Register (EL3)

Name	Ор0	Op1	CRn	CRm	Op2	Reset	Width	Description
ZCR_EL3	3	6	C1	C2	0	_	64-bit	SVE Control Register for EL3

B.9.1 TRBIDR_EL1, Trace Buffer ID Register

Describes constraints on using the Trace Buffer Unit to software, including whether the Trace Buffer Unit can be programmed at the current Exception level.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Other system control registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-128: AArch64_trbidr_el1 bit assignments




Table B-284: TRBIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:6]	RES0	Reserved	RES0

Bits	Name	Description	Reset					
[5]	F	Flag Updates. Defines whether the address translation performed by the Trace Buffer Unit manages the Access Flag and dirty state. Defined values are:	х					
		0b1						
		Trace buffer address translation manages the Access Flag and dirty state in the same way as the MMU on this PE.						
[4]	Р	Programming not allowed. The trace buffer is owned by a higher Exception level or by the other Security state. Defined values are:						
		0ь0						
		The owning Exception level is the current Exception level or a lower Exception level, and the owning Security state is the current Security state.						
		0b1						
		The owning Exception level is a higher Exception level, or the owning Security state is not the current Security state.						
		The value read from this field depends on the current Exception level and the values of AArch64-MDCR_EL3.NSTB and AArch64-MDCR_EL2.E2TB:						
		• If EL3 is implemented and either AArch64-MDCR_EL3.NSTB == 0b00 or AArch64-MDCR_EL3.NSTB == 0b01, meaning the owning Security state is Secure state, this bit reads as one from:						
		Non-secure EL2.						
		Non-secure EL1.						
		• If Secure EL2 is implemented and enabled, and AArch64-MDCR_EL2.E2TB == 0b00, Secure EL1.						
		• If EL3 is implemented and either AArch64-MDCR_EL3.NSTB == 0b10 or AArch64-MDCR_EL3.NSTB == 0b11, meaning the owning Security state is Non-secure state, this bit reads as one from:						
		• Secure EL1.						
		If Secure EL2 is implemented, Secure EL2.						
		• If EL2 is implemented and AArch64-MDCR_EL2.E2TB == 0b00, Non-secure EL1.						
		Otherwise, this bit reads as zero.						
[3:0]	Align	Defines the minimum alignment constraint for writes to AArch64-TRBPTR_EL1 and AArch64-TRBTRG_EL1. Defined values are:	XXXX					
		0ь0110						
		64 bytes.						

Access

MRS <Xt>, TRBIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1011	0b111

Accessibility

MRS <Xt>, TRBIDR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    return TRBIDR EL1;
elsif PSTATE.EL == EL2 then
    return TRBIDR EL1;
```

elsif PSTATE.EL == EL3 then
 return TRBIDR EL1;

B.10 AArch64 Memory Partitioning and Monitoring registers summary

The summary table provides an overview of the Memory Partitioning and Monitoring registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table B-286: Memory Partitioning and Monitoring registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
MPAM1_EL1	3	0	C10	C5	0	_	64-bit	MPAM1 Register (EL1)
MPAMO_EL1	3	0	C10	C5	1	_	64-bit	MPAMO Register (EL1)
MPAMHCR_EL2	3	4	C10	C4	0	_	64-bit	MPAM Hypervisor Control Register (EL2)
MPAMVPMV_EL2	3	4	C10	C4	1	_	64-bit	MPAM Virtual Partition Mapping Valid Register
MPAM2_EL2	3	4	C10	C5	0	_	64-bit	MPAM2 Register (EL2)
MPAMVPM0_EL2	3	4	C10	C6	0	_	64-bit	MPAM Virtual PARTID Mapping Register 0
MPAMVPM1_EL2	3	4	C10	C6	1	_	64-bit	MPAM Virtual PARTID Mapping Register 1
MPAM3_EL3	3	6	C10	C5	0	_	64-bit	MPAM3 Register (EL3)

B.11 AArch64 Activity Monitors registers summary

The summary table provides an overview of the Activity Monitors registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table B-287: Activity Monitors registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
AMCR_ELO	3	3	C13	C2	0	_	64-bit	Activity Monitors Control Register
AMCFGR_EL0	3	3	C13	C2	1	_	64-bit	Activity Monitors Configuration Register
AMCGCR_EL0	3	3	C13	C2	2	_	64-bit	Activity Monitors Counter Group Configuration Register
AMUSERENR_ELO	3	3	C13	C2	3	_	64-bit	Activity Monitors User Enable Register
AMCNTENCLRO_ELO	3	3	C13	C2	4	_	64-bit	Activity Monitors Count Enable Clear Register 0
AMCNTENSETO_ELO	3	3	C13	C2	5	_	64-bit	Activity Monitors Count Enable Set Register 0

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
AMCNTENCLR1_EL0	3	3	C13	C3	0	_	64-bit	Activity Monitors Count Enable Clear Register 1
AMCNTENSET1_EL0	3	3	C13	C3	1	_	64-bit	Activity Monitors Count Enable Set Register 1
AMEVCNTR00_EL0	3	3	C13	C4	0	_	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR01_EL0	3	3	C13	C4	1	_	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR02_EL0	3	3	C13	C4	2	_	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR03_EL0	3	3	C13	C4	3	_	64-bit	Activity Monitors Event Counter Registers 0
AMEVTYPEROO_ELO	3	3	C13	C6	0	_	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER01_EL0	3	3	C13	C6	1	_	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER02_EL0	3	3	C13	C6	2	_	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER03_EL0	3	3	C13	C6	3	_	64-bit	Activity Monitors Event Type Registers 0
AMEVCNTR10_EL0	3	3	C13	C12	0	_	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR11_EL0	3	3	C13	C12	1	_	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR12_EL0	3	3	C13	C12	2	_	64-bit	Activity Monitors Event Counter Registers 1
AMEVTYPER10_EL0	3	3	C13	C14	0	_	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPER11_EL0	3	3	C13	C14	1	_	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPER12_EL0	3	3	C13	C14	2	_	64-bit	Activity Monitors Event Type Registers 1

B.11.1 AMCFGR_ELO, Activity Monitors Configuration Register

Global configuration register for the activity monitors.

Provides information on supported features, the number of counter groups implemented, the total number of activity monitor event counters implemented, and the size of the counters. AMCFGR_ELO is applicable to both the architected and the auxiliary counter groups.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-129: AArch64_amcfgr_el0 bit assignments




Table B-288: AMCFGR_EL0 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	NCG	Defines the number of counter groups. The following value is specified for this product.	XXXX
		0ь0001	
		Two counter groups are implemented	
[27:25]	RES0	Reserved	RES0
[24]	HDBG	Halt-on-debug supported.	х
		From Armv8, this feature must be supported, and so this bit is 0b1.	
		0ь1	
		AArch64-AMCR_EL0.HDBG is read/write.	
[23:14]	RAZ	Reserved	RAZ
[13:8]	SIZE	Defines the size of activity monitor event counters.	6 { x }
		The size of the activity monitor event counters implemented by the activity monitors Extension is defined as [AMCFGR_EL0.SIZE + 1].	
		From Armv8, the counters are 64-bit, and so this field is 0b111111.	
		Note: Software also uses this field to determine the spacing of counters in the memory-map. From Armv8, the counters are at doubleword-aligned addresses.	
		0ь111111	
		64 bits.	
[7:0]	N	Defines the number of activity monitor event counters.	8 { x }
		The total number of counters implemented in all groups by the Activity Monitors Extension is defined as [AMCFGR_EL0.N + 1].	
		0ь00000110	
		Seven activity monitor event counters	

Access

MRS <Xt>, AMCFGR_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0010	0b001

Accessibility

MRS <Xt>, AMCFGR ELO

```
if PSTATE.EL == ELO then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR ELO.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
             AArch64.SystemAccessTrap(EL2, 0x18);
    AArch64.SystemAccessTrap(EL1, 0x18);
elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TAM == '1' then
        if Hal\overline{t}ed() && EDSCR.SDD == '1' then
            UNDEFINED;
             AArch64.SystemAccessTrap(EL3, 0x18);
        return AMCFGR ELO;
elsif PSTATE.EL == EL\overline{1} then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return AMCFGR ELO;
elsif PSTATE.EL == EL\overline{2} then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif CPTR EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return AMCFGR ELO;
elsif PSTATE.EL == EL\overline{3} then
    return AMCFGR ELO;
```

B.11.2 AMCGCR_EL0, Activity Monitors Counter Group Configuration Register

Provides information on the number of activity monitor event counters implemented within each counter group.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-130: AArch64_amcgcr_el0 bit assignments




Table B-290: AMCGCR_EL0 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:8]	CG1NC	Counter Group 1 Number of Counters. The number of counters in the auxiliary counter group. In an implementation that includes FEAT_AMUv1, the permitted range of values is 0x0 to 0x10.	8 { x }
		0 b00000011 Three counters in the auxiliary counter group	

Bits	Name	Description	Reset				
[7:0]	CG0NC	Counter Group 0 Number of Counters. The number of counters in the architected counter group.	8 { x }				
		In an implementation that includes FEAT_AMUv1, the value of this field is 0x4.					
		b00000100					
		Four counters in the architected counter group					

Access

MRS <Xt>, AMCGCR ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0010	0b010

Accessibility

MRS <Xt>, AMCGCR ELO

```
if PSTATE.EL == ELO then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR ELO.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TAM == '1' then
        if Hal\overline{t}ed() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return AMCGCR ELO;
elsif PSTATE.EL == EL\overline{1} then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif EL2Enabled() && CPTR EL2.TAM == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18); elsif CPTR_EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return AMCGCR_ELO;
elsif PSTATE.EL == EL\overline{2} then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif CPTR EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return AMCGCR ELO;
elsif PSTATE.EL == EL\overline{3} then
    return AMCGCR ELO;
```

B.11.3 AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR00_EL0 counts.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-131: AArch64_amevtyper00_el0 bit assignments




Table B-292: AMEVTYPER00_EL0 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]		Event to count. The event number of the event that is counted by the architected activity monitor event counter AArch64-AMEVCNTR0 <n>_ELO. The value of this field is architecturally mandated for each architected counter. Ob000000000010001</n>	16{x}
		Processor frequency cycles	

Access

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n>_ELO are **UNDEFINED**.

[note]AArch64-AMCGCR_ELO.CGONC identifies the number of architected activity monitor event counters.[/note]

MRS <Xt>, AMEVTYPEROO ELO

ор0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0110	00000

Accessibility

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n>_ELO are UNDEFINED.



AArch64-AMCGCR_EL0.CG0NC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTYPEROO_ELO

```
if PSTATE.EL == ELO then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
       UNDEFINED;
   elsif AMUSERENR ELO.EN == '0' then
       if EL2Enabled() && HCR EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
            AArch64.SystemAccessTrap(EL1, 0x18);
   elsif EL2Enabled() && CPTR EL2.TAM == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
   elsif CPTR EL3.TAM == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
       return AMEVTYPER00 EL0;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
       UNDEFINED;
   elsif EL2Enabled() && CPTR EL2.TAM == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
   elsif CPTR EL3.TAM == '1' then
       if Halted() && EDSCR.SDD == '1' then
           UNDEFINED;
       else
           AArch64.SystemAccessTrap(EL3, 0x18);
        return AMEVTYPER00 EL0;
elsif PSTATE.EL == EL2 then
   if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
       UNDEFINED;
   elsif CPTR EL3.TAM == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
```

B.11.4 AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR01 ELO counts.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-132: AArch64_amevtyper01_el0 bit assignments




Table B-294: AMEVTYPER01_EL0 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[15:0]		Event to count. The event number of the event that is counted by the architected activity monitor event counter AArch64-AMEVCNTRO <n>_ELO. The value of this field is architecturally mandated for each architected counter.</n>	16{x}
		0b01000000000100	
		Constant frequency cycles	

Access

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n> ELO are **UNDEFINED**.

[note]AArch64-AMCGCR_ELO.CGONC identifies the number of architected activity monitor event counters.[/note]

MRS <Xt>, AMEVTYPER01 EL0

ор0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0110	0b001

Accessibility

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n>_ELO are UNDEFINED.



AArch64-AMCGCR_EL0.CGONC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTYPER01 EL0

```
if PSTATE.EL == ELO then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR_ELO.EN == '0' then
        if EL2Enabled() && HCR EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TAM == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return AMEVTYPER01 EL0;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif EL2Enabled() && CPTR EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
```

B.11.5 AMEVTYPER02_EL0, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR02 ELO counts.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-133: AArch64_amevtyper02_el0 bit assignments




Table B-296: AMEVTYPER02_EL0 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AArch64-AMEVCNTRO <n>_ELO. The value of this field is architecturally mandated for each architected counter. 0b000000000000000 Instructions retired</n>	16{x}

Access

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n>_ELO are **UNDEFINED**.

[note]AArch64-AMCGCR_ELO.CGONC identifies the number of architected activity monitor event counters.[/note]

MRS <Xt>, AMEVTYPERO2_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0110	0b010

Accessibility

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n>_ELO are UNDEFINED.



AArch64-AMCGCR_EL0.CGONC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTYPERO2_ELO

```
if PSTATE.EL == EL0 then
   if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
        UNDEFINED;
elsif AMUSERENR_EL0.EN == '0' then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```

```
AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TAM == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return AMEVTYPER02 EL0;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
    elsif EL2Enabled() && CPTR EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TAM == '1' then if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return AMEVTYPER02 EL0;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif CPTR_EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return AMEVTYPER02 EL0;
elsif PSTATE.EL == EL3 then
    return AMEVTYPER02 EL0;
```

B.11.6 AMEVTYPER03_EL0, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR03_ELO counts.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-134: AArch64_amevtyper03_el0 bit assignments




Table B-298: AMEVTYPER03_EL0 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]		Event to count. The event number of the event that is counted by the architected activity monitor event counter AArch64-AMEVCNTRO <n>_ELO. The value of this field is architecturally mandated for each architected counter.</n>	16{x}
		0ь01000000000101	
		Memory stall cycles	

Access

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n>_ELO are **UNDEFINED**.

[note]AArch64-AMCGCR_ELO.CGONC identifies the number of architected activity monitor event counters.[/note]

MRS <Xt>, AMEVTYPERO3 ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0110	0b011

Accessibility

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n>_ELO are UNDEFINED.



AArch64-AMCGCR_ELO.CGONC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTYPERO3 ELO

```
if PSTATE.EL == ELO then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR ELO.EN == '0' then
       if EL2Enabled() && HCR EL2.TGE == '1' then
           AArch64.SystemAccessTrap(EL2, 0x18);
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TAM == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TAM == '1' then
       if Hal\overline{t}ed() && EDSCR.SDD == '1' then
           UNDEFINED;
       else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return AMEVTYPER03 EL0;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
       UNDEFINED;
    elsif EL2Enabled() && CPTR EL2.TAM == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TAM == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
       else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return AMEVTYPER03 EL0;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
       UNDEFINED;
    elsif CPTR_EL3.TAM == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return AMEVTYPER03 EL0;
elsif PSTATE.EL == EL3 then
    return AMEVTYPER03 EL0;
```

B.11.7 AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AArch64-AMEVCNTR10_EL0 counts.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-135: AArch64_amevtyper10_el0 bit assignments




Table B-300: AMEVTYPER10_EL0 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]		Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMEVCNTR10_ELO.	16{x}
		0ь000001100000000	
		MPMM gear 0 period threshold exceeded	

Access

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER1<n>_ELO are **UNDEFINED**.

[note]AArch64-AMCGCR_EL0.CG1NC identifies the number of auxiliary activity monitor event counters.[/note]

MRS <Xt>, AMEVTYPER10 EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b1110	0b000

Accessibility

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER1<n> ELO are UNDEFINED.



AArch64-AMCGCR_EL0.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPER10_EL0

```
if PSTATE.EL == ELO then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR ELO.EN == '0' then
        if EL2Enabled() && HCR EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TAM == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
elsif CPTR_EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return AMEVTYPER10 ELO;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif EL2Enabled() && CPTR EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED:
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return AMEVTYPER10 ELO;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif CPTR EL3.TAM == '1' then
        if Hal\overline{t}ed() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
        return AMEVTYPER10 EL0;
elsif PSTATE.EL == EL3 then
    return AMEVTYPER10 EL0;
```

B.11.8 AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AArch64-AMEVCNTR11_EL0 counts.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-136: AArch64_amevtyper11_el0 bit assignments




Table B-302: AMEVTYPER11_EL0 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]		Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMEVCNTR11_ELO.	16{x}
		0ь000001100000001	
		MPMM gear 1 period threshold exceeded	

Access

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER1<n>_ELO are **UNDEFINED**.

[note]AArch64-AMCGCR_EL0.CG1NC identifies the number of auxiliary activity monitor event counters.[/note]

MRS <Xt>, AMEVTYPER11 EL0

ор0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b1110	0b001

Accessibility

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER1<n>_ELO are UNDEFINED.



AArch64-AMCGCR_EL0.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPER11_EL0

```
if PSTATE.EL == ELO then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR ELO.EN == '0' then
       if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TAM == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return AMEVTYPER11 EL0;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif EL2Enabled() && CPTR EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TAM == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return AMEVTYPER11 ELO;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif CPTR EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return AMEVTYPER11 ELO;
elsif PSTATE.EL == EL3 then
    return AMEVTYPER11 ELO;
```

B.11.9 AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AArch64-AMEVCNTR12_EL0 counts.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-137: AArch64_amevtyper12_el0 bit assignments




Table B-304: AMEVTYPER12_EL0 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]		Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMEVCNTR12_ELO.	16{x}
		0ь000001100000010	
		MPMM gear 2 period threshold exceeded	

Access

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER1<n>_ELO are **UNDEFINED**.

[note]AArch64-AMCGCR_EL0.CG1NC identifies the number of auxiliary activity monitor event counters.[/note]

MRS <Xt>, AMEVTYPER12_EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b1110	0b010

Accessibility

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER1<n> ELO are UNDEFINED.



AArch64-AMCGCR_EL0.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS < Xt>, AMEVTYPER12 ELO

```
if PSTATE.EL == ELO then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
       UNDEFINED;
    elsif AMUSERENR_ELO.EN == '0' then
       if EL2Enabled() && HCR EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TAM == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TAM == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return AMEVTYPER12 ELO;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif EL2Enabled() && CPTR EL2.TAM == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TAM == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
        return AMEVTYPER12 ELO;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif CPTR_EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
        return AMEVTYPER12 ELO;
elsif PSTATE.EL == EL3 then
```

return AMEVTYPER12_EL0;

B.12 AArch64 RAS registers summary

The summary table provides an overview of the RAS registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table B-306: RAS registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ERRIDR_EL1	3	0	C5	C3	0	_	64-bit	Error Record ID Register
ERRSELR_EL1	3	0	C5	C3	1	_	64-bit	Error Record Select Register
ERXFR_EL1	3	0	C5	C4	0	_	64-bit	Selected Error Record Feature Register
ERXCTLR_EL1	3	0	C5	C4	1	_	64-bit	Selected Error Record Control Register
ERXSTATUS_EL1	3	0	C5	C4	2	_	64-bit	Selected Error Record Primary Status Register
ERXADDR_EL1	3	0	C5	C4	3	_	64-bit	Selected Error Record Address Register
ERXPFGF_EL1	3	0	C5	C4	4	_	64-bit	Selected Pseudo-fault Generation Feature register
ERXPFGCTL_EL1	3	0	C5	C4	5	-	64-bit	Selected Pseudo-fault Generation Control register
ERXPFGCDN_EL1	3	0	C5	C4	6	_	64-bit	Selected Pseudo-fault Generation Countdown register
ERXMISCO_EL1	3	0	C5	C5	0	_	64-bit	Selected Error Record Miscellaneous Register 0
ERXMISC1_EL1	3	0	C5	C5	1	_	64-bit	Selected Error Record Miscellaneous Register 1
ERXMISC2_EL1	3	0	C5	C5	2	_	64-bit	Selected Error Record Miscellaneous Register 2
ERXMISC3_EL1	3	0	C5	C5	3	_	64-bit	Selected Error Record Miscellaneous Register 3
DISR_EL1	3	0	C12	C1	1	_	64-bit	Deferred Interrupt Status Register
VSESR_EL2	3	4	C5	C2	3	_	64-bit	Virtual SError Exception Syndrome Register
VDISR_EL2	3	4	C12	C1	1	_	64-bit	Virtual Deferred Interrupt Status Register

B.12.1 ERRIDR_EL1, Error Record ID Register

Defines the highest numbered index of the error records that can be accessed through the Error Record System registers.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-138: AArch64_erridr_el1 bit assignments




Table B-307: ERRIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	NUM	Highest numbered index of the records that can be accessed through the Error Record System registers plus one. Zero indicates no records can be accessed through the Error Record System registers. Each implemented record is owned by a node. A node might own multiple records.	16{x}
		0b000000000011	
		Three Records Present.	

Access

MRS <Xt>, ERRIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0011	0b000

Accessibility

MRS <Xt>, ERRIDR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
```

```
elsif EL2Enabled() && HCR EL2.TERR == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif SCR EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return ERRIDR EL1;
elsif PSTATE.EL == EL\overline{2} then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.TERR == '1' then
        UNDEFINED;
    elsif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return ERRIDR EL1;
elsif PSTATE.EL == EL\overline{3} then
    return ERRIDR EL1;
```

B.12.2 ERRSELR_EL1, Error Record Select Register

Selects an error record to be accessed through the Error Record System registers.

Configurations

If AArch64-ERRIDR_EL1 indicates that zero error records are implemented, then it is IMPLEMENTATION DEFINED whether ERRSELR EL1 is UNDEFINED or RESO.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-139: AArch64_errselr_el1 bit assignments




Table B-309: ERRSELR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	SEL	Selects the error record accessed through the ERX registers.	16{x}
		0ъ00000000000000	
		Selects record 0, containing errors from DSU RAMs	

Access

MRS <Xt>, ERRSELR_EL1

op0	op1	CRn	CRm	op2
0b11	00000	0b0101	0b0011	0b001

MSR ERRSELR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	00000	0b0101	0b0011	0b001

Accessibility

MRS <Xt>, ERRSELR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
elsif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
elsif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
else
    return ERRSELR_EL1;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
```

```
UNDEFINED;
elsif SCR_EL3.TERR == '1' then
    if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
else
        AArch64.SystemAccessTrap(EL3, 0x18);
else
    return ERRSELR_EL1;
elsif PSTATE.EL == EL3 then
    return ERRSELR_EL1;
```

MSR ERRSELR EL1, <Xt>

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR EL3.TERR == '1' then
    elsif EL2Enabled() && HCR EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif SCR EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
        ERRSELR EL1 = X[t];
elsif PSTATE.EL == EL2 then
if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elsif SCR EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        ERRSELR EL1 = X[t];
elsif PSTATE.EL == EL3 then
    ERRSELR EL1 = X[t];
```

B.13 Memory-mapped RAS registers summary

The summary table provides an overview of the memory-mapped *Reliability*, *Availability*, *and Serviceability* (RAS) registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table B-312: RAS register summary

Offset	Name	Reset	Width	Description
None	ERR1CTLR	_	64-bit	Error Record Control Register
None	ERR1FR	_	64-bit	Error Record Feature Register
None	ERR1MISCO	_	64-bit	Error Record Miscellaneous Register 0
None	ERR1MISC1	_	64-bit	Error Record Miscellaneous Register 1

Offset	Name	Reset	Width	Description
None	ERR1MISC2	_	64-bit	Error Record Miscellaneous Register 2
None	ERR1MISC3	_	64-bit	Error Record Miscellaneous Register 3
None	ERR1PFGCTL	_	64-bit	Pseudo-fault Generation Control Register
None	ERR1PFGF	_	64-bit	Pseudo-fault Generation Feature Register
None	ERR1STATUS	_	64-bit	Error Record Primary Status Register
None	ERR2CTLR	_	64-bit	Error Record Control Register
None	ERR2FR	_	64-bit	Error Record Feature Register
None	ERR2MISC0	_	64-bit	Error Record Miscellaneous Register 0
None	ERR2MISC1	_	64-bit	Error Record Miscellaneous Register 1
None	ERR2MISC2	_	64-bit	Error Record Miscellaneous Register 2
None	ERR2MISC3	_	64-bit	Error Record Miscellaneous Register 3
None	ERR2PFGCTL	_	64-bit	Pseudo-fault Generation Control Register
None	ERR2PFGF	_	64-bit	Pseudo-fault Generation Feature Register
None	ERR2STATUS		64-bit	Error Record Primary Status Register

B.13.1 ERR1CTLR, Error Record Control Register

The error control register contains enable bits for the node that writes to this record:

- Enabling error detection and correction.
- Enabling the critical error, error recovery, and fault handling interrupts.
- Enabling in-band error response for Uncorrected errors.

For each bit, if the node does not support the feature, then the bit is **RESO**. The definition of each record is IMPLEMENTATION DEFINED.

Configurations

ext-ERR<n>FR describes the features implemented by the node.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-140: ext_err1ctlr bit assignments




Table B-313: ERR1CTLR bit descriptions

Bits	Name	Description	Reset
[63:11]	RES0	Reserved	RES0
[10]	10] DUI Error recovery interrupt for deferred errors enable.		х
	When ext-ERR <n>FR.DUI == 0b10, this control applies to errors arising from both reads and writes.</n>		
	When enabled, the error recovery interrupt is generated for all detected Deferred errors.		
	ОБО		
		Error recovery interrupt not generated for deferred errors.	
		0ь1	
		Error recovery interrupt generated for deferred errors.	
		The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.	
[9]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[8]	CFI	Fault handling interrupt for Corrected errors enable.	х
		When ext-ERR <n>FR.CFI == 0b10, this control applies to errors arising from both reads and writes.</n>	
		When enabled:	
		• If the node implements Corrected error counters, then the fault handling interrupt is generated when a counter overflows and the overflow bit for the counter is set to 0b1. For more information, see ext-ERR <n>MISCO.</n>	
		Otherwise, the fault handling interrupt is also generated for all detected Corrected errors.	
		0ь0	
		Fault handling interrupt not generated for Corrected errors.	
		0b1	
		Fault handling interrupt generated for Corrected errors.	
		The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.	
[7:4]	RES0	Reserved	RES0
[3]	FI	Fault handling interrupt enable.	х
		When ext-ERR <n>FR.FI == 0b10, this control applies to errors arising from both reads and writes.</n>	
		When enabled:	
		The fault handling interrupt is generated for all detected Deferred errors and Uncorrected errors.	
		If the fault handling interrupt for Corrected errors control is not implemented:	
		 If the node implements Corrected error counters, then the fault handling interrupt is also generated when a counter overflows and the overflow bit for the counter is set to 0b1. 	
		 Otherwise, the fault handling interrupt is also generated for all detected Corrected errors. 	
		0b0	
		Fault handling interrupt disabled.	
		0ь1	
		Fault handling interrupt enabled.	
		The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.	
[2]	UI	Uncorrected error recovery interrupt enable.	х
		When ext-ERR <n>FR.UI == 0b10, this control applies to errors arising from both reads and writes.</n>	
		When enabled, the error recovery interrupt is generated for all detected Uncorrected errors that are not deferred.	
		0ъ0	
		Error recovery interrupt disabled.	
		0b1 From recovery interrupt enabled	
		Error recovery interrupt enabled.	
		The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.	
[1]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[0]	ED	Error reporting and logging enable. When disabled, the node behaves as if error detection and correction are disabled, and no errors are recorded or signaled by the node. Arm recommends that, when disabled, correct error detection and correction codes are written for writes, unless disabled by an IMPLEMENTATION DEFINED control for error injection.	
		0ь0	
		Error reporting disabled.	
		0b1	
		Error reporting enabled.	
	It is IMPLEMENTATION DEFINED whether the node fully disables error detection and correction when re is disabled. That is, even with error reporting disabled, the node might continue to silently correct errors. Uncorrectable errors might result in corrupt data being silently propagated by the node.		
		Note: If this node requires initialization after Cold reset to prevent signaling false errors, then Arm recommends this bit is set to 0b0 on Cold reset, meaning errors are not reported from Cold reset. This allows boot software to initialize a node without signaling errors. Software can enable error reporting after the node is initialized. Otherwise, the Cold reset value is IMPLEMENTATION DEFINED. If the Cold reset value is 0b1, the reset values of other controls in this register are also IMPLEMENTATION DEFINED and should not be UNKNOWN.	

B.13.2 ERR1FR, Error Record Feature Register

Defines whether <n> is the first record owned by a node:

- If <n> is the first error record owned by a node, then ERR<n>FR.ED != 0b00.
- If <n> is not the first error record owned by a node, then ERR<n>FR.ED == 0b00.

If <n> is the first record owned by the node, defines which of the common architecturally-defined features are implemented by the node and, of the implemented features, which are software programmable.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-141: ext_err1fr bit assignments




Table B-314: ERR1FR bit descriptions

Bits	Name	Description	Reset
[63:55]	RES0	Reserved	
[54:53]	CE	Corrected Error recording. Describes the types of Corrected Error the node can record.	xx
		0b10	
		The node can record of a non-specific Corrected Error (a Corrected Error that is recorded as ext-ERR <n>STATUS.CE == 0b10).</n>	
[52]	DE	Deferred Error recording. Describes whether the node can record this type of error.	х
		0b1	
		The node can record this type of error.	
[51]	UEO	Latent or Restartable Error recording. Describes whether the node can record this type of error.	x
		0ь0	
		The node does not record this type of error.	
[50]	UER	Signaled or Recoverable Error recording. Describes whether the node can record this type of error.	x
		0ь0	
		The node does not record this type of error.	
[49]	UEU	Unrecoverable Error recording. Describes whether the node can record this type of error.	x
		0b1	
		The node can record this type of error.	
[48]	UC	Uncontainable Error recording. Describes whether the node can record this type of error.	х
		0ь1	
		The node can record this type of error.	
[47:32]	RES0	Reserved	RES0
[31]	FRX	Feature Register extension. Defines whether ERR <n>FR[63:48] are architecturally defined.</n>	x
		0b1	
		ERR <n>FR[63:48] are defined by the architecture.</n>	
[30:26]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[25:24]	TS	Timestamp Extension. Indicates whether, for each error record <m> owned by this node, ERR<m>MISC3 is used as the timestamp register, and, if it is, the timebase used by the timestamp.</m></m>	xx
		0ь00	
		The node does not support a timestamp register.	
[23:22]	CI	Critical error interrupt. Indicates whether the critical error interrupt and associated controls are implemented.	XX
		0ь00	
		Does not support the critical error interrupt. ext-ERR <n>CTLR.CI is RESO.</n>	
[21:20]	INJ	Fault Injection Extension. Indicates whether the RAS Common Fault Injection Model Extension is implemented.	xx
		0ь01	
		The node implements the RAS Common Fault Injection Model Extension. See ext-ERR <n>PFGF for more information.</n>	
[19:18]	CEO	Corrected Error overwrite. Indicates the behavior when a second Corrected error is detected after a first Corrected error has been recorded by an error record <m> owned by the node.</m>	xx
		0000	
		Counts Corrected errors if a counter is implemented. Keeps the previous error syndrome. If the counter overflows, or no counter is implemented, then ERR <m>STATUS.OF is set to 0b1.</m>	
[17:16]	DUI	Error recovery interrupt for deferred errors control. Indicates whether the control for enabling error recovery interrupts on deferred errors are implemented.	xx
		0b10	
		Control for enabling error recovery interrupts on deferred errors is supported and controllable using ext- ERR <n>CTLR.DUI.</n>	
[15]	RP	Repeat counter. Indicates whether the node implements the repeat Corrected error counter in ERR <m>MISCO for each error record <m> owned by the node that implements the standard Corrected error counter.</m></m>	х
		0b1	
		A first (repeat) counter and a second (other) counter are implemented. The repeat counter is the same size as the primary error counter.	
[14:12]	CEC	Corrected Error Counter. Indicates whether the node implements the standard Corrected error counter (CE counter) mechanisms in ERR <m>MISCO for each error record <m> owned by the node that can record countable errors.</m></m>	xxx
		0ь010	
		Implements an 8-bit Corrected error counter in ERR <m>MISC0[39:32].</m>	
[11:10]	CFI	Fault handling interrupt for corrected errors. Indicates whether the control for enabling fault handling interrupts on corrected errors are implemented.	xx
		0b10	
		Control for enabling fault handling interrupts on corrected errors is supported and controllable using ext- ERR <n>CTLR.CFI.</n>	
[9:8]	UE	In-band uncorrected error reporting. Indicates whether the in-band uncorrected error reporting (External Aborts) and associated controls are implemented.	xx
		0ь01	
		In-band uncorrected error reporting (External Aborts) is supported and always enabled. ext- ERR <n>CTLR.UE is RESO.</n>	
[7:6]	FI	Fault handling interrupt. Indicates whether the fault handling interrupt and associated controls are implemented.	xx
		0ь10	
		Fault handling interrupt is supported and controllable using ext-ERR <n>CTLR.FI.</n>	

Bits	Name	Description	Reset		
[5:4]	UI	Error recovery interrupt for uncorrected errors. Indicates whether the error handling interrupt and associated controls are implemented.	xx		
		b10			
		Error handling interrupt is supported and controllable using ext-ERR <n>CTLR.UI.</n>			
[3:2]	RES0	Reserved			
[1:0]	[1:0] ED Error reporting and logging. Indicates whether error record <n> is the first record owned the node, and, if whether it implements the controls for enabling and disabling error reporting and logging.</n>		xx		
		0b10			
		Error reporting and logging is controllable using ext-ERR <n>CTLR.ED.</n>			

B.13.3 ERR1MISCO, Error Record Miscellaneous Register 0

IMPLEMENTATION DEFINED error syndrome register. The miscellaneous syndrome registers might contain:

- Information to locate where the error was detected.
- If the error was detected within a FRU, the identity of the FRU.
- A Corrected error counter or counters.
- Other state information not present in the corresponding status and address registers.

If the node that owns error record <n> implements architecturally-defined error counters (ERR<q>FR.CEC != 0b000), and error record <n> can record countable errors, then ERR<n>MISCO implements the architecturally-defined error counter or counters.

Configurations

ERR<q>FR describes the features implemented by the node that owns error record <n>. <q> is the index of the first error record owned by the same node as error record <n>. If the node owns a single record, then q = n.

For IMPLEMENTATION DEFINED fields in ERR<n>MISCO, writing zero returns the error record to an initial quiescent state.

In particular, if any IMPLEMENTATION DEFINED syndrome fields might generate a Fault Handling or Error Recovery Interrupt request, writing zero is sufficient to deactivate the Interrupt request.

Fields that are read-only, non-zero, and ignore writes are compliant with this requirement.



Arm recommends that any IMPLEMENTATION DEFINED syndrome field that can generate a Fault Handling, Error Recovery, Critical, or IMPLEMENTATION DEFINED, interrupt request is disabled at Cold reset and is enabled by software writing an IMPLEMENTATION DEFINED nonzero value to an IMPLEMENTATION DEFINED field in ERR<q>CTLR.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-142: ext_err1misc0 bit assignments




Table B-315: ERR1MISCO bit descriptions

Bits	Name	Description	Reset		
[63:48]	RES0	Reserved	RES0		
[47]	OFO	Sticky overflow bit, other. Set to 1 when ERR <n>MISCO.CECO is incremented and wraps through zero.</n>			
		0ъ0			
		Other counter has not overflowed.			
		Db1			
		Other counter has overflowed.			
		A direct write that modifies this bit might indirectly set ext-ERR <n>STATUS.OF to an unknown value and a direct write to ext-ERR<n>STATUS.OF that clears it to zero might indirectly set this bit to an unknown value.</n></n>			
[46:40]	CECO	Corrected error count, other. Incremented for each countable error that is not accounted for by incrementing ERR <n>MISCO.CECR.</n>	7{x}		

Bits	Name	Description	Reset
[39]	OFR	Sticky overflow bit, repeat. Set to 1 when ERR <n>MISCO.CECR is incremented and wraps through zero.</n>	Х
		0ь0	
		Repeat counter has not overflowed.	
		0ь1	
		Repeat counter has overflowed.	
		A direct write that modifies this bit might indirectly set ext-ERR <n>STATUS.OF to an UNKNOWN value and a direct write to ext-ERR<n>STATUS.OF that clears it to zero might indirectly set this bit to an UNKNOWN value.</n></n>	
[38:32]	CECR	Corrected error count, repeat. Incremented for the first countable error, which also records other syndrome for the error, and subsequently for each countable error that matches the recorded other syndrome. Corrected errors are countable errors. It is IMPLEMENTATION DEFINED and might be UNPREDICTABLE whether Deferred and Uncorrected errors are countable errors.	7{x}
		Note: For example, the other syndrome might include the set and way information for an error detected in a cache. This might be recorded in the IMPLEMENTATION DEFINED ERR <n>MISC<m> fields on a first Corrected error. ERR<n>MISCO.CECR is then incremented for each subsequent Corrected Error in the same set and way.</n></m></n>	
[31:30]	WAY	The way that contained the error	XX
[29:19]	RES0	Reserved	RES0
[18:6]	INDX	The index that contained the error	13{x}
[5:4]	RES0	Reserved	RES0
[3:1]	LVL	Cache level	XXX
		0ь000	
		L1.	
		0b001	
		L2.	
[O]	InD	Instruction or Data cache	х
		0ь0	
		Data or unified cache.	
		0b1	
		Instruction cache.	

Access

Reads from ERR<n>MISCO return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.

[note] These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged. [/note]

Accessibility

Reads from ERR<n>MISCO return an IMPLEMENTATION DEFINED value and writes have IMPLEMENTATION DEFINED behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

B.13.4 ERR1MISC1, Error Record Miscellaneous Register 1

IMPLEMENTATION DEFINED error syndrome register. The miscellaneous syndrome registers might contain:

- Information to locate where the error was detected.
- If the error was detected within a FRU, the identity of the FRU.
- A Corrected error counter or counters.
- Other state information not present in the corresponding status and address registers.

Configurations

ERR<q>FR describes the features implemented by the node that owns error record <n>. <q> is the index of the first error record owned by the same node as error record <n>. If the node owns a single record, then q = n.

For IMPLEMENTATION DEFINED fields in ERR<n>MISC1, writing zero returns the error record to an initial quiescent state.

In particular, if any IMPLEMENTATION DEFINED syndrome fields might generate a Fault Handling or Error Recovery Interrupt request, writing zero is sufficient to deactivate the Interrupt request.

Fields that are read-only, non-zero, and ignore writes are compliant with this requirement.



Arm recommends that any IMPLEMENTATION DEFINED syndrome field that can generate a Fault Handling, Error Recovery, Critical, or IMPLEMENTATION DEFINED, interrupt request is disabled at Cold reset and is enabled by software writing an IMPLEMENTATION DEFINED nonzero value to an IMPLEMENTATION DEFINED field in ERR<q>CTLR.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-143: ext_err1misc1 bit assignments




Table B-316: ERR1MISC1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RESO

Access

Reads from ERR<n>MISC1 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.

[note] These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged. [note]

Accessibility

Reads from ERR<n>MISC1 return an IMPLEMENTATION DEFINED value and writes have IMPLEMENTATION DEFINED behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

B.13.5 ERR1MISC2, Error Record Miscellaneous Register 2

IMPLEMENTATION DEFINED error syndrome register. The miscellaneous syndrome registers might contain:

- Information to locate where the error was detected.
- If the error was detected within a FRU, the identity of the FRU.
- A Corrected error counter or counters.
- Other state information not present in the corresponding status and address registers.

Configurations

ERR<q>FR describes the features implemented by the node that owns error record <n>. <q> is the index of the first error record owned by the same node as error record <n>. If the node owns a single record, then q = n.

For IMPLEMENTATION DEFINED fields in ERR<n>MISC2, writing zero returns the error record to an initial quiescent state.

In particular, if any IMPLEMENTATION DEFINED syndrome fields might generate a Fault Handling or Error Recovery Interrupt request, writing zero is sufficient to deactivate the Interrupt request.

Fields that are read-only, non-zero, and ignore writes are compliant with this requirement.

If RAS System Architecture v1.1 is not implemented, Arm recommendeds that ERR<n>MISC2 does not require zeroing to return the record to a quiescent state.



Arm recommends that any IMPLEMENTATION DEFINED syndrome field that can generate a Fault Handling, Error Recovery, Critical, or IMPLEMENTATION DEFINED, interrupt request is disabled at Cold reset and is enabled by software writing an IMPLEMENTATION DEFINED nonzero value to an IMPLEMENTATION DEFINED field in ERR<q>CTLR.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-144: ext_err1misc2 bit assignments




Table B-317: ERR1MISC2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RES0

Access

Reads from ERR<n>MISC2 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.

[note] These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged. [/note]

Accessibility

Reads from ERR<n>MISC2 return an IMPLEMENTATION DEFINED value and writes have IMPLEMENTATION DEFINED behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

B.13.6 ERR1MISC3, Error Record Miscellaneous Register 3

IMPLEMENTATION DEFINED error syndrome register. The miscellaneous syndrome registers might contain:

- Information to locate where the error was detected.
- If the error was detected within a FRU, the identity of the FRU.
- A Corrected error counter or counters.
- Other state information not present in the corresponding status and address registers.

If the node that owns error record n supports the RAS Timestamp Extension (ERR<q>FR.TS != 0b00), then ERR<n>MISC3 contains the timestamp value for error record n when the error was detected. Otherwise the contents of ERR<n>MISC3 are IMPLEMENTATION DEFINED.

Configurations

ERR<q>FR describes the features implemented by the node that owns error record <n>. <q> is the index of the first error record owned by the same node as error record <n>. If the node owns a single record, then q = n.

For IMPLEMENTATION DEFINED fields in ERR<n>MISC3, writing zero returns the error record to an initial quiescent state.

In particular, if any IMPLEMENTATION DEFINED syndrome fields might generate a Fault Handling or Error Recovery Interrupt request, writing zero is sufficient to deactivate the Interrupt request.

Fields that are read-only, non-zero, and ignore writes are compliant with this requirement.

If RAS System Architecture v1.1 is not implemented, Arm recommendeds that ERR<n>MISC3 does not require zeroing to return the record to a quiescent state.



Arm recommends that any IMPLEMENTATION DEFINED syndrome field that can generate a Fault Handling, Error Recovery, Critical, or IMPLEMENTATION DEFINED, interrupt request is disabled at Cold reset and is enabled by software writing an IMPLEMENTATION DEFINED nonzero value to an IMPLEMENTATION DEFINED field in ERR<q>CTLR.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-145: ext_err1misc3 bit assignments




Table B-318: ERR1MISC3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RESO

Access

Reads from ERR<n>MISC3 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.

[note] These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged. [/note]

Accessibility

Reads from ERR<n>MISC3 return an IMPLEMENTATION DEFINED value and writes have IMPLEMENTATION DEFINED behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

B.13.7 ERR1PFGCTL, Pseudo-fault Generation Control Register

Enables controlled fault generation.

Configurations

ext-ERR<n>FR describes the features implemented by the node.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx Oxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-146: ext_err1pfgctl bit assignments




Table B-319: ERR1PFGCTL bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	CDNEN	Countdown Enable. Controls transfers from the value that is held in the ext-ERR <n>PFGCDN into the Error Generation Counter and enables this counter.</n>	0b0
		0ь0	
		The Error Generation Counter is disabled.	
		0b1	
		The Error Generation Counter is enabled. On a write of 0b1 to this bit, the Error Generation Counter is set to ext-ERR <n>PFGCDN.CDN.</n>	
[30]	R	Restart. Controls whether, upon reaching zero, the Error Generation Counter restarts from the ext- ERR <n>PFGCDN value or stops.</n>	х
		0ь0	
		On reaching 0, the Error Generation Counter will stop.	
		0b1	
		On reaching 0, the Error Generation Counter is set to ext-ERR <n>PFGCDN.CDN.</n>	
		This bit is RESO if the node does not support this control.	
[29:13]	RES0	Reserved	RES0
[12]	MV	Miscellaneous syndrome. The value that is written to ext-ERR <n>STATUS.MV when an injected error is recorded.</n>	х
		0ь0	
		ext-ERR <n>STATUS.MV is set to 0b0 when an injected error is recorded.</n>	
		0ь1	
		ext-ERR <n>STATUS.MV is set to 0b1 when an injected error is recorded.</n>	
		This bit reads-as-one if the node always records some syndrome in ERR <n>MISC<m>, setting ext-ERR<n>STATUS.MV to 1, when an injected error is recorded. This bit is RESO if the node does not support this control.</n></m></n>	

Bits	Name	Description	Reset
[11]	AV	Address syndrome. The value that is written to ext-ERR <n>STATUS.AV when an injected error is recorded.</n>	х
		0ъ0	
		ext-ERR <n>STATUS.AV is set to 0b0 when an injected error is recorded.</n>	
		0b1	
		ext-ERR <n>STATUS.AV is set to 0b1 when an injected error is recorded.</n>	
		This bit reads-as-one if the node always sets ext-ERR <n>STATUS.AV to 0b1 when an injected error is recorded. This bit is RESO if the node does not support this control.</n>	
[10]	PN	Poison flag. The value that is written to ext-ERR <n>STATUS.PN when an injected error is recorded.</n>	Х
		060	
		ext-ERR <n>STATUS.PN is set to 0b0 when an injected error is recorded.</n>	
		0b1	
		ext-ERR <n>STATUS.PN is set to 0b1 when an injected error is recorded.</n>	
		This bit is RESO if the node does not support this control.	
[9]	ER	Error Reported flag. The value that is written to ext-ERR <n>STATUS.ER when an injected error is recorded.</n>	Х
		0ъ0	
		ext-ERR <n>STATUS.ER is set to 0b0 when an injected error is recorded.</n>	
		0b1	
		ext-ERR <n>STATUS.ER is set to 0b1 when an injected error is recorded.</n>	
		This bit is RESO if the node does not support this control.	
[8]	CI	Critical Error flag. The value that is written to ext-ERR <n>STATUS.CI when an injected error is recorded.</n>	х
		0ъ0	
		ext-ERR <n>STATUS.CI is set to 0b0 when an injected error is recorded.</n>	
		061	
		ext-ERR <n>STATUS.CI is set to 0b1 when an injected error is recorded.</n>	
		This bit is RESO if the node does not support this control.	
[7:6]	CE	Corrected Error generation enable. Controls the type of Corrected Error condition that might be generated.	xx
		0ь00	
		No error of this type will be generated.	
		0b01	
		A non-specific Corrected Error, that is, a Corrected Error that is recorded as ext-ERR <n>STATUS.CE == 0b10, might be generated when the Error Generation Counter decrements to zero.</n>	
		0b10	
		A transient Corrected Error, that is, a Corrected Error that is recorded as ext-ERR <n>STATUS.CE == 0b01, might be generated when the Error Generation Counter decrements to zero.</n>	
		0b11	
		A persistent Corrected Error, that is, a Corrected Error that is recorded as ext-ERR <n>STATUS.CE == 0b11, might be generated when the Error Generation Counter decrements to zero.</n>	
		The set of permitted values for this field is defined by ext-ERR <n>PFGF.CE.</n>	
		This field is RESO if the node does not support this control.	

Bits	Name	Description	Reset
[5]	DE	Deferred Error generation enable. Controls whether this type of error condition might be generated. It is IMPLEMENTATION DEFINED whether the error is generated if the data is not consumed.	х
		0ь0	
		No error of this type will be generated.	
		0ь1	
		An error of this type might be generated when the Error Generation Counter decrements to zero.	
		This bit is RESO if the node does not support this control.	
[4]	UEO	Latent or Restartable Error generation enable. Controls whether this type of error condition might be generated. It is IMPLEMENTATION DEFINED whether the error is generated if the data is not consumed.	х
		0ъ0	
		No error of this type will be generated.	
		0b1	
		An error of this type might be generated when the Error Generation Counter decrements to zero.	
		This bit is RESO if the node does not support this control.	
[3]	UER	Signaled or Recoverable Error generation enable. Controls whether this type of error condition might be generated. It is IMPLEMENTATION DEFINED whether the error is generated if the data is not consumed.	х
		0ь0	
		No error of this type will be generated.	
		0b1	
		An error of this type might be generated when the Error Generation Counter decrements to zero.	
		This bit is RESO if the node does not support this control.	
[2]	UEU	Unrecoverable Error generation enable. Controls whether this type of error condition might be generated. It is IMPLEMENTATION DEFINED whether the error is generated if the data is not consumed.	х
		0ъ0	
		No error of this type will be generated.	
		061	
		An error of this type might be generated when the Error Generation Counter decrements to zero.	
		This bit is RESO if the node does not support this control.	
[1]	UC	Uncontainable Error generation enable. Controls whether this type of error condition might be generated. It is IMPLEMENTATION DEFINED whether the error is generated if the data is not consumed.	х
		0ь0	
		No error of this type will be generated.	
		0ь1	
		An error of this type might be generated when the Error Generation Counter decrements to zero.	
		This bit is RESO if the node does not support this control.	

Bits	Name	Description	Reset
[0]	OF	Overflow flag. The value that is written to ext-ERR <n>STATUS.OF when an injected error is recorded.</n>	Х
		ext-ERR <n>STATUS.OF is set to 0b0 when an injected error is recorded.</n>	
		ext-ERR <n>STATUS.OF is set to 0b1 when an injected error is recorded.</n>	
		This bit is RESO if the node does not support this control.	

B.13.8 ERR1PFGF, Pseudo-fault Generation Feature Register

Defines which common architecturally-defined fault generation features are implemented.

Configurations

ext-ERR<n>FR describes the features implemented by the node.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-147: ext_err1pfgf bit assignments




Table B-320: ERR1PFGF bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0
[30]	R	Restartable. Support for Error Generation Counter restart mode.	Х
		0b1	
		Feature controllable.	
[29]	SYN	Syndrome. Fault syndrome injection.	Х
		0ь0	
		When an injected error is recorded, the node sets ext-ERR <n>STATUS.{IERR, SERR} to IMPLEMENTATION DEFINED values. ext-ERR<n>STATUS.{IERR, SERR} are UNKNOWN when ext-ERR<n>STATUS.V == 0b0.</n></n></n>	
[28:13]	RES0	Reserved	RES0
[12]	MV	Miscellaneous syndrome.	x
		Additional syndrome injection. Defines whether software can control all or part of the syndrome recorded in the ERR <n>MISC<m> registers when an injected error is recorded.</m></n>	
		It is IMPLEMENTATION DEFINED which syndrome fields in ERR <n>MISC<m> this refers to, as some fields might always be recorded by an error. For example, a Corrected Error counter.</m></n>	
		0ь0	
		When an injected error is recorded, the node might record IMPLEMENTATION DEFINED additional syndrome in ERR <n>MISC<m>. If any syndrome is recorded in ERR<n>MISC<m>, then ext-ERR<n>STATUS.MV is set to 0b1.</n></m></n></m></n>	
[11]	AV	Address syndrome. Address syndrome injection.	Х
		0ь0	
		When an injected error is recorded, the node either sets ext-ERR <n>ADDR and ext-ERR<n>STATUS.AV for the access, or leaves these unchanged.</n></n>	
[10]	PN	Poison flag. Describes how the fault generation feature of the node sets the ext-ERR <n>STATUS.PN status flag.</n>	Х
		0ь0	
		When an injected error is recorded, it is IMPLEMENTATION DEFINED whether the node sets ext- ERR <n>STATUS.PN to 0b1.</n>	
[9]	ER	Error Reported flag. Describes how the fault generation feature of the node sets the ext-ERR <n>STATUS.ER status flag.</n>	Х
		0ь0	
		When an injected error is recorded, the node sets ext-ERR <n>STATUS.ER according to the architecture-defined rules for setting the ER bit.</n>	
[8]	CI	Critical Error flag. Describes how the fault generation feature of the node sets the ext-ERR <n>STATUS.CI status flag.</n>	Х
		0ь0	
		When an injected error is recorded, it is IMPLEMENTATION DEFINED whether the node sets ext- ERR <n>STATUS.CI to 0b1.</n>	
[7:6]	CE	Corrected Error generation. Describes the types of Corrected Error that the fault generation feature of the node can generate.	xx
		ОЪО1 The fault generation feature of the node allows generation of a non-specific Corrected Error, that is, a Corrected Error that is recorded as ext-ERR <n>STATUS.CE == 0b10.</n>	

Bits	Name	Description	Reset
[5]	DE	Deferred Error generation. Describes whether the fault generation feature of the node can generate this type of error.	Х
		0b1	
		The fault generation feature of the node allows generation of this type of error.	
[4]	UEO	Latent or Restartable Error generation. Describes whether the fault generation feature of the node can generate this type of error.	х
		0ь0	
		The fault generation feature of the node cannot generate this type of error.	
[3]	UER	Signaled or Recoverable Error generation. Describes whether the fault generation feature of the node can generate this type of error.	х
		0ь0	
		The fault generation feature of the node cannot generate this type of error.	
[2]	UEU	Unrecoverable Error generation. Describes whether the fault generation feature of the node can generate this type of error.	х
		0b1	
		The fault generation feature of the node allows generation of this type of error.	
[1]	UC	Uncontainable Error generation. Describes whether the fault generation feature of the node can generate this type of error.	х
		0b1	
		The fault generation feature of the node allows generation of this type of error.	
[0]	OF	Overflow flag. Describes how the fault generation feature of the node sets the ext-ERR <n>STATUS.OF status flag.</n>	Х
		0ь0	
		When an injected error is recorded, the node sets ext-ERR <n>STATUS.OF according to the architecture-defined rules for setting the OF bit.</n>	

B.13.9 ERR1STATUS, Error Record Primary Status Register

Contains status information for error record <n>, including:

- Whether any error has been detected (valid).
- Whether any detected error was not corrected, and returned to a Requester.
- Whether any detected error was not corrected and deferred.
- Whether an error record has been discarded because additional errors have been detected before the first error was handled by software (overflow).
- Whether any error has been reported.
- Whether the other error record registers contain valid information.
- Whether the error was reported because poison data was detected or because a corrupt value was detected by an error detection code.
- A primary error code.
- An **IMPLEMENTATION DEFINED** extended error code.

Within this register:

- The {AV, V, MV} bits are valid bits that define whether error record <n> registers are valid.
- The {UE, OF, CE, DE, UET} bits encode the types of error or errors recorded.
- The {CI, ER, PN, IERR, SERR} fields are syndrome fields.

Configurations

ERR<q>FR describes the features implemented by the node that owns error record <n>. <q> is the index of the first error record owned by the same node as error record <n>. If the node owns a single record, then q = n.

For IMPLEMENTATION DEFINED fields in ERR<n>STATUS, writing zero returns the error record to an initial quiescent state.

In particular, if any IMPLEMENTATION DEFINED syndrome fields might generate a Fault Handling or Error Recovery Interrupt request, writing zero is sufficient to deactivate the Interrupt request.

Fields that are read-only, non-zero, and ignore writes are compliant with this requirement.



Arm recommends that any IMPLEMENTATION DEFINED syndrome field that can generate a Fault Handling, Error Recovery, Critical, or IMPLEMENTATION DEFINED, interrupt request is disabled at Cold reset and is enabled by software writing an IMPLEMENTATION DEFINED nonzero value to an IMPLEMENTATION DEFINED field in ERR<q>CTLR.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-148: ext_err1status bit assignments




Table B-321: ERR1STATUS bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0
[30]	V	Status Register Valid.	0b0
		0ь0	
		ERR <n>STATUS not valid.</n>	
		0ь1	
		ERR <n>STATUS valid. At least one error has been recorded.</n>	
		This bit is read/write-one-to-clear.	
[29]	UE	Uncorrected Error.	Х
		0ь0	
		No errors have been detected, or all detected errors have been either corrected or deferred.	
		0ь1	
		At least one detected error was not corrected and not deferred.	
		When clearing ERR <n>STATUS.V to 0b0, if this bit is nonzero, then Arm recommends that software write 0b1 to this bit to clear this bit to zero.</n>	
		This bit is not valid and reads UNKNOWN if ERR <n>STATUS.V == 0b0.</n>	
		This bit is read/write-one-to-clear.	

Bits	Name	Description	Reset
[28]	ER	Error Reported.	Х
		0ъ0	
		No in-band error (External Abort) reported.	
		0ь1	
		An External Abort was signaled by the component to the Requester making the access or other transaction. This can be because any of the following are true:	
		The applicable one of the ERR <q>CTLR.{WUE,RUE,UE} bits is implemented and was set to 0b1 when an Uncorrected error was detected.</q>	
		 The applicable one of the ERR<q>CTLR.{WUE,RUE,UE} bits is not implemented and the component always reports errors.</q> 	
		It is IMPLEMENTATION DEFINED whether this bit can be set to 0b1 by a Deferred error.	
		When clearing ERR <n>STATUS.V to 0b0, if this bit is nonzero, then Arm recommends that software write 0b1 to this bit to clear this bit to zero.</n>	
		This bit is not valid and reads UNKNOWN if any of the following are true:	
		• ERR <n>STATUS.V == 0b0.</n>	
		• ERR <n>STATUS.UE == 0b0 and this bit is never set to 0b1 by a Deferred error.</n>	
		• ERR <n>STATUS.{UE,DE} == {0,0} and this bit can be set to 0b1 by a Deferred error.</n>	
		This bit is read/write-one-to-clear.	
		Note: An External Abort signaled by the component might be masked and not generate any exception.	

Bits	Name	Description	Reset
[27]	OF	Overflow.	Х
		Indicates that multiple errors have been detected. This bit is set to 0b1 when one of the following occurs: • A Corrected error counter is implemented, an error is counted, and the counter overflows.	
		 ERR<n>STATUS.V was previously set to 0b1, a Corrected error counter is not implemented, and a Corrected</n> 	
		error is recorded.	
		• ERR <n>STATUS.V was previously set to 0b1, and a type of error other than a Corrected error is recorded.</n>	
		Otherwise, this bit is unchanged when an error is recorded.	
		If a Corrected error counter is implemented:	
		• A direct write that modifies the counter overflow flag indirectly might set this bit to an UNKNOWN value.	
		 A direct write to this bit that clears this bit to zero might indirectly set the counter overflow flag to an UNKNOWN value. 	
		0b0	
		Since this bit was last cleared to zero, no error syndrome has been discarded and, if a Corrected error counter is implemented, it has not overflowed.	
		0ъ1	
		Since this bit was last cleared to zero, at least one error syndrome has been discarded or, if a Corrected error counter is implemented, it might have overflowed.	
		When clearing ERR <n>STATUS.V to 0b0, if this bit is nonzero, then Arm recommends that software write 0b1 to this bit to clear this bit to zero.</n>	
		This bit is not valid and reads unknown if ERR <n>STATUS.V == 0b0.</n>	
		This bit is read/write-one-to-clear.	
[26]	MV	Miscellaneous Registers Valid.	0b0
		0ъ0	
		ERR <n>MISC<m> not valid.</m></n>	
		0b1	
		The IMPLEMENTATION DEFINED contents of the ERR <n>MISC<m> registers contains additional information for an error recorded by this record.</m></n>	
		This bit is read/write-one-to-clear.	
		Note: If the ERR <n>MISC<m> registers can contain additional information for a previously recorded error, then the contents must be self-describing to software or a user. For example, certain fields might relate only to Corrected errors, and other fields only to the most recent error that was not discarded.</m></n>	

Bits	Name	Description	Reset
[25:24]	CE	Corrected Error.	xx
		0ъ00	
		No errors were corrected.	
		0601	
		At least one transient error was corrected.	
		0b10	
		At least one error was corrected.	
		0b11	
		At least one persistent error was corrected.	
		The mechanism by which a component or node detects whether a correctable error is transient or persistent is IMPLEMENTATION DEFINED. If no such mechanism is implemented, then the node sets this field to 0b10 when a corrected error is recorded.	
		When clearing ERR <n>STATUS.V to 0b0, if this field is nonzero, then Arm recommends that software write ones to this field to clear this field to zero.</n>	
		This field is not valid and reads UNKNOWN if ERR <n>STATUS.V == 0b0.</n>	
		This field is read/write-ones-to-clear. Writing a value other than all-zeros or all-ones sets this field to an unknown value.	
[23]	DE	Deferred Error.	Х
		0ъ0	
		No errors were deferred.	
		0b1	
		At least one error was not corrected and deferred.	
		Support for deferring errors is IMPLEMENTATION DEFINED.	
		When clearing ERR <n>STATUS.V to 0b0, if this bit is nonzero, then Arm recommends that software write 0b1 to this bit to clear this bit to zero.</n>	
		This bit is not valid and reads unknown if ERR <n>STATUS.V == 0b0.</n>	
		This bit is read/write-one-to-clear.	

Bits	Name	Description	Reset
[22]	PN	Poison.	х
		0ь0	
		Uncorrected error or Deferred error recorded because a corrupt value was detected, for example, by an error detection code (EDC), or Corrected error recorded.	
		0b1	
		Uncorrected error or Deferred error recorded because a poison value was detected.	
		When clearing ERR <n>STATUS.V to 0b0, if this bit is nonzero, then Arm recommends that software write 0b1 to this bit to clear this bit to zero.</n>	
		This bit is not valid and reads UNKNOWN if any of the following are true:	
		• ERR <n>STATUS.$V == 0b0$.</n>	
		• ERR <n>STATUS.{DE,UE} == {0,0}.</n>	
		This bit is read/write-one-to-clear.	
[21:20]	UET	${\tt Uncorrected\ Error\ Type.\ Describes\ the\ state\ of\ the\ component\ after\ detecting\ or\ consuming\ an\ Uncorrected\ error.}$	xx
		0600	
		Uncorrected error, Uncontainable error (UC).	
		0b01	
		Uncorrected error, Unrecoverable error (UEU).	
		0b10	
		Uncorrected error, Latent or Restartable error (UEO).	
		0b11	
		Uncorrected error, Signaled or Recoverable error (UER).	
		When clearing ERR <n>STATUS.V to 0b0, if this field is nonzero, then Arm recommends that software write ones to this field to clear this field to zero.</n>	
		This field is not valid and reads UNKNOWN if any of the following are true:	
		• ERR <n>STATUS.V == 0b0.</n>	
		• ERR <n>STATUS.UE == 0b0.</n>	
		This field is read/write-ones-to-clear. Writing a value other than all-zeros or all-ones sets this field to an unknown value.	
		Note: Software might use the information in the error record registers to determine what recovery is necessary.	
[19]	CI	Critical Error. Indicates whether a critical error condition has been recorded.	Х
		0ъ0	
		No critical error condition.	
[18:16]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[15:8]	IERR	IMPLEMENTATION DEFINED error code. Used with any primary error code ERR <n>STATUS.SERR value. Further IMPLEMENTATION DEFINED information can be placed in the ERR<n>MISC<m> registers.</m></n></n>	8{x}
		The implemented set of valid values that this field can take is IMPLEMENTATION DEFINED. If any value not in this set is written to this register, then the value read back from this field is UNKNOWN .	
		Note: This means that one or more bits of this field might be implemented as fixed read-as-zero or read-as-one values.	
		This field is not valid and reads unknown if all of the following are true:	
		Any of the following are true:	
		 The RAS Common Fault Injection Model Extension is implemented by the node that owns this error record and ERR<q>PFGF.SYN == 0b0.</q> 	
		 The RAS Common Fault Injection Model Extension is not implemented by the node that owns this error record. 	
		• ERR <n>STATUS.V == 0b0.</n>	
[7:0]	SERR	Architecturally-defined primary error code. The primary error code might be used by a fault handling agent to triage an error without requiring device-specific code. For example, to count and threshold corrected errors in software, or generate a short log entry.	8 { x }
		0ъ00000110	
		Data value from associative memory. For example, ECC error on cache data.	
		0ь00000111	
		Address/control value from associative memory. For example, ECC error on cache tag.	
		0ъ00001000	
		Data value from a TLB. For example, ECC error on TLB data.	
		0 ь00001100	
		Data value from (non-associative) external memory. For example, ECC error in SDRAM.	
		0b00010010	
		Error response from Completer of access. For example, error response from cache write-back.	
		Deferred error from Completer not supported at Requester. For example, poisoned data received from the Completer of an access by a Requester that cannot defer the error further.	

Access

The {AV, V, UE, ER, OF, MV, CE, DE, PN, UET, CI} fields are write-one-to-clear, meaning writes of zero are ignored, and a write of one or all-ones to the field clears the field to zero. The {IERR, SERR} fields are read/write fields, although the set of implemented valid values is **IMPLEMENTATION DEFINED**. See also ext-ERR<n>PFGF.SYN.

After reading ERR<n>STATUS, software must clear the valid bits in the register to allow new errors to be recorded. However, between reading the register and clearing the valid bits, a new error might have overwritten the register. To prevent this error being lost by software, the register prevents updates to fields that might have been updated by a new error.

When RAS System Architecture v1.0 is implemented:

Writes to the {UE, DE, CE} fields are ignored if the OF bit is set and is not being cleared.

- Writes to the V bit are ignored if any of the {UE, DE, CE} fields are nonzero and are not being cleared.
- Writes to the {AV, MV} bits and {ER, PN, UET, IERR, SERR} syndrome fields are ignored if the highest priority error status field is nonzero and not being cleared. The error status fields in priority order from highest to lowest, are UE, DE, and CE.

When RAS System Architecture v1.1 is implemented, a write to the register is ignored if all of:

- Any of {V, UE, OF, CE, DE} fields are nonzero before the write.
- The write does not clear the nonzero {V, UE, OF, CE, DE} fields to zero by writing ones to the applicable field or fields.

Some of the fields in ERR<n>STATUS are also defined as **UNKNOWN** where certain combinations of the {V, DE, UE} status fields are zero. The rules for writes to ERR<n>STATUS allow a node to implement such a field as a fixed read-only value.

For example, when RAS System Architecture v1.1 is implemented, a write to ERR<n>STATUS when ERR<n>STATUS.V is 1 results in either ERR<n>STATUS.V field being cleared to zero, or ERR<n>STATUS.V not changing. Since all fields in ERR<n>STATUS, other than {AV, V, MV}, usually read as **UNKNOWN** values when ERR<n>STATUS.V is zero, this means those fields can be implemented as read-only if applicable.

To ensure correct and portable operation, when software is clearing the valid bits in the register to allow new errors to be recorded, Arm recommends that software:

- Determine which fields to clear to zero by reading ERR<n>STATUS.
- Write ones to all the write-one-to-clear fields that are nonzero.
- Write zero to all the read/write fields.
- Write zero to all the write-one-to-clear fields that are zero.

Otherwise, these fields might not have the correct value when a new fault is recorded.

An exception is when the node supports writing to these fields as part of fault injection. See also ext-ERR<n>PFGF.SYN.

Accessibility

The {AV, V, UE, ER, OF, MV, CE, DE, PN, UET, CI} fields are write-one-to-clear, meaning writes of zero are ignored, and a write of one or all-ones to the field clears the field to zero. The {IERR, SERR} fields are read/write fields, although the set of implemented valid values is IMPLEMENTATION DEFINED. See also ext-ERR<n>PFGF.SYN.

After reading ERR<n>STATUS, software must clear the valid bits in the register to allow new errors to be recorded. However, between reading the register and clearing the valid bits, a new error might have overwritten the register. To prevent this error being lost by software, the register prevents updates to fields that might have been updated by a new error.

When RAS System Architecture v1.0 is implemented:

- Writes to the {UE, DE, CE} fields are ignored if the OF bit is set and is not being cleared.
- Writes to the V bit are ignored if any of the {UE, DE, CE} fields are nonzero and are not being cleared.
- Writes to the {AV, MV} bits and {ER, PN, UET, IERR, SERR} syndrome fields are ignored if the highest priority error status field is nonzero and not being cleared. The error status fields in priority order from highest to lowest, are UE, DE, and CE.

When RAS System Architecture v1.1 is implemented, a write to the register is ignored if all of:

- Any of {V, UE, OF, CE, DE} fields are nonzero before the write.
- The write does not clear the nonzero {V, UE, OF, CE, DE} fields to zero by writing ones to the applicable field or fields.

Some of the fields in ERR<n>STATUS are also defined as UNKNOWN where certain combinations of the {V, DE, UE} status fields are zero. The rules for writes to ERR<n>STATUS allow a node to implement such a field as a fixed read-only value.

For example, when RAS System Architecture v1.1 is implemented, a write to ERR<n>STATUS when ERR<n>STATUS.V is 1 results in either ERR<n>STATUS.V field being cleared to zero, or ERR<n>STATUS.V not changing. Since all fields in ERR<n>STATUS, other than {AV, V, MV}, usually read as UNKNOWN values when ERR<n>STATUS.V is zero, this means those fields can be implemented as read-only if applicable.

To ensure correct and portable operation, when software is clearing the valid bits in the register to allow new errors to be recorded, Arm recommends that software:

- Determine which fields to clear to zero by reading ERR<n>STATUS.
- Write ones to all the write-one-to-clear fields that are nonzero.
- Write zero to all the read/write fields.
- Write zero to all the write-one-to-clear fields that are zero.

Otherwise, these fields might not have the correct value when a new fault is recorded.

An exception is when the node supports writing to these fields as part of fault injection. See also ext-ERR<n>PFGF.SYN.

B.13.10 ERR2CTLR, Error Record Control Register

The error control register contains enable bits for the node that writes to this record:

- Enabling error detection and correction.
- Enabling the critical error, error recovery, and fault handling interrupts.
- Enabling in-band error response for Uncorrected errors.

For each bit, if the node does not support the feature, then the bit is **RESO**. The definition of each record is IMPLEMENTATION DEFINED.

Configurations

ext-ERR<n>FR describes the features implemented by the node.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-149: ext_err2ctlr bit assignments




Table B-322: ERR2CTLR bit descriptions

Bits	Name	Description	Reset
[63:11]	RES0	Reserved	RES0
[10]	DUI	Error recovery interrupt for deferred errors enable.	х
		When ext-ERR <n>FR.DUI == 0b10, this control applies to errors arising from both reads and writes.</n>	
		When enabled, the error recovery interrupt is generated for all detected Deferred errors.	
		0ъ0	
		Error recovery interrupt not generated for deferred errors.	
		0ь1	
		Error recovery interrupt generated for deferred errors.	
		The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.	

Bits	Name	Description	Reset
[9]	RES0	Reserved	RES0
[8]	CFI	Fault handling interrupt for Corrected errors enable.	Х
		When ext-ERR <n>FR.CFI == 0b10, this control applies to errors arising from both reads and writes.</n>	
		When enabled:	
		• If the node implements Corrected error counters, then the fault handling interrupt is generated when a counter overflows and the overflow bit for the counter is set to 0b1. For more information, see ext-ERR <n>MISCO.</n>	
		Otherwise, the fault handling interrupt is also generated for all detected Corrected errors.	
		0ь0	
		Fault handling interrupt not generated for Corrected errors.	
		0ь1	
		Fault handling interrupt generated for Corrected errors.	
		The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.	
[7:4]	RES0	Reserved	RES0
[3]	FI	Fault handling interrupt enable.	Х
		When ext-ERR <n>FR.FI == 0b10, this control applies to errors arising from both reads and writes.</n>	
		When enabled:	
		The fault handling interrupt is generated for all detected Deferred errors and Uncorrected errors.	
		If the fault handling interrupt for Corrected errors control is not implemented:	
		 If the node implements Corrected error counters, then the fault handling interrupt is also generated when a counter overflows and the overflow bit for the counter is set to 0b1. 	
		Otherwise, the fault handling interrupt is also generated for all detected Corrected errors.	
		0ь0	
		Fault handling interrupt disabled.	
		0b1	
		Fault handling interrupt enabled.	
		The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.	
[2]	UI	Uncorrected error recovery interrupt enable.	х
		When ext-ERR <n>FR.UI == 0b10, this control applies to errors arising from both reads and writes.</n>	
		When enabled, the error recovery interrupt is generated for all detected Uncorrected errors that are not deferred.	
		0ь0	
		Error recovery interrupt disabled.	
		0b1	
		Error recovery interrupt enabled.	
		The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.	

Bits	Name	Description	Reset
[1]	RES0	Reserved	RES0
[0]	ED	Error reporting and logging enable. When disabled, the node behaves as if error detection and correction are disabled, and no errors are recorded or signaled by the node. Arm recommends that, when disabled, correct error detection and correction codes are written for writes, unless disabled by an IMPLEMENTATION DEFINED control for error injection.	х
		0ь0	
		Error reporting disabled.	
		0b1	
		Error reporting enabled.	
		It is IMPLEMENTATION DEFINED whether the node fully disables error detection and correction when reporting is disabled. That is, even with error reporting disabled, the node might continue to silently correct errors. Uncorrectable errors might result in corrupt data being silently propagated by the node.	
		Note: If this node requires initialization after Cold reset to prevent signaling false errors, then Arm recommends this bit is set to 0b0 on Cold reset, meaning errors are not reported from Cold reset. This allows boot software to initialize a node without signaling errors. Software can enable error reporting after the node is initialized. Otherwise, the Cold reset value is IMPLEMENTATION DEFINED. If the Cold reset value is 0b1, the reset values of other controls in this register are also IMPLEMENTATION DEFINED and should not be UNKNOWN.	

B.13.11 ERR2FR, Error Record Feature Register

Defines whether <n> is the first record owned by a node:

- If <n> is the first error record owned by a node, then ERR<n>FR.ED != 0b00.
- If <n> is not the first error record owned by a node, then ERR<n>FR.ED == 0b00.

If <n> is the first record owned by the node, defines which of the common architecturally-defined features are implemented by the node and, of the implemented features, which are software programmable.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-150: ext_err2fr bit assignments




Table B-323: ERR2FR bit descriptions

Bits	Name	Description	Reset
[63:55]	RES0	Reserved	RES0
[54:53]	CE	Corrected Error recording. Describes the types of Corrected Error the node can record.	xx
		0b10	
		The node can record of a non-specific Corrected Error (a Corrected Error that is recorded as ext-ERR <n>STATUS.CE == 0b10).</n>	
[52]	DE	Deferred Error recording. Describes whether the node can record this type of error.	х
		0b1	
		The node can record this type of error.	
[51]	UEO	Latent or Restartable Error recording. Describes whether the node can record this type of error.	x
		0b1	
		The node can record this type of error.	
[50]	UER	Signaled or Recoverable Error recording. Describes whether the node can record this type of error.	x
		0ь0	
		The node does not record this type of error.	
[49]	UEU	Unrecoverable Error recording. Describes whether the node can record this type of error.	x
		0ь0	
		The node does not record this type of error.	
[48]	UC	Uncontainable Error recording. Describes whether the node can record this type of error.	x
		0b1	
		The node can record this type of error.	
[47:32]	RES0	Reserved	RES0
[31]	FRX	Feature Register extension. Defines whether ERR <n>FR[63:48] are architecturally defined.</n>	x
		0b1	
		ERR <n>FR[63:48] are defined by the architecture.</n>	
[30:26]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[25:24]	TS	Timestamp Extension. Indicates whether, for each error record <m> owned by this node, ERR<m>MISC3 is used as the timestamp register, and, if it is, the timebase used by the timestamp.</m></m>	xx
		0ъ00	
		The node does not support a timestamp register.	
[23:22]	CI	Critical error interrupt. Indicates whether the critical error interrupt and associated controls are implemented.	XX
		0ъ00	
		Does not support the critical error interrupt. ext-ERR <n>CTLR.CI is RESO.</n>	
[21:20]	INJ	Fault Injection Extension. Indicates whether the RAS Common Fault Injection Model Extension is implemented.	XX
		0b01	
		The node implements the RAS Common Fault Injection Model Extension. See ext-ERR <n>PFGF for more information.</n>	
[19:18]	CEO	Corrected Error overwrite. Indicates the behavior when a second Corrected error is detected after a first Corrected error has been recorded by an error record <m> owned by the node.</m>	xx
		0ъ00	
		Counts Corrected errors if a counter is implemented. Keeps the previous error syndrome. If the counter overflows, or no counter is implemented, then ERR <m>STATUS.OF is set to 0b1.</m>	
[17:16]	DUI	Error recovery interrupt for deferred errors control. Indicates whether the control for enabling error recovery interrupts on deferred errors are implemented.	xx
		0ъ10	
		Control for enabling error recovery interrupts on deferred errors is supported and controllable using ext-ERR <n>CTLR.DUI.</n>	
[15]	RP	Repeat counter. Indicates whether the node implements the repeat Corrected error counter in ERR <m>MISCO for each error record <m> owned by the node that implements the standard Corrected error counter.</m></m>	X
		0ь1	
		A first (repeat) counter and a second (other) counter are implemented. The repeat counter is the same size as the primary error counter.	
[14:12]	CEC	Corrected Error Counter. Indicates whether the node implements the standard Corrected error counter (CE counter) mechanisms in ERR <m>MISCO for each error record <m> owned by the node that can record countable errors.</m></m>	xxx
		0ь010	
		Implements an 8-bit Corrected error counter in ERR <m>MISC0[39:32].</m>	
[11:10]	CFI	Fault handling interrupt for corrected errors. Indicates whether the control for enabling fault handling interrupts on corrected errors are implemented.	XX
		0ъ10	
		Control for enabling fault handling interrupts on corrected errors is supported and controllable using ext-ERR <n>CTLR.CFI.</n>	
[9:8]	UE	In-band uncorrected error reporting. Indicates whether the in-band uncorrected error reporting (External Aborts) and associated controls are implemented.	xx
		0b01	
		In-band uncorrected error reporting (External Aborts) is supported and always enabled. ext-ERR <n>CTLR.UE is RESO.</n>	
[7:6]	FI	Fault handling interrupt. Indicates whether the fault handling interrupt and associated controls are implemented.	xx
		0ь10	
		Fault handling interrupt is supported and controllable using ext-ERR <n>CTLR.FI.</n>	

Bits	Name	Description	Reset		
[5:4]	UI	Error recovery interrupt for uncorrected errors. Indicates whether the error handling interrupt and associated controls are implemented.	xx		
		Db10			
		Error handling interrupt is supported and controllable using ext-ERR <n>CTLR.UI.</n>			
[3:2]	RES0	Reserved	RES0		
[1:0]	ED	Error reporting and logging. Indicates whether error record <n> is the first record owned the node, and, if so, whether it implements the controls for enabling and disabling error reporting and logging.</n>	xx		
		0b10			
		Error reporting and logging is controllable using ext-ERR <n>CTLR.ED.</n>			

B.13.12 ERR2MISCO, Error Record Miscellaneous Register 0

IMPLEMENTATION DEFINED error syndrome register. The miscellaneous syndrome registers might contain:

- Information to locate where the error was detected.
- If the error was detected within a FRU, the identity of the FRU.
- A Corrected error counter or counters.
- Other state information not present in the corresponding status and address registers.

If the node that owns error record <n> implements architecturally-defined error counters (ERR<q>FR.CEC != 0b000), and error record <n> can record countable errors, then ERR<n>MISCO implements the architecturally-defined error counter or counters.

Configurations

ERR<q>FR describes the features implemented by the node that owns error record <n>. <q> is the index of the first error record owned by the same node as error record <n>. If the node owns a single record, then q = n.

For IMPLEMENTATION DEFINED fields in ERR<n>MISCO, writing zero returns the error record to an initial quiescent state.

In particular, if any IMPLEMENTATION DEFINED syndrome fields might generate a Fault Handling or Error Recovery Interrupt request, writing zero is sufficient to deactivate the Interrupt request.

Fields that are read-only, non-zero, and ignore writes are compliant with this requirement.



Arm recommends that any IMPLEMENTATION DEFINED syndrome field that can generate a Fault Handling, Error Recovery, Critical, or IMPLEMENTATION DEFINED, interrupt request is disabled at Cold reset and is enabled by software writing an IMPLEMENTATION DEFINED nonzero value to an IMPLEMENTATION DEFINED field in ERR<q>CTLR.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-151: ext_err2misc0 bit assignments




Table B-324: ERR2MISCO bit descriptions

Bits	Name	Description	Reset
[63:48]	RES0	Reserved	RES0
[47]	OFO	Sticky overflow bit, other. Set to 1 when ERR <n>MISCO.CECO is incremented and wraps through zero.</n>	х
		0ь0	
		Other counter has not overflowed.	
		0ь1	
		Other counter has overflowed.	
		A direct write that modifies this bit might indirectly set ext-ERR <n>STATUS.OF to an UNKNOWN value and a direct write to ext-ERR<n>STATUS.OF that clears it to zero might indirectly set this bit to an UNKNOWN value.</n></n>	
[46:40]	CECO	Corrected error count, other. Incremented for each countable error that is not accounted for by incrementing ERR <n>MISCO.CECR.</n>	7{x}

Bits	Name	Description	Reset
[39]	OFR	Sticky overflow bit, repeat. Set to 1 when ERR <n>MISCO.CECR is incremented and wraps through zero.</n>	Х
		0ь0	
		Repeat counter has not overflowed.	
		0b1	
		Repeat counter has overflowed.	
		A direct write that modifies this bit might indirectly set ext-ERR <n>STATUS.OF to an UNKNOWN value and a direct write to ext-ERR<n>STATUS.OF that clears it to zero might indirectly set this bit to an UNKNOWN value.</n></n>	
[38:32]	CECR	Corrected error count, repeat. Incremented for the first countable error, which also records other syndrome for the error, and subsequently for each countable error that matches the recorded other syndrome. Corrected errors are countable errors. It is IMPLEMENTATION DEFINED and might be UNPREDICTABLE whether Deferred and Uncorrected errors are countable errors.	7{x}
		Note: For example, the other syndrome might include the set and way information for an error detected in a cache. This might be recorded in the IMPLEMENTATION DEFINED ERR <n>MISC<m> fields on a first Corrected error. ERR<n>MISCO.CECR is then incremented for each subsequent Corrected Error in the same set and way.</n></m></n>	
[31:29]	WAY	The way that contained the error	XXX
		If the encoding of the way for the reported RAM requires fewer bits than the width of this field, the most significant bits of this field record the way, and the least significant bits are RESO .	
[28:19]	RES0	Reserved	RES0
[18:6]	INDX	The index that contained the error	13{x}
[5:4]	RES0	Reserved	RES0
[3:1]	LVL	Cache level	xxx
		0ь000	
		L1.	
		0ь001	
		L2.	
[O]	InD	Instruction or Data cache	x
		0ь0	
		Data or unified cache.	
		0b1	
		Instruction cache.	

Access

Reads from ERR<n>MISCO return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

• Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.

• When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.

[note] These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged. [/note]

Accessibility

Reads from ERR<n>MISCO return an IMPLEMENTATION DEFINED value and writes have IMPLEMENTATION DEFINED behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

B.13.13 ERR2MISC1, Error Record Miscellaneous Register 1

IMPLEMENTATION DEFINED error syndrome register. The miscellaneous syndrome registers might contain:

- Information to locate where the error was detected.
- If the error was detected within a FRU, the identity of the FRU.
- A Corrected error counter or counters.
- Other state information not present in the corresponding status and address registers.

Configurations

ERR<q>FR describes the features implemented by the node that owns error record <n>. <q> is the index of the first error record owned by the same node as error record <n>. If the node owns a single record, then q = n.

For IMPLEMENTATION DEFINED fields in ERR<n>MISC1, writing zero returns the error record to an initial quiescent state.

In particular, if any IMPLEMENTATION DEFINED syndrome fields might generate a Fault Handling or Error Recovery Interrupt request, writing zero is sufficient to deactivate the Interrupt request.

Fields that are read-only, non-zero, and ignore writes are compliant with this requirement.



Arm recommends that any IMPLEMENTATION DEFINED syndrome field that can generate a Fault Handling, Error Recovery, Critical, or IMPLEMENTATION DEFINED, interrupt request is disabled at Cold reset and is enabled by software writing an IMPLEMENTATION DEFINED nonzero value to an IMPLEMENTATION DEFINED field in ERR<q>CTLR.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-152: ext_err2misc1 bit assignments




Table B-325: ERR2MISC1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RESO

Access

Reads from ERR<n>MISC1 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.

[note] These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged. [note]

Accessibility

Reads from ERR<n>MISC1 return an IMPLEMENTATION DEFINED value and writes have IMPLEMENTATION DEFINED behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

B.13.14 ERR2MISC2, Error Record Miscellaneous Register 2

IMPLEMENTATION DEFINED error syndrome register. The miscellaneous syndrome registers might contain:

- Information to locate where the error was detected.
- If the error was detected within a FRU, the identity of the FRU.
- A Corrected error counter or counters.
- Other state information not present in the corresponding status and address registers.

Configurations

ERR<q>FR describes the features implemented by the node that owns error record <n>. <q> is the index of the first error record owned by the same node as error record <n>. If the node owns a single record, then q = n.

For IMPLEMENTATION DEFINED fields in ERR<n>MISC2, writing zero returns the error record to an initial quiescent state.

In particular, if any IMPLEMENTATION DEFINED syndrome fields might generate a Fault Handling or Error Recovery Interrupt request, writing zero is sufficient to deactivate the Interrupt request.

Fields that are read-only, non-zero, and ignore writes are compliant with this requirement.

If RAS System Architecture v1.1 is not implemented, Arm recommendeds that ERR<n>MISC2 does not require zeroing to return the record to a quiescent state.



Arm recommends that any IMPLEMENTATION DEFINED syndrome field that can generate a Fault Handling, Error Recovery, Critical, or IMPLEMENTATION DEFINED, interrupt request is disabled at Cold reset and is enabled by software writing an IMPLEMENTATION DEFINED nonzero value to an IMPLEMENTATION DEFINED field in ERR<q>CTLR.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-153: ext_err2misc2 bit assignments




Table B-326: ERR2MISC2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

Reads from ERR<n>MISC2 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.

[note] These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged. [/note]

Accessibility

Reads from ERR<n>MISC2 return an IMPLEMENTATION DEFINED value and writes have IMPLEMENTATION DEFINED behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

B.13.15 ERR2MISC3, Error Record Miscellaneous Register 3

IMPLEMENTATION DEFINED error syndrome register. The miscellaneous syndrome registers might contain:

- Information to locate where the error was detected.
- If the error was detected within a FRU, the identity of the FRU.
- A Corrected error counter or counters.
- Other state information not present in the corresponding status and address registers.

If the node that owns error record n supports the RAS Timestamp Extension (ERR<q>FR.TS != 0b00), then ERR<n>MISC3 contains the timestamp value for error record n when the error was detected. Otherwise the contents of ERR<n>MISC3 are IMPLEMENTATION DEFINED.

Configurations

ERR<q>FR describes the features implemented by the node that owns error record <n>. <q> is the index of the first error record owned by the same node as error record <n>. If the node owns a single record, then q = n.

For IMPLEMENTATION DEFINED fields in ERR<n>MISC3, writing zero returns the error record to an initial quiescent state.

In particular, if any IMPLEMENTATION DEFINED syndrome fields might generate a Fault Handling or Error Recovery Interrupt request, writing zero is sufficient to deactivate the Interrupt request.

Fields that are read-only, non-zero, and ignore writes are compliant with this requirement.

If RAS System Architecture v1.1 is not implemented, Arm recommendeds that ERR<n>MISC3 does not require zeroing to return the record to a quiescent state.



Arm recommends that any IMPLEMENTATION DEFINED syndrome field that can generate a Fault Handling, Error Recovery, Critical, or IMPLEMENTATION DEFINED, interrupt request is disabled at Cold reset and is enabled by software writing an IMPLEMENTATION DEFINED nonzero value to an IMPLEMENTATION DEFINED field in ERR<q>CTLR.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-154: ext_err2misc3 bit assignments




Table B-327: ERR2MISC3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RES0

Access

Reads from ERR<n>MISC3 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.

[note] These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged. [/note]

Accessibility

Reads from ERR<n>MISC3 return an IMPLEMENTATION DEFINED value and writes have IMPLEMENTATION DEFINED behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 0b1, then some parts of this register are read/write when ext-ERR<n>STATUS.MV == 0b1. See ext-ERR<n>PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR<n>STATUS.MV == 0b1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

B.13.16 ERR2PFGCTL, Pseudo-fault Generation Control Register

Enables controlled fault generation.

Configurations

ext-ERR<n>FR describes the features implemented by the node.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx Oxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-155: ext_err2pfgctl bit assignments




Table B-328: ERR2PFGCTL bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	CDNEN	Countdown Enable. Controls transfers from the value that is held in the ext-ERR <n>PFGCDN into the Error Generation Counter and enables this counter.</n>	0b0
		0ь0	
		The Error Generation Counter is disabled.	
		0ь1	
		The Error Generation Counter is enabled. On a write of 0b1 to this bit, the Error Generation Counter is set to ext-ERR <n>PFGCDN.CDN.</n>	
[30]	R	Restart. Controls whether, upon reaching zero, the Error Generation Counter restarts from the ext- ERR <n>PFGCDN value or stops.</n>	х
		0ь0	
		On reaching 0, the Error Generation Counter will stop.	
		0b1	
		On reaching 0, the Error Generation Counter is set to ext-ERR <n>PFGCDN.CDN.</n>	
		This bit is RESO if the node does not support this control.	
[29:13]	RES0	Reserved	RES0
[12]	MV	Miscellaneous syndrome. The value that is written to ext-ERR <n>STATUS.MV when an injected error is recorded.</n>	х
		0ь0	
		ext-ERR <n>STATUS.MV is set to 0b0 when an injected error is recorded.</n>	
		0ь1	
		ext-ERR <n>STATUS.MV is set to 0b1 when an injected error is recorded.</n>	
		This bit reads-as-one if the node always records some syndrome in ERR <n>MISC<m>, setting ext-ERR<n>STATUS.MV to 1, when an injected error is recorded. This bit is RESO if the node does not support this control.</n></m></n>	

Bits	Name	Description	Reset
[11]	AV	Address syndrome. The value that is written to ext-ERR <n>STATUS.AV when an injected error is recorded.</n>	х
		0ь0	
		ext-ERR <n>STATUS.AV is set to 0b0 when an injected error is recorded.</n>	
		0b1	
		ext-ERR <n>STATUS.AV is set to 0b1 when an injected error is recorded.</n>	
		This bit reads-as-one if the node always sets ext-ERR <n>STATUS.AV to 0b1 when an injected error is recorded. This bit is RESO if the node does not support this control.</n>	
[10]	PN	Poison flag. The value that is written to ext-ERR <n>STATUS.PN when an injected error is recorded.</n>	х
		0ъ0	
		ext-ERR <n>STATUS.PN is set to 0b0 when an injected error is recorded.</n>	
		0ь1	
		ext-ERR <n>STATUS.PN is set to 0b1 when an injected error is recorded.</n>	
		This bit is RESO if the node does not support this control.	
[9]	ER	Error Reported flag. The value that is written to ext-ERR <n>STATUS.ER when an injected error is recorded.</n>	х
		0ъ0	
		ext-ERR <n>STATUS.ER is set to 0b0 when an injected error is recorded.</n>	
		0b1	
		ext-ERR <n>STATUS.ER is set to 0b1 when an injected error is recorded.</n>	
		This bit is RESO if the node does not support this control.	
[8]	CI	Critical Error flag. The value that is written to ext-ERR <n>STATUS.CI when an injected error is recorded.</n>	х
		060	
		ext-ERR <n>STATUS.CI is set to 0b0 when an injected error is recorded.</n>	
		0ь1	
		ext-ERR <n>STATUS.CI is set to 0b1 when an injected error is recorded.</n>	
		This bit is RESO if the node does not support this control.	
[7:6]	CE	Corrected Error generation enable. Controls the type of Corrected Error condition that might be generated.	xx
		0600	
		No error of this type will be generated.	
		0b01	
		A non-specific Corrected Error, that is, a Corrected Error that is recorded as ext-ERR <n>STATUS.CE == 0b10, might be generated when the Error Generation Counter decrements to zero.</n>	
		0ь10	
		A transient Corrected Error, that is, a Corrected Error that is recorded as ext-ERR <n>STATUS.CE ==</n>	
		0b01, might be generated when the Error Generation Counter decrements to zero.	
		0b11	
		A persistent Corrected Error, that is, a Corrected Error that is recorded as ext-ERR <n>STATUS.CE == 0b11, might be generated when the Error Generation Counter decrements to zero.</n>	
		The set of permitted values for this field is defined by ext-ERR <n>PFGF.CE.</n>	
		This field is RESO if the node does not support this control.	

Bits	Name	Description	Reset
[5]	DE	Deferred Error generation enable. Controls whether this type of error condition might be generated. It is IMPLEMENTATION DEFINED whether the error is generated if the data is not consumed.	х
		0ъ0	
		No error of this type will be generated.	
		0b1	
		An error of this type might be generated when the Error Generation Counter decrements to zero.	
		This bit is RESO if the node does not support this control.	
[4]	UEO	Latent or Restartable Error generation enable. Controls whether this type of error condition might be generated. It is IMPLEMENTATION DEFINED whether the error is generated if the data is not consumed.	X
		060	
		No error of this type will be generated.	
		0b1	
		An error of this type might be generated when the Error Generation Counter decrements to zero.	
		This bit is RESO if the node does not support this control.	
[3]	UER	Signaled or Recoverable Error generation enable. Controls whether this type of error condition might be generated. It is IMPLEMENTATION DEFINED whether the error is generated if the data is not consumed.	Х
		0ь0	
		No error of this type will be generated.	
		0b1	
		An error of this type might be generated when the Error Generation Counter decrements to zero.	
		This bit is RESO if the node does not support this control.	
[2]	UEU	Unrecoverable Error generation enable. Controls whether this type of error condition might be generated. It is IMPLEMENTATION DEFINED whether the error is generated if the data is not consumed.	х
		0ь0	
		No error of this type will be generated.	
		0ь1	
		An error of this type might be generated when the Error Generation Counter decrements to zero.	
		This bit is RESO if the node does not support this control.	
[1]	UC	Uncontainable Error generation enable. Controls whether this type of error condition might be generated. It is IMPLEMENTATION DEFINED whether the error is generated if the data is not consumed.	х
		0ь0	
		No error of this type will be generated.	
		0b1	
		An error of this type might be generated when the Error Generation Counter decrements to zero.	
		This bit is RESO if the node does not support this control.	

Bits	Name	Description	Reset
[0]	OF	Overflow flag. The value that is written to ext-ERR <n>STATUS.OF when an injected error is recorded.</n>	
		ext-ERR <n>STATUS.OF is set to 0b0 when an injected error is recorded.</n>	
		ext-ERR <n>STATUS.OF is set to 0b1 when an injected error is recorded.</n>	
		This bit is RESO if the node does not support this control.	

B.13.17 ERR2PFGF, Pseudo-fault Generation Feature Register

Defines which common architecturally-defined fault generation features are implemented.

Configurations

ext-ERR<n>FR describes the features implemented by the node.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-156: ext_err2pfgf bit assignments




Table B-329: ERR2PFGF bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0
[30]	R	Restartable. Support for Error Generation Counter restart mode.	х
		0ь1	
		Feature controllable.	
[29]	SYN	Syndrome. Fault syndrome injection.	x
		0ь0	
		When an injected error is recorded, the node sets ext-ERR <n>STATUS.{IERR, SERR} to IMPLEMENTATION DEFINED values. ext-ERR<n>STATUS.{IERR, SERR} are UNKNOWN when ext-ERR<n>STATUS.V == 0b0.</n></n></n>	
[28:13]	RES0	Reserved	RES0
[12]	MV	Miscellaneous syndrome.	х
		Additional syndrome injection. Defines whether software can control all or part of the syndrome recorded in the ERR <n>MISC<m> registers when an injected error is recorded.</m></n>	
		It is IMPLEMENTATION DEFINED which syndrome fields in ERR <n>MISC<m> this refers to, as some fields might always be recorded by an error. For example, a Corrected Error counter.</m></n>	
		0ხ0	
		When an injected error is recorded, the node might record IMPLEMENTATION DEFINED additional syndrome in ERR <n>MISC<m>. If any syndrome is recorded in ERR<n>MISC<m>, then ext-ERR<n>STATUS.MV is set to 0b1.</n></m></n></m></n>	
[11]	AV	Address syndrome. Address syndrome injection.	Х
		0ь0	
		When an injected error is recorded, the node either sets ext-ERR <n>ADDR and ext-ERR<n>STATUS.AV for the access, or leaves these unchanged.</n></n>	
[10]	PN	Poison flag. Describes how the fault generation feature of the node sets the ext-ERR <n>STATUS.PN status flag.</n>	x
		0ხ0	
		When an injected error is recorded, it is IMPLEMENTATION DEFINED whether the node sets ext- ERR <n>STATUS.PN to 0b1.</n>	
[9]	ER	Error Reported flag. Describes how the fault generation feature of the node sets the ext-ERR <n>STATUS.ER status flag.</n>	х
		0ხ0	
		When an injected error is recorded, the node sets ext-ERR <n>STATUS.ER according to the architecture-defined rules for setting the ER bit.</n>	
[8]	CI	Critical Error flag. Describes how the fault generation feature of the node sets the ext-ERR <n>STATUS.CI status flag.</n>	х
		0ь0	
		When an injected error is recorded, it is IMPLEMENTATION DEFINED whether the node sets ext- ERR <n>STATUS.CI to 0b1.</n>	
[7:6]	CE	Corrected Error generation. Describes the types of Corrected Error that the fault generation feature of the node can generate.	xx
		0ь01	
		The fault generation feature of the node allows generation of a non-specific Corrected Error, that is, a Corrected Error that is recorded as ext-ERR <n>STATUS.CE == 0b10.</n>	

Bits	Name	Description	Reset
[5]	DE	Deferred Error generation. Describes whether the fault generation feature of the node can generate this type of error.	х
		061	
		The fault generation feature of the node allows generation of this type of error.	
[4]	UEO	Latent or Restartable Error generation. Describes whether the fault generation feature of the node can generate this type of error.	Х
		0ь0	
		The fault generation feature of the node cannot generate this type of error.	
[3]	UER	Signaled or Recoverable Error generation. Describes whether the fault generation feature of the node can generate this type of error.	Х
		0ь0	
		The fault generation feature of the node cannot generate this type of error.	
[2]	UEU	Unrecoverable Error generation. Describes whether the fault generation feature of the node can generate this type of error.	Х
		0ь0	
		The fault generation feature of the node cannot generate this type of error.	
[1]	UC	Uncontainable Error generation. Describes whether the fault generation feature of the node can generate this type of error.	Х
		061	
		The fault generation feature of the node allows generation of this type of error.	
[0]	OF	Overflow flag. Describes how the fault generation feature of the node sets the ext-ERR <n>STATUS.OF status flag.</n>	X
		0ь0	
		When an injected error is recorded, the node sets ext-ERR <n>STATUS.OF according to the architecture-defined rules for setting the OF bit.</n>	

B.13.18 ERR2STATUS, Error Record Primary Status Register

Contains status information for error record <n>, including:

- Whether any error has been detected (valid).
- Whether any detected error was not corrected, and returned to a Requester.
- Whether any detected error was not corrected and deferred.
- Whether an error record has been discarded because additional errors have been detected before the first error was handled by software (overflow).
- Whether any error has been reported.
- Whether the other error record registers contain valid information.
- Whether the error was reported because poison data was detected or because a corrupt value was detected by an error detection code.
- A primary error code.
- An **IMPLEMENTATION DEFINED** extended error code.

Within this register:

- The {AV, V, MV} bits are valid bits that define whether error record <n> registers are valid.
- The {UE, OF, CE, DE, UET} bits encode the types of error or errors recorded.
- The {CI, ER, PN, IERR, SERR} fields are syndrome fields.

Configurations

ERR<q>FR describes the features implemented by the node that owns error record <n>. <q> is the index of the first error record owned by the same node as error record <n>. If the node owns a single record, then q = n.

For IMPLEMENTATION DEFINED fields in ERR<n>STATUS, writing zero returns the error record to an initial quiescent state.

In particular, if any IMPLEMENTATION DEFINED syndrome fields might generate a Fault Handling or Error Recovery Interrupt request, writing zero is sufficient to deactivate the Interrupt request.

Fields that are read-only, non-zero, and ignore writes are compliant with this requirement.



Arm recommends that any IMPLEMENTATION DEFINED syndrome field that can generate a Fault Handling, Error Recovery, Critical, or IMPLEMENTATION DEFINED, interrupt request is disabled at Cold reset and is enabled by software writing an IMPLEMENTATION DEFINED nonzero value to an IMPLEMENTATION DEFINED field in ERR<q>CTLR.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-157: ext_err2status bit assignments




Table B-330: ERR2STATUS bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0
[30]	V	Status Register Valid.	0b0
		0ь0	
		ERR <n>STATUS not valid.</n>	
		0ь1	
		ERR <n>STATUS valid. At least one error has been recorded.</n>	
		This bit is read/write-one-to-clear.	
[29]	UE	Uncorrected Error.	Х
		0ь0	
		No errors have been detected, or all detected errors have been either corrected or deferred.	
		0ь1	
		At least one detected error was not corrected and not deferred.	
		When clearing ERR <n>STATUS.V to 0b0, if this bit is nonzero, then Arm recommends that software write 0b1 to this bit to clear this bit to zero.</n>	
		This bit is not valid and reads UNKNOWN if ERR <n>STATUS.V == 0b0.</n>	
		This bit is read/write-one-to-clear.	

Bits	Name	Description	Reset
[28]	ER	Error Reported.	х
		0ь0	
		No in-band error (External Abort) reported.	
		0ь1	
		An External Abort was signaled by the component to the Requester making the access or other transaction. This can be because any of the following are true:	
		The applicable one of the ERR <q>CTLR.{WUE,RUE,UE} bits is implemented and was set to 0b1 when an Uncorrected error was detected.</q>	
		 The applicable one of the ERR<q>CTLR.{WUE,RUE,UE} bits is not implemented and the component always reports errors.</q> 	
		It is IMPLEMENTATION DEFINED whether this bit can be set to 0b1 by a Deferred error.	
		When clearing ERR <n>STATUS.V to 0b0, if this bit is nonzero, then Arm recommends that software write 0b1 to this bit to clear this bit to zero.</n>	
		This bit is not valid and reads UNKNOWN if any of the following are true:	
		• ERR <n>STATUS.V == 0b0.</n>	
		• ERR <n>STATUS.UE == 0b0 and this bit is never set to 0b1 by a Deferred error.</n>	
		• ERR <n>STATUS.{UE,DE} == {0,0} and this bit can be set to 0b1 by a Deferred error.</n>	
		This bit is read/write-one-to-clear.	
		Note: An External Abort signaled by the component might be masked and not generate any exception.	

Bits	Name	Description	Reset					
[27]	OF	Overflow.	Х					
		Indicates that multiple errors have been detected. This bit is set to 0b1 when one of the following occurs:						
		A Corrected error counter is implemented, an error is counted, and the counter overflows. Control Control						
		• ERR <n>STATUS.V was previously set to 0b1, a Corrected error counter is not implemented, and a Corrected error is recorded.</n>						
		• ERR <n>STATUS.V was previously set to 0b1, and a type of error other than a Corrected error is recorded</n>						
		Otherwise, this bit is unchanged when an error is recorded.						
		If a Corrected error counter is implemented:						
		• A direct write that modifies the counter overflow flag indirectly might set this bit to an UNKNOWN value.						
		A direct write to this bit that clears this bit to zero might indirectly set the counter overflow flag to an UNKNOWN value.						
		0b0						
		Since this bit was last cleared to zero, no error syndrome has been discarded and, if a Corrected error counter is implemented, it has not overflowed.						
		0b1						
		Since this bit was last cleared to zero, at least one error syndrome has been discarded or, if a Corrected error counter is implemented, it might have overflowed.						
		When clearing ERR <n>STATUS.V to 0b0, if this bit is nonzero, then Arm recommends that software write 0b1 to this bit to clear this bit to zero.</n>						
		This bit is not valid and reads UNKNOWN if ERR <n>STATUS.V == 0b0.</n>						
		This bit is read/write-one-to-clear.						
[26]	MV	Miscellaneous Registers Valid.	0b0					
		0ь0						
		ERR <n>MISC<m> not valid.</m></n>						
		0ь1						
		The IMPLEMENTATION DEFINED contents of the ERR <n>MISC<m> registers contains additional information for an error recorded by this record.</m></n>						
		This bit is read/write-one-to-clear.						
		Note:						
		If the ERR <n>MISC<m> registers can contain additional information for a previously recorded error, then the contents must be self-describing to software or a user. For example, certain fields might relate only to Corrected errors, and other fields only to the most recent error that was not discarded.</m></n>						

Bits	Name	Description	Reset					
[25:24]	CE	Corrected Error.	xx					
		0ъ00						
		No errors were corrected.						
		0601						
		At least one transient error was corrected.						
		0b10						
		At least one error was corrected.						
		0b11						
		At least one persistent error was corrected.						
		The mechanism by which a component or node detects whether a correctable error is transient or persistent is IMPLEMENTATION DEFINED. If no such mechanism is implemented, then the node sets this field to 0b10 when a corrected error is recorded.						
		When clearing ERR <n>STATUS.V to 0b0, if this field is nonzero, then Arm recommends that software write ones to this field to clear this field to zero.</n>						
		This field is not valid and reads UNKNOWN if ERR <n>STATUS.V == 0b0.</n>						
		This field is read/write-ones-to-clear. Writing a value other than all-zeros or all-ones sets this field to an unknown value.						
[23]	DE	Deferred Error.	Х					
		0ъ0						
		No errors were deferred.						
		0b1						
		At least one error was not corrected and deferred.						
		Support for deferring errors is IMPLEMENTATION DEFINED.						
		When clearing ERR <n>STATUS.V to 0b0, if this bit is nonzero, then Arm recommends that software write 0b1 to this bit to clear this bit to zero.</n>						
		This bit is not valid and reads unknown if ERR <n>STATUS.V == 0b0.</n>						
		This bit is read/write-one-to-clear.						

Bits	Name	Description	Reset
[22]	PN	Poison.	Х
		0ь0	
		Uncorrected error or Deferred error recorded because a corrupt value was detected, for example, by an error detection code (EDC), or Corrected error recorded.	
		0ь1	
		Uncorrected error or Deferred error recorded because a poison value was detected.	
		When clearing ERR <n>STATUS.V to 0b0, if this bit is nonzero, then Arm recommends that software write 0b1 to this bit to clear this bit to zero.</n>	
		This bit is not valid and reads UNKNOWN if any of the following are true:	
		• ERR <n>STATUS.V == 0b0.</n>	
		• ERR <n>STATUS.{DE,UE} == {0,0}.</n>	
		This bit is read/write-one-to-clear.	
[21:20]	UET	Uncorrected Error Type. Describes the state of the component after detecting or consuming an Uncorrected error.	xx
		0ъ00	
		Uncorrected error, Uncontainable error (UC).	
		0b01	
		Uncorrected error, Unrecoverable error (UEU).	
		0ь10	
		Uncorrected error, Latent or Restartable error (UEO).	
		0b11	
		Uncorrected error, Signaled or Recoverable error (UER).	
		When clearing ERR <n>STATUS.V to 0b0, if this field is nonzero, then Arm recommends that software write ones to this field to clear this field to zero.</n>	
		This field is not valid and reads unknown if any of the following are true:	
		• ERR <n>STATUS.V == 0b0.</n>	
		• ERR <n>STATUS.UE == 0b0.</n>	
		This field is read/write-ones-to-clear. Writing a value other than all-zeros or all-ones sets this field to an unknown value.	
		Note: Software might use the information in the error record registers to determine what recovery is necessary.	
[19]	CI	Critical Error. Indicates whether a critical error condition has been recorded.	х
		0ъ0	
		No critical error condition.	
[18:16]	RES0	Reserved	RES0

Bits	Name	Description	Reset				
[15:8]	IERR	IMPLEMENTATION DEFINED error code. Used with any primary error code ERR <n>STATUS.SERR value. Further IMPLEMENTATION DEFINED information can be placed in the ERR<n>MISC<m> registers.</m></n></n>	8 { x }				
		The implemented set of valid values that this field can take is IMPLEMENTATION DEFINED. If any value not in this set is written to this register, then the value read back from this field is UNKNOWN .					
		Note:					
		This means that one or more bits of this field might be implemented as fixed read-as-zero or read-as-one values.					
		This field is not valid and reads UNKNOWN if all of the following are true:					
		Any of the following are true:					
		 The RAS Common Fault Injection Model Extension is implemented by the node that owns this error record and ERR<q>PFGF.SYN == 0b0.</q> 					
		 The RAS Common Fault Injection Model Extension is not implemented by the node that owns this error record. 					
		• ERR <n>STATUS.V == 0b0.</n>					
[7:0]	SERR	Architecturally-defined primary error code. The primary error code might be used by a fault handling agent to triage an error without requiring device-specific code. For example, to count and threshold corrected errors in software, or generate a short log entry.	8 { x }				
		0ь00000110					
		Data value from associative memory. For example, ECC error on cache data.					
		0ь00000111					
		Address/control value from associative memory. For example, ECC error on cache tag.					
		0ь00001000					
		Data value from a TLB. For example, ECC error on TLB data.					
		0b00001100					
		Data value from (non-associative) external memory. For example, ECC error in SDRAM.					
		0ь00010010					
		Error response from Completer of access. For example, error response from cache write-back.					
		0b00010101					
		Deferred error from Completer not supported at Requester. For example, poisoned data received from the Completer of an access by a Requester that cannot defer the error further.					

Access

The {AV, V, UE, ER, OF, MV, CE, DE, PN, UET, CI} fields are write-one-to-clear, meaning writes of zero are ignored, and a write of one or all-ones to the field clears the field to zero. The {IERR, SERR} fields are read/write fields, although the set of implemented valid values is **IMPLEMENTATION DEFINED**. See also ext-ERR<n>PFGF.SYN.

After reading ERR<n>STATUS, software must clear the valid bits in the register to allow new errors to be recorded. However, between reading the register and clearing the valid bits, a new error might have overwritten the register. To prevent this error being lost by software, the register prevents updates to fields that might have been updated by a new error.

When RAS System Architecture v1.0 is implemented:

• Writes to the {UE, DE, CE} fields are ignored if the OF bit is set and is not being cleared.

- Writes to the V bit are ignored if any of the {UE, DE, CE} fields are nonzero and are not being cleared.
- Writes to the {AV, MV} bits and {ER, PN, UET, IERR, SERR} syndrome fields are ignored if the highest priority error status field is nonzero and not being cleared. The error status fields in priority order from highest to lowest, are UE, DE, and CE.

When RAS System Architecture v1.1 is implemented, a write to the register is ignored if all of:

- Any of {V, UE, OF, CE, DE} fields are nonzero before the write.
- The write does not clear the nonzero {V, UE, OF, CE, DE} fields to zero by writing ones to the applicable field or fields.

Some of the fields in ERR<n>STATUS are also defined as **UNKNOWN** where certain combinations of the {V, DE, UE} status fields are zero. The rules for writes to ERR<n>STATUS allow a node to implement such a field as a fixed read-only value.

For example, when RAS System Architecture v1.1 is implemented, a write to ERR<n>STATUS when ERR<n>STATUS.V is 1 results in either ERR<n>STATUS.V field being cleared to zero, or ERR<n>STATUS.V not changing. Since all fields in ERR<n>STATUS, other than {AV, V, MV}, usually read as **UNKNOWN** values when ERR<n>STATUS.V is zero, this means those fields can be implemented as read-only if applicable.

To ensure correct and portable operation, when software is clearing the valid bits in the register to allow new errors to be recorded, Arm recommends that software:

- Determine which fields to clear to zero by reading ERR<n>STATUS.
- Write ones to all the write-one-to-clear fields that are nonzero.
- Write zero to all the read/write fields.
- Write zero to all the write-one-to-clear fields that are zero.

Otherwise, these fields might not have the correct value when a new fault is recorded.

An exception is when the node supports writing to these fields as part of fault injection. See also ext-ERR<n>PFGF.SYN.

Accessibility

The {AV, V, UE, ER, OF, MV, CE, DE, PN, UET, CI} fields are write-one-to-clear, meaning writes of zero are ignored, and a write of one or all-ones to the field clears the field to zero. The {IERR, SERR} fields are read/write fields, although the set of implemented valid values is IMPLEMENTATION DEFINED. See also ext-ERR<n>PFGF.SYN.

After reading ERR<n>STATUS, software must clear the valid bits in the register to allow new errors to be recorded. However, between reading the register and clearing the valid bits, a new error might have overwritten the register. To prevent this error being lost by software, the register prevents updates to fields that might have been updated by a new error.

When RAS System Architecture v1.0 is implemented:

- Writes to the {UE, DE, CE} fields are ignored if the OF bit is set and is not being cleared.
- Writes to the V bit are ignored if any of the {UE, DE, CE} fields are nonzero and are not being cleared.
- Writes to the {AV, MV} bits and {ER, PN, UET, IERR, SERR} syndrome fields are ignored if the highest priority error status field is nonzero and not being cleared. The error status fields in priority order from highest to lowest, are UE, DE, and CE.

When RAS System Architecture v1.1 is implemented, a write to the register is ignored if all of:

- Any of {V, UE, OF, CE, DE} fields are nonzero before the write.
- The write does not clear the nonzero {V, UE, OF, CE, DE} fields to zero by writing ones to the applicable field or fields.

Some of the fields in ERR<n>STATUS are also defined as UNKNOWN where certain combinations of the {V, DE, UE} status fields are zero. The rules for writes to ERR<n>STATUS allow a node to implement such a field as a fixed read-only value.

For example, when RAS System Architecture v1.1 is implemented, a write to ERR<n>STATUS when ERR<n>STATUS.V is 1 results in either ERR<n>STATUS.V field being cleared to zero, or ERR<n>STATUS.V not changing. Since all fields in ERR<n>STATUS, other than {AV, V, MV}, usually read as UNKNOWN values when ERR<n>STATUS.V is zero, this means those fields can be implemented as read-only if applicable.

To ensure correct and portable operation, when software is clearing the valid bits in the register to allow new errors to be recorded, Arm recommends that software:

- Determine which fields to clear to zero by reading ERR<n>STATUS.
- Write ones to all the write-one-to-clear fields that are nonzero.
- Write zero to all the read/write fields.
- Write zero to all the write-one-to-clear fields that are zero.

Otherwise, these fields might not have the correct value when a new fault is recorded.

An exception is when the node supports writing to these fields as part of fault injection. See also ext-ERR<n>PFGF.SYN.

B.14 AArch64 Trace registers summary

The summary table provides an overview of the Trace registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table B-331: Trace registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCTRACEIDR	2	1	C0	C0	1	_	64-bit	Trace ID Register
TRCVICTLR	2	1	CO	CO	2	_	64-bit	ViewInst Main Control Register
TRCSEQEVR0	2	1	CO	CO	4	_	64-bit	Sequencer State Transition Control Register <n></n>
TRCCNTRLDVR0	2	1	CO	C0	5	_	64-bit	Counter Reload Value Register <n></n>
TRCIDR8	2	1	CO	CO	6	_	64-bit	ID Register 8
TRCIMSPEC0	2	1	CO	CO	7	_	64-bit	IMP DEF Register 0
TRCPRGCTLR	2	1	CO	C1	0	_	64-bit	Programming Control Register
TRCVIIECTLR	2	1	CO	C1	2	_	64-bit	ViewInst Include/Exclude Control Register
TRCSEQEVR1	2	1	CO	C1	4	_	64-bit	Sequencer State Transition Control Register <n></n>
TRCCNTRLDVR1	2	1	CO	C1	5	_	64-bit	Counter Reload Value Register <n></n>
TRCIDR9	2	1	CO	C1	6	_	64-bit	ID Register 9
TRCVISSCTLR	2	1	CO	C2	2	_	64-bit	ViewInst Start/Stop Control Register
TRCSEQEVR2	2	1	CO	C2	4	_	64-bit	Sequencer State Transition Control Register <n></n>
TRCIDR10	2	1	CO	C2	6	_	64-bit	ID Register 10
TRCSTATR	2	1	CO	C3	0	_	64-bit	Trace Status Register
TRCIDR11	2	1	CO	C3	6	_	64-bit	ID Register 11
TRCCONFIGR	2	1	CO	C4	0	_	64-bit	Trace Configuration Register
TRCCNTCTLR0	2	1	CO	C4	5	_	64-bit	Counter Control Register <n></n>
TRCIDR12	2	1	CO	C4	6	_	64-bit	ID Register 12
TRCCNTCTLR1	2	1	CO	C5	5	_	64-bit	Counter Control Register <n></n>
TRCIDR13	2	1	CO	C5	6	_	64-bit	ID Register 13
TRCAUXCTLR	2	1	CO	C6	0	_	64-bit	Auxiliary Control Register
TRCSEQRSTEVR	2	1	CO	C6	4	_	64-bit	Sequencer Reset Control Register
TRCSEQSTR	2	1	CO	C7	4	_	64-bit	Sequencer State Register
TRCEVENTCTLOR	2	1	CO	C8	0	_	64-bit	Event Control O Register
TRCEXTINSELR0	2	1	CO	C8	4	_	64-bit	External Input Select Register <n></n>
TRCCNTVR0	2	1	CO	C8	5	_	64-bit	Counter Value Register <n></n>
TRCIDR0	2	1	CO	C8	7	_	64-bit	ID Register 0
TRCEVENTCTL1R	2	1	CO	C9	0	_	64-bit	Event Control 1 Register
TRCEXTINSELR1	2	1	CO	C9	4	_	64-bit	External Input Select Register <n></n>
TRCCNTVR1	2	1	CO	C9	5	_	64-bit	Counter Value Register <n></n>
TRCIDR1	2	1	CO	C9	7	_	64-bit	ID Register 1
TRCRSR	2	1	CO	C10	0	_	64-bit	Resources Status Register
TRCEXTINSELR2	2	1	CO	C10	4	_	64-bit	External Input Select Register <n></n>
TRCIDR2	2	1	CO	C10	7	_	64-bit	ID Register 2
TRCSTALLCTLR	2	1	CO	C11	0	_	64-bit	Stall Control Register
TRCEXTINSELR3	2	1	CO	C11	4	_	64-bit	External Input Select Register <n></n>
TRCIDR3	2	1	CO	C11	7	_	64-bit	ID Register 3
TRCTSCTLR	2	1	C0	C12	0	_	64-bit	Timestamp Control Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCIDR4	2	1	CO	C12	7	_	64-bit	ID Register 4
TRCSYNCPR	2	1	CO	C13	0	_	64-bit	Synchronization Period Register
TRCIDR5	2	1	CO	C13	7	_	64-bit	ID Register 5
TRCCCCTLR	2	1	CO	C14	0	_	64-bit	Cycle Count Control Register
TRCIDR6	2	1	CO	C14	7	_	64-bit	ID Register 6
TRCBBCTLR	2	1	CO	C15	0	_	64-bit	Branch Broadcast Control Register
TRCIDR7	2	1	CO	C15	7	_	64-bit	ID Register 7
TRCSSCCR0	2	1	C1	CO	2	_	64-bit	Single-shot Comparator Control Register <n></n>
TRCOSLSR	2	1	C1	C1	4	_	64-bit	Trace OS Lock Status Register
TRCRSCTLR2	2	1	C1	C2	0	_	64-bit	Resource Selection Control Register <n></n>
TRCRSCTLR3	2	1	C1	C3	0	_	64-bit	Resource Selection Control Register <n></n>
TRCRSCTLR4	2	1	C1	C4	0	_	64-bit	Resource Selection Control Register <n></n>
TRCRSCTLR5	2	1	C1	C5	0	_	64-bit	Resource Selection Control Register <n></n>
TRCRSCTLR6	2	1	C1	C6	0	_	64-bit	Resource Selection Control Register <n></n>
TRCRSCTLR7	2	1	C1	C7	0	_	64-bit	Resource Selection Control Register <n></n>
TRCRSCTLR8	2	1	C1	C8	0	_	64-bit	Resource Selection Control Register <n></n>
TRCSSCSR0	2	1	C1	C8	2	_	64-bit	Single-shot Comparator Control Status Register <n></n>
TRCRSCTLR9	2	1	C1	C9	0	_	64-bit	Resource Selection Control Register <n></n>
TRCRSCTLR10	2	1	C1	C10	0	_	64-bit	Resource Selection Control Register <n></n>
TRCRSCTLR11	2	1	C1	C11	0	_	64-bit	Resource Selection Control Register <n></n>
TRCRSCTLR12	2	1	C1	C12	0	_	64-bit	Resource Selection Control Register <n></n>
TRCRSCTLR13	2	1	C1	C13	0	_	64-bit	Resource Selection Control Register <n></n>
TRCRSCTLR14	2	1	C1	C14	0	_	64-bit	Resource Selection Control Register <n></n>
TRCRSCTLR15	2	1	C1	C15	0	_	64-bit	Resource Selection Control Register <n></n>
TRCACVR0	2	1	C2	CO	0	_	64-bit	Address Comparator Value Register <n></n>
TRCACATRO	2	1	C2	CO	2	_	64-bit	Address Comparator Access Type Register <n></n>
TRCACVR1	2	1	C2	C2	0	_	64-bit	Address Comparator Value Register <n></n>
TRCACATR1	2	1	C2	C2	2	_	64-bit	Address Comparator Access Type Register <n></n>
TRCACVR2	2	1	C2	C4	0	_	64-bit	Address Comparator Value Register <n></n>
TRCACATR2	2	1	C2	C4	2	_	64-bit	Address Comparator Access Type Register <n></n>
TRCACVR3	2	1	C2	C6	0	_	64-bit	Address Comparator Value Register <n></n>
TRCACATR3	2	1	C2	C6	2	_	64-bit	Address Comparator Access Type Register <n></n>
TRCACVR4	2	1	C2	C8	0	_	64-bit	Address Comparator Value Register <n></n>
TRCACATR4	2	1	C2	C8	2	_	64-bit	Address Comparator Access Type Register <n></n>
TRCACVR5	2	1	C2	C10	0	_	64-bit	Address Comparator Value Register <n></n>
TRCACATR5	2	1	C2	C10	2		64-bit	Address Comparator Access Type Register <n></n>
TRCACVR6	2	1	C2	C12	0	_	64-bit	Address Comparator Value Register <n></n>
TRCACATR6	2	1	C2	C12	2	_	64-bit	Address Comparator Access Type Register <n></n>
TRCACVR7	2	1	C2	C14	0	_	64-bit	Address Comparator Value Register <n></n>
TRCACATR7	2	1	C2	C14	2	_	64-bit	Address Comparator Access Type Register <n></n>

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCCIDCVR0	2	1	C3	CO	0	_	64-bit	Context Identifier Comparator Value Registers <n></n>
TRCVMIDCVR0	2	1	C3	CO	1	_	64-bit	Virtual Context Identifier Comparator Value Register <n></n>
TRCCIDCCTLR0	2	1	C3	CO	2	_	64-bit	Context Identifier Comparator Control Register 0
TRCVMIDCCTLR0	2	1	C3	C2	2	_	64-bit	Virtual Context Identifier Comparator Control Register 0
TRCDEVID	2	1	C7	C2	7	_	64-bit	Device Configuration Register
TRCCLAIMSET	2	1	C7	C8	6	_	64-bit	Claim Tag Set Register
TRCCLAIMCLR	2	1	C7	C9	6	_	64-bit	Claim Tag Clear Register
TRCAUTHSTATUS	2	1	C7	C14	6	_	64-bit	Authentication Status Register
TRCDEVARCH	2	1	C7	C15	6	_	64-bit	Device Architecture Register

B.14.1 TRCIDR8, ID Register 8

Returns the maximum speculation depth of the instruction trace element stream.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-158: AArch64_trcidr8 bit assignments




Table B-332: TRCIDR8 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:0]		Indicates the maximum speculation depth of the instruction trace element stream. This is the maximum number of PO elements in the trace element stream that can be speculative at any time.	32{x}
		050000000000000000000000000000000000000	

Access

MRS <Xt>, TRCIDR8

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0000	0b110

Accessibility

MRS <Xt>, TRCIDR8

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCIDR8;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCIDR8;
elsif PSTATE.EL == EL3 then
   if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCIDR8;
```

B.14.2 TRCIMSPECO, IMP DEF Register 0

TRCIMSPECO shows the presence of any **IMPLEMENTATION DEFINED** features, and provides an interface to enable the features that are provided.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-159: AArch64_trcimspec0 bit assignments




Table B-334: TRCIMSPEC0 bit descriptions

Bits	Name	Description	Reset		
[63:4]	RESO	Reserved	RES0		
[3:0]	SUPPORT	dicates whether the implementation supports IMPLEMENTATION DEFINED features.			
		0ь0000			
		No IMPLEMENTATION DEFINED features are supported.			

Access

MRS <Xt>, TRCIMSPECO

ор0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0000	0b111

MSR TRCIMSPECO, <Xt>

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0000	0b111

Accessibility

MRS <Xt>, TRCIMSPECO

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
         UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
    AArch64.SystemAccessTrap(EL1, 0x18);
elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18); elsif CPTR EL3.TTA == '1' then
         if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
         else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
         return TRCIMSPECO;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
         UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
         AArch6\overline{4}. SystemAccessTrap (EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
         else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
         return TRCIMSPECO;
elsif PSTATE.EL == EL3 then
   if CPTR_EL3.TTA == '1' then
         AArch64.SystemAccessTrap(EL3, 0x18);
         return TRCIMSPECO;
```

MSR TRCIMSPECO, <Xt>

```
if PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
else
        AArch64.SystemAccessTrap(EL3, 0x18);
else
```

```
TRCIMSPEC0 = X[t];
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch6\overline{4}. SystemAccessTrap (EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
        TRCIMSPEC0 = X[t];
elsif PSTATE.EL == EL3 then
   if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCIMSPEC0 = X[t];
```

B.14.3 TRCIDR9, ID Register 9

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-160: AArch64_trcidr9 bit assignments




Table B-337: TRCIDR9 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCIDR9

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0001	0b110

Accessibility

MRS <Xt>, TRCIDR9

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
    AArch64.SystemAccessTrap(EL1, 0x18); elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return TRCIDR9;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch6\overline{4}. SystemAccessTrap (EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCIDR9;
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
        return TRCIDR9;
```

B.14.4 TRCIDR10, ID Register 10

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-161: AArch64_trcidr10 bit assignments




Table B-339: TRCIDR10 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RES0

Access

MRS <Xt>, TRCIDR10

ор0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0010	0b110

Accessibility

MRS < Xt>, TRCIDR10

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
    AArch64.SystemAccessTrap(EL1, 0x18); elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Hal\overline{t}ed() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return TRCIDR10;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch6\overline{4}. SystemAccessTrap (EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCIDR10;
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
        return TRCIDR10;
```

B.14.5 TRCIDR11, ID Register 11

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-162: AArch64_trcidr11 bit assignments




Table B-341: TRCIDR11 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RES0

Access

MRS < Xt>, TRCIDR11

op0	op1	CRn	CRm	op2
0b10	0b001	000000	0b0011	0b110

Accessibility

MRS < Xt>, TRCIDR11

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
        if Hal\overline{t}ed() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCIDR11;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
```

```
else
    return TRCIDR11;
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
else
    return TRCIDR11;
```

B.14.6 TRCIDR12, ID Register 12

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-163: AArch64_trcidr12 bit assignments




Table B-343: TRCIDR12 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RES0

MRS <Xt>, TRCIDR12

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0100	0b110

Accessibility

MRS <Xt>, TRCIDR12

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
       AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCIDR12;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCIDR12;
elsif PSTATE.EL == EL3 then
   if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCIDR12;
```

B.14.7 TRCIDR13, ID Register 13

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-164: AArch64_trcidr13 bit assignments




Table B-345: TRCIDR13 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RES0

Access

MRS < Xt>, TRCIDR13

ор0	op1	CRn	CRm	op2
0b10	0b001	000000	0b0101	0b110

Accessibility

MRS < Xt>, TRCIDR13

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
       AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCIDR13;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
```

B.14.8 TRCAUXCTLR, Auxiliary Control Register

The function of this register is **IMPLEMENTATION DEFINED**.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-165: AArch64_trcauxctlr bit assignments




Table B-347: TRCAUXCTLR bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RESO

Access

If this register is set to nonzero then it might cause the behavior of a trace unit to contradict this architecture specification. See the documentation of the specific implementation for information about the **IMPLEMENTATION DEFINED** support for this register.

MRS <Xt>, TRCAUXCTLR

ор0	op1	CRn	CRm	op2
0b10	0b001	000000	0b0110	00000

MSR TRCAUXCTLR. <Xt>

ор0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0110	00000

Accessibility

If this register is set to nonzero then it might cause the behavior of a trace unit to contradict this architecture specification. See the documentation of the specific implementation for information about the IMPLEMENTATION DEFINED support for this register.

MRS <Xt>, TRCAUXCTLR

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
       UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TTA == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return TRCAUXCTLR;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return TRCAUXCTLR;
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
```

```
else return TRCAUXCTLR;
```

MSR TRCAUXCTLR, <Xt>

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCAUXCTLR = X[t];
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
       AArch6\overline{4}. SystemAccessTrap (EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Hal\overline{t}ed() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        TRCAUXCTLR = X[t];
elsif PSTATE.EL == EL3 then
   if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
        TRCAUXCTLR = X[t];
```

B.14.9 TRCIDRO, ID Register 0

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-166: AArch64_trcidr0 bit assignments




Table B-350: TRCIDRO bit descriptions

Bits	Name	Description	Reset
[63:31]	RESO	Reserved	RES0
[30]	COMMTRANS	Transaction Start element behavior.	х
		0ъ0	
		Transaction Start elements are PO elements.	
[29]	СОММОРТ	Indicates the contents and encodings of Cycle count packets.	x
		0ь1	
		Commit mode 1.	
[28:24]	TSSIZE	Indicates that the trace unit implements Global timestamping and the size of the timestamp value.	5 { x }
		0ь01000	
		Global timestamping implemented with a 64-bit timestamp value.	
[23:17]	RES0	Reserved	RES0
[16:15]	QSUPP	Indicates that the trace unit implements Q element support.	xx
		0ъ00	
		Q element support is not implemented.	
[14]	QFILT	Indicates if the trace unit implements Q element filtering.	х
		0ъ0	
		Q element filtering is not implemented.	
[13:12]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[11:10]	NUMEVENT	Indicates the number of ETEEvents implemented.	xx
		0b11	
		The trace unit supports 4 ETEEvents.	
[9]	RETSTACK	Indicates if the trace unit supports the return stack.	х
		0b1	
		Return stack implemented.	
[8]	RESO	Reserved	RES0
[7]	TRCCCI	Indicates if the trace unit implements cycle counting.	х
		0b1	
		Cycle counting implemented.	
[6]	TRCCOND	Indicates if the trace unit implements conditional instruction tracing. Conditional instruction tracing is not implemented in ETE and this field is reserved for other trace architectures.	х
		0ь0	
		Conditional instruction tracing not implemented.	
[5]	TRCBB	Indicates if the trace unit implements branch broadcasting.	х
		0b1	
		Branch broadcasting implemented.	
[4:3]	TRCDATA	Indicates if the trace unit implements data tracing. Data tracing is not implemented in ETE and this field is reserved for other trace architectures.	xx
		0600	
		Tracing of data addresses and data values is not implemented.	
[2:1]	INSTP0	Indicates if load and store instructions are PO instructions. Load and store instructions as PO instructions is not implemented in ETE and this field is reserved for other trace architectures.	xx
		0600	
		Load and store instructions are not PO instructions.	
[0]	RES1	Reserved	RES1

MRS <Xt>, TRCIDRO

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1000	0b111

Accessibility

MRS <Xt>, TRCIDRO

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
elsif CPTR_EL3.TTA == '1' then
    if Halted() && EDSCR.SDD == '1' then
```

```
UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
        return TRCIDRO;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18); elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCIDRO;
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
        return TRCIDRO;
```

B.14.10 TRCIDR1, ID Register 1

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-167: AArch64_trcidr1 bit assignments




Table B-352: TRCIDR1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	DESIGNER	Indicates which company designed the trace unit. The permitted values of this field are the same as AArch64-MIDR_EL1.Implementer.	8 { x }
		0ь01000001	
		Arm Limited	
[23:16]	RES0	Reserved	RES0
[15:12]	RES1	Reserved	RES1
[11:8]	TRCARCHMAJ	Major architecture version.	xxxx
		0b1111	
		If both TRCARCHMAJ and TRCARCHMIN == 0xF then refer to AArch64-TRCDEVARCH.	
[7:4]	TRCARCHMIN	Minor architecture version.	xxxx
		0b1111	
		If both TRCARCHMAJ and TRCARCHMIN == 0xF then refer to AArch64-TRCDEVARCH.	
[3:0]	REVISION	Implementation revision that identifies the revision of the trace and OS Lock registers.	xxxx
		0ь0001	
		Revision 1	

Access

MRS <Xt>, TRCIDR1

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1001	0b111

Accessibility

MRS <Xt>, TRCIDR1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
elsif CPTR_EL3.TTA == '1' then
```

```
if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
         else
             AArch64.SystemAccessTrap(EL3, 0x18);
         return TRCIDR1;
elsif PSTATE.EL == EL2 then
   if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
         return TRCIDR1;
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
         return TRCIDR1;
```

B.14.11 TRCIDR2, ID Register 2

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-168: AArch64_trcidr2 bit assignments




Table B-354: TRCIDR2 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	WFXMODE	Indicates whether WFI and WFE instructions are classified as PO instructions:	х
		0b1	
		WFI and WFE instructions are classified as PO instructions.	
[30:29]	30:29] VMIDOPT Indicates the options for Virtual context identifier selection.		xx
		0b10	
		Virtual context identifier selection not supported. AArch64-TRCCONFIGR.VMIDOPT is RES1.	
[28:25]	CCSIZE	Indicates the size of the cycle counter.	xxxx
		0ь0000	
		The cycle counter is 12 bits in length.	
[24:15]	RESO	Reserved	RES0
[14:10]	VMIDSIZE	Indicates the trace unit Virtual context identifier size.	5 { x }
		0b00100	
		32-bit Virtual context identifier size.	
[9:5]	CIDSIZE	Indicates the Context identifier size.	5 { x }
		0b00100	
		32-bit Context identifier size.	
[4:0]	IASIZE	Virtual instruction address size.	5 { x }
		0b01000	
		Maximum of 64-bit instruction address size.	

Access

MRS <Xt>, TRCIDR2

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1010	0b111

Accessibility

MRS <Xt>, TRCIDR2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
```

```
if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
       UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
           UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return TRCIDR2;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
        return TRCIDR2;
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
        return TRCIDR2;
```

B.14.12 TRCIDR3, ID Register 3

Returns the base architecture of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-169: AArch64_trcidr3 bit assignments




Table B-356: TRCIDR3 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	NOOVERFLOW	Indicates if overflow prevention is implemented.	
		0ь0	
		Overflow prevention is not implemented.	
[27]	SYSSTALL	Indicates if stalling of the PE is permitted.	Х
		0b1	
		Stalling of the PE is permitted.	
[26]	STALLCTL	Indicates if trace unit implements stalling of the PE.	X
		0b1	
		Stalling of the PE is implemented.	
[25]	SYNCPR	Indicates if an implementation has a fixed synchronization period.	X
		0ь0	
		AArch64-TRCSYNCPR is read-write so software can change the synchronization period.	
[24]	TRCERR	Indicates forced tracing of System Error exceptions is implemented.	Х
		0b1	
		Forced tracing of System Error exceptions is implemented.	
[23]	RESO	Reserved	RES0
[22]	EXLEVEL_NS_EL2	Indicates if Non-secure EL2 implemented.	Х
		0b1	
		Non-secure EL2 is implemented.	
[21]	EXLEVEL_NS_EL1	Indicates if Non-secure EL1 implemented.	Х
		0b1	
		Non-secure EL1 is implemented.	
[20]	EXLEVEL_NS_ELO	Indicates if Non-secure ELO implemented.	Х
		0b1	
		Non-secure ELO is implemented.	

Bits	Name	Description	Reset
[19]	EXLEVEL_S_EL3	Indicates if Secure EL3 implemented.	Х
		0b1	
		Secure EL3 is implemented.	
[18]	EXLEVEL_S_EL2	Indicates if Secure EL2 implemented.	x
		0b1	
		Secure EL2 is implemented.	
[17]	EXLEVEL_S_EL1	Indicates if Secure EL1 implemented.	x
		0b1	
		Secure EL1 is implemented.	
[16]	EXLEVEL_S_ELO	Indicates if Secure ELO implemented.	х
		0b1	
		Secure ELO is implemented.	
[15:14]	RES0	Reserved	RES0
[13:12,	NUMPROC	Indicates the number of PEs available for tracing.	5 { x }
30:28]		0ь00000	
		The trace unit can trace one PE.	
[11:0]	CCITMIN	Indicates the minimum value that can be programmed in AArch64-TRCCCCTLR.THRESHOLD.	12{x}
		If AArch64-TRCIDR0.TRCCCI == 0b1 then the minimum value of this field is 0x001.	
		If AArch64-TRCIDR0.TRCCCI == 0b0 then this field is zero.	
		0ь00000000100	

MRS <Xt>, TRCIDR3

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1011	0b111

Accessibility

MRS <Xt>, TRCIDR3

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
else
        return TRCIDR3;
elsif PSTATE.EL == EL2 then
```

B.14.13 TRCIDR4, ID Register 4

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-170: AArch64_trcidr4 bit assignments




Table B-358: TRCIDR4 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	NUMVMIDC	Indicates the number of Virtual Context Identifier Comparators that are available for tracing.	xxxx
		0ь0001	
		The implementation has one Virtual Context Identifier Comparator.	
[27:24]	NUMCIDC	Indicates the number of Context Identifier Comparators that are available for tracing.	xxxx
		0ь0001	
		The implementation has one Context Identifier Comparator.	
[23:20]	NUMSSCC	Indicates the number of Single-shot Comparator Controls that are available for tracing.	xxxx
		0ь0001	
		The implementation has one Single-shot Comparator Control.	
[19:16]	NUMRSPAIR	Indicates the number of resource selector pairs that are available for tracing.	xxxx
		0b0111	
		The implementation has eight resource selector pairs.	
[15:12]	NUMPC	Indicates the number of PE Comparator Inputs that are available for tracing.	xxxx
		0ь0000	
		No PE Comparator Inputs are available.	
[11:9]	RES0	Reserved	RES0
[8]	SUPPDAC	Indicates whether data address comparisons are implemented. Data address comparisons are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures.	х
		0ь0	
		Data address comparisons not implemented.	
[7:4]	NUMDVC	Indicates the number of data value comparators. Data value comparators are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures.	xxxx
		0ь0000	
		No data value comparators implemented.	
[3:0]	NUMACPAIRS	Indicates the number of Address Comparator pairs that are available for tracing.	xxxx
		0ь0100	
		The implementation has four Address Comparator pairs.	

Access

MRS <Xt>, TRCIDR4

op0	op1	CRn	CRm	op2
0b10	0b001	000000	0b1100	0b111

Accessibility

MRS <Xt>, TRCIDR4

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
```

```
elsif CPACR EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
         return TRCIDR4;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
    elsif CPTR EL2.TTA == '1' then
        AArch6\overline{4}. SystemAccessTrap (EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
         return TRCIDR4;
elsif PSTATE.EL == EL3 then
   if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
         return TRCIDR4;
```

B.14.14 TRCIDR5, ID Register 5

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-171: AArch64_trcidr5 bit assignments




Table B-360: TRCIDR5 bit descriptions

Bits	Name	Description	Reset
[63:31]	RESO	Reserved	RES0
[30:28]	NUMCNTR	Indicates the number of Counters that are available for tracing.	xxx
		0ь010	
		Two Counters implemented.	
[27:25]	NUMSEQSTATE	Indicates if the Sequencer is implemented and the number of Sequencer states that are implemented.	xxx
		0ь100	
		Four Sequencer states are implemented.	
[24]	RES0	Reserved	RES0
[23]	LPOVERRIDE	Indicates support for Low-power Override Mode.	Х
		0b1	
		The trace unit supports Low-power Override Mode.	
[22]	ATBTRIG	Indicates if the implementation can support ATB triggers.	X
		0ь1	
		The implementation supports ATB triggers.	
[21:16]	TRACEIDSIZE	Indicates the trace ID width.	6 { x }
		0ь000111	
		The implementation supports a 7-bit trace ID.	
[15:12]	RES0	Reserved	RES0
[11:9]	NUMEXTINSEL	Indicates how many External Input Selector resources are implemented.	xxx
		0b100	
		4 External Input Selector resources are available.	
[8:0]	NUMEXTIN	Indicates how many External Inputs are implemented.	9{x}
		0b11111111	
		Unified PMU event selection.	

Access

MRS <Xt>, TRCIDR5

op0	op1	CRn	CRm	op2
0b10	0b001	000000	0b1101	0b111

Accessibility

MRS <Xt>, TRCIDR5

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
    AArch64.SystemAccessTrap(EL1, 0x18); elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Hal\overline{t}ed() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return TRCIDR5;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch6\overline{4}. SystemAccessTrap (EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCIDR5;
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
        return TRCIDR5;
```

B.14.15 TRCIDR6, ID Register 6

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-172: AArch64_trcidr6 bit assignments




Table B-362: TRCIDR6 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RES0

Access

MRS <Xt>, TRCIDR6

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1110	0b111

Accessibility

MRS <Xt>, TRCIDR6

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
        if Hal\overline{t}ed() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCIDR6;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
```

```
else
    return TRCIDR6;
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
else
    return TRCIDR6;
```

B.14.16 TRCIDR7, ID Register 7

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-173: AArch64_trcidr7 bit assignments




Table B-364: TRCIDR7 bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RES0

MRS <Xt>, TRCIDR7

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1111	0b111

Accessibility

MRS <Xt>, TRCIDR7

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
       UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
       AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TTA == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
       return TRCIDR7;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
       UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
       else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCIDR7;
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
       AArch64.SystemAccessTrap(EL3, 0x18);
    else
       return TRCIDR7;
```

B.14.17 TRCDEVID, Device Configuration Register

Provides discovery information for the component.

For additional information, see the Arm® CoreSight™ Architecture Specification v3.0.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-174: AArch64_trcdevid bit assignments




Table B-366: TRCDEVID bit descriptions

Bits	Name	Description	Reset
[63:0]	RESO	Reserved	RES0

Access

MRS <Xt>, TRCDEVID

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b0010	0b111

Accessibility

MRS <Xt>, TRCDEVID

```
if PSTATE.EL == EL0 then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
elsif CPTR_EL3.TTA == '1' then
   if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
else
        AArch64.SystemAccessTrap(EL3, 0x18);
```

```
return TRCDEVID;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch6\overline{4}. SystemAccessTrap (EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCDEVID;
elsif PSTATE.EL == EL3 then
if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCDEVID;
```

B.14.18 TRCCLAIMSET, Claim Tag Set Register

In conjunction with AArch64-TRCCLAIMCLR, provides Claim Tag bits that can be separately set and cleared to indicate whether functionality is in use by a debug agent.

For additional information, see the Arm® CoreSight™ Architecture Specification v3.0.

Configurations

The number of claim tag bits implemented is IMPLEMENTATION DEFINED. Arm recommends that implementations support a minimum of four claim tag bits, that is, SET[3:0] reads as 0b1111.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-175: AArch64_trcclaimset bit assignments




Table B-368: TRCCLAIMSET bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:4]	RAZ/WI	Reserved	RAZ/WI
[3]	SET[3]	Claim Tag Set. Indicates whether Claim Tag bit m is implemented, and is used to set Claim Tag bit m to 0b1.	Х
		0ъ0	
		On a read: Claim Tag bit m is not implemented.	
		On a write: Ignored.	
		0b1	
		On a read: Claim Tag bit m is implemented.	
		On a write: Set Claim Tag bit m to 0b1.	
[2]	SET[2]	Claim Tag Set. Indicates whether Claim Tag bit m is implemented, and is used to set Claim Tag bit m to 0b1.	х
		0ъ0	
		On a read: Claim Tag bit m is not implemented.	
		On a write: Ignored.	
		0ь1	
		On a read: Claim Tag bit m is implemented.	
		On a write: Set Claim Tag bit m to 0b1.	
[1]	SET[1]	Claim Tag Set. Indicates whether Claim Tag bit m is implemented, and is used to set Claim Tag bit m to 0b1.	Х
		0ъ0	
		On a read: Claim Tag bit m is not implemented.	
		On a write: Ignored.	
		0b1	
		On a read: Claim Tag bit m is implemented.	
		On a write: Set Claim Tag bit m to 0b1.	

Bits	Name	Description	Reset		
[O]	SET[0]	Claim Tag Set. Indicates whether Claim Tag bit m is implemented, and is used to set Claim Tag bit m to 0b1.	х		
		0ь0			
		On a read: Claim Tag bit m is not implemented.			
		On a write: Ignored.			
		0b1			
		On a read: Claim Tag bit m is implemented.			
		On a write: Set Claim Tag bit m to 0b1.			

MRS <Xt>, TRCCLAIMSET

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1000	0b110

MSR TRCCLAIMSET, <Xt>

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1000	0b110

Accessibility

MRS <Xt>, TRCCLAIMSET

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
         UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
    \label{eq:aarch64.SystemAccessTrap(EL1, 0x18);} \\ elsif EL2Enabled() && CPTR_EL2.TTA == '1' then \\ \\ \end{aligned}
    AArch64.SystemAccessTrap(EL2, 0x18); elsif CPTR EL3.TTA == '1' then
         if Halted() && EDSCR.SDD == '1' then
              UNDEFINED;
         else
              AArch64.SystemAccessTrap(EL3, 0x18);
    else
         return TRCCLAIMSET;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
         UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
         AArch6\overline{4}. SystemAccessTrap (EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
         if Halted() && EDSCR.SDD == '1' then
              UNDEFINED;
         else
              AArch64.SystemAccessTrap(EL3, 0x18);
    else
         return TRCCLAIMSET;
elsif PSTATE.EL == EL3 then
   if CPTR_EL3.TTA == '1' then
         AArch64.SystemAccessTrap(EL3, 0x18);
    else
```

return TRCCLAIMSET;

MSR TRCCLAIMSET, <Xt>

```
if PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
       UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
       AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TTA == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        TRCCLAIMSET = X[t];
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
       UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch6\overline{4}. SystemAccessTrap (EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
       TRCCLAIMSET = X[t];
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCCLAIMSET = X[t];
```

B.14.19 TRCCLAIMCLR, Claim Tag Clear Register

In conjunction with AArch64-TRCCLAIMSET, provides Claim Tag bits that can be separately set and cleared to indicate whether functionality is in use by a debug agent.

For additional information, see the Arm® CoreSight™ Architecture Specification v3.0.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-176: AArch64_trcclaimclr bit assignments




Table B-371: TRCCLAIMCLR bit descriptions

Bits	Name	Description	Reset			
[63:32]	RES0	Reserved	RES0			
[31:4]	RAZ/WI	erved				
[3]	CLR[3]	Claim Tag Clear. Indicates the current status of the Claim Tag bit m, and is used to clear Claim Tag bit m to 0b0.	0b0			
		0ъ0				
		On a read: Claim Tag bit m is not set.				
		On a write: Ignored.				
		1				
		On a read: Claim Tag bit m is set.				
		On a write: Clear Claim tag bit m to 0b0.				
[2]	CLR[2]	Claim Tag Clear. Indicates the current status of the Claim Tag bit m, and is used to clear Claim Tag bit m to 0b0.	0b0			
		0ъ0				
		On a read: Claim Tag bit m is not set.				
		On a write: Ignored.				
		0b1				
		On a read: Claim Tag bit m is set.				
		On a write: Clear Claim tag bit m to 0b0.				

Bits	Name	Description	Reset				
[1]	CLR[1]	Claim Tag Clear. Indicates the current status of the Claim Tag bit m, and is used to clear Claim Tag bit m to 0b0.	0b0				
		0ь0					
		On a read: Claim Tag bit m is not set.					
		On a write: Ignored.					
		0ь1					
		On a read: Claim Tag bit m is set.					
		On a write: Clear Claim tag bit m to 0b0.					
[O]	CLR[0]	Claim Tag Clear. Indicates the current status of the Claim Tag bit m, and is used to clear Claim Tag bit m to 050.	0b0				
		0ь0					
		On a read: Claim Tag bit m is not set.					
		On a write: Ignored.					
		0b1					
		On a read: Claim Tag bit m is set.					
		On a write: Clear Claim tag bit m to 0b0.					

MRS <Xt>, TRCCLAIMCLR

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1001	0b110

MSR TRCCLAIMCLR, <Xt>

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1001	0b110

Accessibility

MRS <Xt>, TRCCLAIMCLR

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
    AArch64.SystemAccessTrap(EL1, 0x18);
elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Hal\overline{t}ed() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCCLAIMCLR;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
```

```
elsif CPTR EL2.TTA == '1' then
          AArch64.SystemAccessTrap(EL2, 0x18);
elsif CPTR EL3.TTA == '1' then
          if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
else
                AArch64.SystemAccessTrap(EL3, 0x18);
else
               return TRCCLAIMCLR;
elsif PSTATE.EL == EL3 then
               if CPTR EL3.TTA == '1' then
                      AArch64.SystemAccessTrap(EL3, 0x18);
else
                return TRCCLAIMCLR;
```

MSR TRCCLAIMCLR, <Xt>

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
    AArch64.SystemAccessTrap(EL1, 0x18);
elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
        TRCCLAIMCLR = X[t];
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch6\overline{4}. SystemAccessTrap (EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCCLAIMCLR = X[t];
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCCLAIMCLR = X[t];
```

B.14.20 TRCAUTHSTATUS, Authentication Status Register

Provides information about the state of the **IMPLEMENTATION DEFINED** authentication interface for debug.

For additional information, see the Arm® CoreSight™ Architecture Specification v3.0.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-177: AArch64_trcauthstatus bit assignments




Table B-374: TRCAUTHSTATUS bit descriptions

Bits	Name	Description	Reset	
[63:12]	RES0	Reserved	RES0	
[11:10]	HNID	Hyp Non-invasive Debug. Indicates whether a separate enable control for EL2 non-invasive debug features is implemented and enabled.		
		0600		
		Separate Hyp non-invasive debug enable not implemented, or EL2 non-invasive debug features not implemented.		
		0b10 Implemented and disabled.		
		0b11		
	Implemented and enabled.			
		All other values are reserved.		
		This field reads as 0b00.		

Bits	Name	Description	Reset		
[9:8]	HID	Hyp Invasive Debug. Indicates whether a separate enable control for EL2 invasive debug features is implemented and enabled.			
		0ь00			
		Separate Hyp invasive debug enable not implemented, or EL2 invasive debug features not implemented.			
		0b10			
		Implemented and disabled.			
		0b11			
		Implemented and enabled.			
	All other values are reserved.				
		This field reads as 0b00.			
[7:6]	SNID	Secure Non-invasive Debug. Indicates whether Secure non-invasive debug features are implemented and enabled.	xx		
	0ь00				
		Secure non-invasive debug features not implemented.			
		0b10			
		Implemented and disabled.			
		0b11			
		Implemented and enabled.			
		All other values are reserved.			
	When EL3 is implemented, this field takes the value 0b10 or 0b11 depending whether Secure r debug is enabled.				
[5:4]	SID	Secure Invasive Debug. Indicates whether Secure invasive debug features are implemented and enabled.	xx		
		0ь00			
		Secure invasive debug features not implemented.			
		0b10			
		Implemented and disabled.			
		0b11			
		Implemented and enabled.			
		All other values are reserved.			
		This field reads as 0b00.			

Bits	Name	Description	Reset	
[3:2]	NSNID	Non-secure Non-invasive Debug. Indicates whether Non-secure non-invasive debug features are implemented and enabled.	xx	
		0600		
		Non-secure non-invasive debug features not implemented.		
		0b10 Implemented and disabled.		
		0b11		
		Implemented and enabled.		
All other values are reserved.		All other values are reserved.		
	When EL3 is implemented, this field reads as 0b11.			
[1:0]	NSID	Non-secure Invasive Debug. Indicates whether Non-secure invasive debug features are implemented and enabled.	xx	
		0ь00		
		Non-secure invasive debug features not implemented.		
0ъ10 Implemente		0ь10		
		Implemented and disabled.		
		0b11		
		Implemented and enabled.		
		All other values are reserved.		
		This field reads as 0b00.		

For implementations that support multiple access mechanisms, different access mechanisms can return different values for reads of TRCAUTHSTATUS if the authentication signals have changed and that change has not yet been synchronized by a Context synchronization event. This scenario can happen if, for example, the external debugger view is implemented separately from the system instruction view to allow for separate power domains, and so observes changes on the signals differently.

MRS <Xt>, TRCAUTHSTATUS

ор0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1110	0b110

Accessibility

For implementations that support multiple access mechanisms, different access mechanisms can return different values for reads of TRCAUTHSTATUS if the authentication signals have changed and that change has not yet been synchronized by a Context synchronization event. This scenario can happen if, for example, the external debugger view is implemented separately from the system instruction view to allow for separate power domains, and so observes changes on the signals differently.

MRS <Xt>, TRCAUTHSTATUS

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
       UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
       AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        return TRCAUTHSTATUS;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
       AArch6\overline{4}.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCAUTHSTATUS;
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
       return TRCAUTHSTATUS;
```

B.14.21 TRCDEVARCH, Device Architecture Register

Provides discovery information for the component.

For additional information, see the Arm® CoreSight™ Architecture Specification v3.0.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure B-178: AArch64_trcdevarch bit assignments




Table B-376: TRCDEVARCH bit descriptions

Bits	Name	Description	Reset				
[63:32]	RES0	Reserved	RES0				
[31:21]	ARCHITECT	rchitect. Defines the architect of the component. Bits [31:28] are the JEP106 continuation code (JEP106 ank ID, minus 1) and bits [27:21] are the JEP106 ID code.					
		0ь01000111011					
		JEP106 continuation code 0x4, ID code 0x3B. Arm Limited.					
		Other values are defined by the JEDEC JEP106 standard.					
		This field reads as 0x23B.					
[20]	PRESENT	DEVARCH Present. Defines that the DEVARCH register is present.	х				
		0b1					
		Device Architecture information present.					
[19:16]	REVISION	Revision. Defines the architecture revision of the component.	xxxx				
		0ь0000					
		ETEv1.0, FEAT_ETE.					
		0ь0001					
		ETEv1.1, FEAT_ETEv1p1.					
		All other values are reserved.					
[15:12]	ARCHVER	Architecture Version. Defines the architecture version of the component.	xxxx				
		0ь0101					
		ETEv1.					
		ARCHVER and ARCHPART are also defined as a single field, ARCHID, so that ARCHVER is ARCHID[15:12].					
		This field reads as 0x5.					

Bits	Name	Description	Reset
[11:0]	ARCHPART	Architecture Part. Defines the architecture of the component.	12{x}
		0b101000010011 Arm PF trace architecture.	
		ARCHVER and ARCHPART are also defined as a single field, ARCHID, so that ARCHPART is ARCHID[11:0]. This field reads as 0xA13.	

MRS <Xt>, TRCDEVARCH

ор0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1111	0b110

Accessibility

MRS <Xt>, TRCDEVARCH

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
       UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
       AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return TRCDEVARCH;
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
       AArch6\overline{4}.SystemAccessTrap(EL2, 0x18);
    elsif CPTR EL3.TTA == '1' then
       if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
       return TRCDEVARCH;
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
        return TRCDEVARCH;
```

Appendix C AArch32 registers

This appendix contains the descriptions for the Cortex®-A510 AArch32 registers.

C.1 AArch32 Special purpose registers summary

The summary table provides an overview of the Special purpose registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm[®] Architecture Reference Manual Armv8, for A-profile architecture.

Table C-1: Special purpose registers summary

Name	coproc	CRn	Opc1	CRm	Opc2	Reset	Width	Description
DSPSR	15	C4	3	C5	0	_	32-bit	Debug Saved Program Status Register
DLR	15	C4	3	C5	1	_	32-bit	Debug Link Register

C.2 AArch32 System instructions summary

The summary table provides an overview of the System instructions in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table C-2: System instructions summary

Name	coproc	CRn	Opc1	CRm	Opc2	Reset	Width	Description
CFPRCTX	15	C7	0	C3	4	_	32-bit	Control Flow Prediction Restriction by Context
DVPRCTX	15	C7	0	C3	5	_	32-bit Data Value Prediction Restriction by Context	
CPPRCTX	15	C7	0	C3	7	_	32-bit	Cache Prefetch Prediction Restriction by Context
CP15ISB	15	C7	0	C5	4	_	-bit	Instruction Synchronization Barrier System instruction
CP15DSB	15	C7	0	C10	4	_	-bit	Data Synchronization Barrier System instruction
CP15DMB	15	C7	0	C10	5	_	-bit	Data Memory Barrier System instruction

C.3 AArch32 Performance Monitors registers summary

The summary table provides an overview of the Performance Monitors registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table C-3: Performance Monitors registers summary

Name	coproc	CRn	Opc1	CRm	Opc2	Reset	Width	Description	
PMCR	15	C9	0	C12	0	_	32-bit	Performance Monitors Control Register	
PMCNTENSET	15	C9	0	C12	1	_	32-bit	bit Performance Monitors Count Enable Set register	
PMCNTENCLR	15	C9	0	C12	2	-	32-bit	Performance Monitors Count Enable Clear register	
PMOVSR	15	C9	0	C12	3	_	32-bit	Performance Monitors Overflow Flag Status Register	
PMSWINC	15	C9	0	C12	4	_	32-bit	Performance Monitors Software Increment register	
PMSELR	15	C9	0	C12	5	_	32-bit	Performance Monitors Event Counter Selection Register	
PMCEID0	15	C9	0	C12	6	_	32-bit	Performance Monitors Common Event Identification register 0	
PMCEID1	15	C9	0	C12	7	-	32-bit	Performance Monitors Common Event Identification register 1	
PMCCNTR	15	C9	0	C13	0	_	64-bit	Performance Monitors Cycle Count Register	
PMXEVTYPER	15	C9	0	C13	1	_	32-bit	Performance Monitors Selected Event Type Register	
PMXEVCNTR	15	C9	0	C13	2	_	32-bit	Performance Monitors Selected Event Count Register	
PMUSERENR	15	C9	0	C14	0	_	32-bit	Performance Monitors User Enable Register	
PMOVSSET	15	C9	0	C14	3	_	32-bit	Performance Monitors Overflow Flag Status Set register	
PMCEID2	15	C9	0	C14	4	_	32-bit	Performance Monitors Common Event Identification register 2	
PMCEID3	15	C9	0	C14	5	_	32-bit	Performance Monitors Common Event Identification register 3	
PMEVCNTR0	15	C14	0	C8	0	_	32-bit	Performance Monitors Event Count Registers	
PMEVCNTR1	15	C14	0	C8	1	_	32-bit	Performance Monitors Event Count Registers	
PMEVCNTR2	15	C14	0	C8	2	_	32-bit	Performance Monitors Event Count Registers	
PMEVCNTR3	15	C14	0	C8	3	_	32-bit	Performance Monitors Event Count Registers	
PMEVCNTR4	15	C14	0	C8	4	_	32-bit	Performance Monitors Event Count Registers	
PMEVCNTR5	15	C14	0	C8	5	_	32-bit	Performance Monitors Event Count Registers	
PMEVTYPER0	15	C14	0	C12	0	_	32-bit	Performance Monitors Event Type Registers	
PMEVTYPER1	15	C14	0	C12	1	_	32-bit	Performance Monitors Event Type Registers	
PMEVTYPER2	15	C14	0	C12	2	_	32-bit	Performance Monitors Event Type Registers	
PMEVTYPER3	15	C14	0	C12	3	_	32-bit	Performance Monitors Event Type Registers	
PMEVTYPER4	15	C14	0	C12	4	_	32-bit	Performance Monitors Event Type Registers	
PMEVTYPER5	15	C14	0	C12	5	-	32-bit	Performance Monitors Event Type Registers	
PMCCFILTR	15	C14	0	C15	7	_	32-bit	Performance Monitors Cycle Count Filter Register	

C.3.1 PMCR, Performance Monitors Control Register

Provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters.

Configurations

This register is available in all configurations.

Attributes

Width

32

Functional group

Performance Monitors registers

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX OXOO OOOO



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure C-1: AArch32_pmcr bit assignments



Table C-4: PMCR bit descriptions

Bits	Name	Description	Туре	Reset
[31:24]	IMP	Implementer code.	read	8 { x }
		0 b00000000 No ID information is present in PMCR/PMCR_EL0. Software must use the MIDR_EL1 to identify the PE.	write	R WI
[23:16]	RES0	Reserved	NA	RES0

Bits	Name	Description	Туре	Reset
[15:11]		 Indicates the number of event counters implemented. This value is in the range of 0b00000-0b111111. If the value is 0b00000 then only AArch32-PMCCNTR is implemented. If the value is 0b111111 AArch32-PMCCNTR and 31 event counters are implemented. In an implementation that includes EL2: If EL2 is using AArch32, reads of this field from Non-secure EL1 and Non-secure EL0 return the value of AArch32-HDCR.HPMN. If EL2 is using AArch64 and enabled in the current Security state, reads of this field from EL1 and EL0 return the value of AArch64-MDCR_EL2.HPMN. 	read	5{x} R WI
		Ob00110 Six PMU Counters Implemented		
[10:8]	RES0	Reserved	NA	RES0
[7]	LP	Long event counter enable. Determines when unsigned overflow is recorded by a counter overflow bit. 10b0 Event counter overflow on increment that causes unsigned overflow of AArch32-PMEVCNTR <n>[31:0]. 10b1 Event counter overflow on increment that causes unsigned overflow of AArch32-PMEVCNTR<n>[63:0]. If the highest implemented Exception level is using AArch32, it is IMPLEMENTATION DEFINED whether this bit is RW or RAZ/WI. If EL2 is implemented and AArch32-HDCR.HPMN or AArch64-MDCR_EL2.HPMN is less than PMCR.N, this bit does not affect the operation of event counters in the range [AArch32-HDCR.HPMN(PMCR.N-1)] or [AArch64-MDCR_EL2.HPMN(PMCR.N-1)]. AArch32-PMEVCNTR<n>[63:32] cannot be accessed directly in AArch32 state. Note: The effect of AArch32-HDCR.HPMN or AArch64-MDCR_EL2.HPMN on the operation of this bit always applies if EL2 is implemented, at all Exception levels including EL2 and EL3, and regardless of whether EL2 is enabled in the current Security state. For more information, see the description of AArch32-HDCR.HPMN or AArch64-MDCR_EL2.HPMN.</n></n></n>	NA	060
[6]	LC	Long cycle counter enable. Determines when unsigned overflow is recorded by the cycle counter overflow bit. 0b0 Cycle counter overflow on increment that causes unsigned overflow of AArch32-PMCCNTR[31:0]. 0b1 Cycle counter overflow on increment that causes unsigned overflow of AArch32-PMCCNTR[63:0]. Arm deprecates use of AArch32-PMCR.LC = 0.	NA	х

Bits	Name	Description	Туре	Reset
[5]	DP	Disable cycle counter when event counting is prohibited.	NA	0b0
		0ь0		
		Cycle counting by AArch32-PMCCNTR is not affected by this bit.		
		0ь1		
		When event counting for counters in the range [0(AArch32-HDCR.HPMN-1)] or [0(AArch64-MDCR_EL2.HPMN-1)] is prohibited, cycle counting by AArch32-PMCCNTR is disabled.		
		For more information see 'Prohibiting event counting'		
[4]	RAZ/ WI	Reserved	NA	RAZ/ WI
[3]	D	Clock divider. The possible values of this bit are:	NA	0b0
		0ь0		
		When enabled, AArch32-PMCCNTR counts every clock cycle.		
		0b1		
		When enabled, AArch32-PMCCNTR counts once every 64 clock cycles.		
		If PMCR.LC == 1, this bit is ignored and the cycle counter counts every clock cycle.		
		Arm deprecates use of PMCR.D = 1.		
[2]	С	Cycle counter reset. The effects of writing to this bit are:	read	0b0
		0ъ0		RAZ
		No action.	write	
		0b1		W
		Reset AArch32-PMCCNTR to zero.		
		Note:		
		Resetting AArch32-PMCCNTR does not change the cycle counter overflow bit. The value of PMCR_ELO.LC is ignored, and bits [63:0] of all affected event counters are reset.		

Bits	Name	Description	Туре	Reset			
[1]	Р	Event counter reset. The effects of writing to this bit are:	read	0b0			
		0ь0 No action.					
		No action.	write				
		0b1		W			
		Reset all event counters accessible in the current Exception level, not including AArch32-PMCCNTF to zero.					
		In ELO and EL1:					
		• If EL2 is implemented and enabled in the current Security state, and AArch32-HDCR.HPMN or AArch64-MDCR_EL2.HPMN is less than PMCR_EL0.N, a write of 1 to this bit does not reset event counters in the range [AArch32-HDCR.HPMN(PMCR.N-1)] or [AArch64-MDCR_EL2.HPMN (PMCR.N-1)].					
		 If EL2 is not implemented, EL2 is disabled in the current Security state, or AArch32-HDCR.HPMN or AArch64-MDCR_EL2.HPMN is equal to PMCR_EL0.N, a write of 1 to this bit resets all the event counters. 					
		In EL2 and EL3, a write of 1 to this bit resets all the event counters.					
		Note: Resetting the event counters does not change the event counter overflow bits.					
		If FEAT_PMUv3p5 is implemented, the values of AArch32-HDCR.HLP and PMCR.LP are ignored and bits [63:0] of all affected event counters are reset.					
[O]	E	Enable.	NA	0b0			
		0ъ0					
		All event counters in the range [0(PMN-1)] and AArch32-PMCCNTR, are disabled.					
		0b1					
		All event counters in the range [0(PMN-1)] and AArch32-PMCCNTR, are enabled by AArch32-PMCNTENSET.					
		If EL2 is implemented then:					
		If EL2 is using AArch32, PMN is AArch32-HDCR.HPMN.					
		If EL2 is using AArch64, PMN is AArch64-MDCR_EL2.HPMN.					
		• If PMN is less than PMCR.N, this bit does not affect the operation of event counters in the range [PMN(PMCR.N-1)].					
		If EL2 is not implemented, PMN is PMCR.N.					
		Note: The effect of AArch64-MDCR_EL2.HPMN or AArch32-HDCR.HPMN on the operation of this bit always applies if EL2 is implemented, at all Exception levels including EL2 and EL3, regardless of whether EL2 is enabled in the current Security state. For more information, see the description of AArch64-MDCR_EL2.HPMN or AArch32-HDCR.HPMN.					

MRC{<c>}{<q>} 15, {#}0, <Rt>, C9, C12{, {#}0}

coproc	opc1	CRn	CRm	opc2
0b1111	00000	0b1001	0b1100	00000

MCR{<c>}{<q>} 15, {#}0, <Rt>, C9, C12{, {#}0}

coproc	opc1	CRn	CRm	opc2
0b1111	0b000	0b1001	0b1100	0b000

Accessibility

MRC{<c>}{<q>} 15, {#}0, <Rt>, C9, C12{, {#}0}

```
if PSTATE.EL == ELO then
    if Halted() && EDSCR.SDD == '1' && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR ELO.EN == '0' then
         if EL2Enabled() && HCR EL2.TGE == '1' then
             AArch64.AArch32SystemAccessTrap(EL2, 0x03);
         else
    AArch64.AArch32SystemAccessTrap(EL1, 0x03); elsif EL2Enabled() && HCR EL2.<E2H,TGE> != '11' && HSTR EL2.T9 == '1' then
    AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
         AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() && MDCR EL2.TPMCR == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif MDCR EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
         else
             AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
         return PMCR;
```

MCR{<c>}{<q>} 15, {#}0, <Rt>, C9, C12{, {#}0}

```
if PSTATE.EL == ELO then
    if Halted() && EDSCR.SDD == '1' && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR_ELO.EN == '0' then
        if EL2Enabled() && HCR EL2.TGE == '1' then
             AArch64.AArch32SystemAccessTrap(EL2, 0x03);
        else
    AArch64.AArch32SystemAccessTrap(EL1, 0x03); elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && HSTR_EL2.T9 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
         AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() && MDCR EL2.TPMCR == '1' then
    AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif MDCR EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
         PMCR = R[t];
```

C.3.2 PMCEID0, Performance Monitors Common Event Identification register 0

Defines which common architectural events and common microarchitectural events are implemented, or counted, using PMU events in the range 0x0000 to 0x001F

When the value of a bit in the register is 1 the corresponding common event is implemented and counted.



Arm recommends that, if a common event is never counted, the value of the corresponding register bit is 0.

For more information about the common events and the use of the PMCEIDn registers see 'The PMU event number space and common events'.

Configurations

This register is available in all configurations.

Attributes

Width

32

Functional group

Performance Monitors registers

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure C-2: AArch32_pmceid0 bit assignments




Table C-7: PMCEID0 bit descriptions

Bits	Name	Description	Reset
[31]	ID31	ID31 corresponds to common event (0x1f) L1D_CACHE_ALLOCATE	Х
		0ь0	
		The common event is not implemented, or not counted.	
[30]	ID30	ID30 corresponds to common event (0x1e) CHAIN	х
		0ь1	
		The common event is implemented.	
[29]	ID29	ID29 corresponds to common event (0x1d) BUS_CYCLES	х
		0ь1	
		The common event is implemented.	
[28]	ID28	ID28 corresponds to common event (0x1c) TTBR_WRITE_RETIRED	х
		0ь1	
		The common event is implemented.	
[27]	ID27	ID27 corresponds to common event (0x1b) INST_SPEC	х
		0ь1	
		The common event is implemented.	
[26]	ID26	ID26 corresponds to common event (0x1a) MEMORY_ERROR	х
		0ь1	
		The common event is implemented.	
[25]	ID25	ID25 corresponds to common event (0x19) BUS_ACCESS	х
		0ъ1	
		The common event is implemented.	

Bits	Name	Description	Reset
[24]	ID24	ID24 corresponds to common event (0x18) L2D CACHE WB	Х
		0ь0	
		The common event is not implemented, or not counted. This value is reported if the Cortex-A510 complex is configured without an L2 cache.	
		0b1	
		The common event is implemented. This value is reported if the Cortex-A510 complex is configured with an L2 cache.	
[23]	ID23	ID23 corresponds to common event (0x17) L2D_CACHE_REFILL	х
		0ъ0	
		The common event is not implemented, or not counted. This value is reported if the Cortex-A510 complex is configured without an L2 cache.	
		0b1	
		The common event is implemented. This value is reported if the Cortex-A510 complex is configured with an L2 cache.	
[22]	ID22	ID22 corresponds to common event (0x16) L2D_CACHE	Х
		060	
		The common event is not implemented, or not counted. This value is reported if both the Cortex-A510 complex is configured without an L2 cache and the DSU is configured without an L3 cache.	
		0b1	
		The common event is implemented. This value is reported if either the Cortex-A510 complex is configured with an L2 cache or the DSU is configured with an L3 cache.	
[21]	ID21	ID21 corresponds to common event (0x15) L1D_CACHE_WB	
		0b1	
		The common event is implemented.	
[20]	ID20	ID20 corresponds to common event (0x14) L1I_CACHE	Х
		0b1	
		The common event is implemented.	
[19]	ID19	ID19 corresponds to common event (0x13) MEM_ACCESS	Х
		0b1	
		The common event is implemented.	
[18]	ID18	ID18 corresponds to common event (0x12) BR_PRED	Х
		0ь1	
		The common event is implemented.	
[17]	ID17	ID17 corresponds to common event (0x11) CPU_CYCLES	X
		0b1	
F4 :=		The common event is implemented.	+
[16]	ID16	ID16 corresponds to common event (0x10) BR_MIS_PRED	X
		0b1	
		The common event is implemented.	
[15]	ID15	ID15 corresponds to common event (0xf) UNALIGNED_LDST_RETIRED	Х
		0ъ0	
		The common event is not implemented, or not counted.	

Bits	Name	Description	Reset
		ID14 corresponds to common event (0xe) BR_RETURN_RETIRED	Х
.,		0b1	
		The common event is implemented.	
[13]	ID13	ID13 corresponds to common event (0xd) BR_IMMED_RETIRED	Х
		0b1	
		The common event is implemented.	
[12]	ID12	ID12 corresponds to common event (0xc) PC_WRITE_RETIRED	Х
		0b1	
		The common event is implemented.	
[11]	ID11	ID11 corresponds to common event (0xb) CID_WRITE_RETIRED	х
		0b1	
		The common event is implemented.	
[10]	ID10	ID10 corresponds to common event (0xa) EXC_RETURN	Х
		0b1	
		The common event is implemented.	
[9]	ID9	ID9 corresponds to common event (0x9) EXC_TAKEN	Х
		0b1	
		The common event is implemented.	
[8]	ID8	ID8 corresponds to common event (0x8) INST_RETIRED	х
		0ь1	
		The common event is implemented.	
[7]	ID7	ID7 corresponds to common event (0x7) ST_RETIRED	х
		0b1	
		The common event is implemented.	
[6]	ID6	ID6 corresponds to common event (0x6) LD_RETIRED	Х
		0b1	
		The common event is implemented.	
[5]	ID5	ID5 corresponds to common event (0x5) L1D_TLB_REFILL	x
		0b1	
		The common event is implemented.	
[4]	ID4	ID4 corresponds to common event (0x4) L1D_CACHE	X
		0b1	
		The common event is implemented.	
[3]	ID3	ID3 corresponds to common event (0x3) L1D_CACHE_REFILL	X
		0b1	
		The common event is implemented.	
[2]	ID2	ID2 corresponds to common event (0x2) L1I_TLB_REFILL	X
		0b1	
		The common event is implemented.	
[1]	ID1	ID1 corresponds to common event (0x1) L1I_CACHE_REFILL	X
		0b1	
		The common event is implemented.	

Bits	Name	Description	Reset
[O]	ID0	IDO corresponds to common event (0x0) SW_INCR	Х
		0b1	
		The common event is implemented.	

MRC{<c>}{<q>} 15, {#}0, <Rt>, C9, C12{, {#}6}

coproc	opc1	CRn	CRm	opc2
0b1111	0b000	0b1001	0b1100	0b110

Accessibility

MRC{<c>}{<q>} 15, {#}0, <Rt>, C9, C12{, {#}6}

C.3.3 PMCEID1, Performance Monitors Common Event Identification register 1

Defines which common architectural events and common microarchitectural events are implemented, or counted, using PMU events in the range 0x0020 to 0x003F.

When the value of a bit in the register is 1 the corresponding common event is implemented and counted.



Arm recommends that, if a common event is never counted, the value of the corresponding register bit is 0.

For more information about the common events and the use of the PMCEIDn registers see 'The PMU event number space and common events'.

Configurations

This register is available in all configurations.

Attributes

Width

32

Functional group

Performance Monitors registers

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure C-3: AArch32_pmceid1 bit assignments




Table C-9: PMCEID1 bit descriptions

Bits	Name	Description	Reset
[31]	ID31	D31 corresponds to common event (0x3f) STALL_SLOT	
		0b1	
		The common event is implemented.	

Bits	Name	Description	Reset
	ID30	ID30 corresponds to common event (0x3e) STALL_SLOT_FRONTEND	Х
		0b1	
		The common event is implemented.	
[29]	ID29	ID29 corresponds to common event (0x3d) STALL_SLOT_BACKEND	Х
		0b1	
		The common event is implemented.	
[28]	ID28	ID28 corresponds to common event (0x3c) STALL	х
		0b1	
		The common event is implemented.	
[27]	ID27	ID27 corresponds to common event (0x3b) OP_SPEC	Х
		0b1	
		The common event is implemented.	
[26]	ID26	ID26 corresponds to common event (0x3a) OP_RETIRED	Х
		0b1	
		The common event is implemented.	
[25]	ID25	ID25 corresponds to common event (0x39) L1D_CACHE_LMISS_RD	Х
		0ь1	
		The common event is implemented.	
[24]	ID24	ID24 corresponds to common event (0x38) REMOTE_ACCESS_RD	х
		0b1	
		The common event is implemented.	
[23]	ID23	ID23 corresponds to common event (0x37) LL_CACHE_MISS_RD	Х
		0b1	
		The common event is implemented.	
[22]	ID22	ID22 corresponds to common event (0x36) LL_CACHE_RD	x
		0b1	
		The common event is implemented.	
[21]	ID21	ID21 corresponds to common event (0x35) ITLB_WLK	X
		0b1	
		The common event is implemented.	
[20]	ID20	ID20 corresponds to common event (0x34) DTLB_WLK	X
		0b1	
ļ		The common event is implemented.	
[19]	ID19	ID19 corresponds to a Reserved Event event (0x33)	X
		0ь0	
		The common event is not implemented, or not counted.	
[18]	ID18	ID18 corresponds to a Reserved Event event (0x32)	X
		0ь0	
		The common event is not implemented, or not counted.	
[17]	ID17	ID17 corresponds to common event (0x31) REMOTE_ACCESS	X
		0ь0	
		The common event is not implemented, or not counted.	

Bits	Name	Description	Reset
[16]	ID16	ID16 corresponds to common event (0x30) L2I_TLB	Х
		060	
		The common event is not implemented, or not counted.	
[15]	ID15	ID15 corresponds to common event (0x2f) L2D_TLB	Х
		0b1	
		The common event is implemented.	
[14]	ID14	ID14 corresponds to common event (0x2e) L2I_TLB_REFILL	Х
		0ь0	
		The common event is not implemented, or not counted.	
[13]	ID13	ID13 corresponds to common event (0x2d) L2D_TLB_REFILL	х
		0ы1	
		The common event is implemented.	
[12]	ID12	ID12 corresponds to common event (0x2c) Reserved	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[11]	ID11	ID11 corresponds to common event (0x2b) L3D_CACHE	Х
		0ъ0	
		The common event is not implemented, or not counted. This value is reported if either the Cortex-A510 complex is configured without an L2 cache or the DSU is configured without an L3 cache.	
		0b1	
		The common event is implemented. This value is reported if both the Cortex-A510 complex is configured with an L2 cache and the DSU is configured with an L3 cache.	
[10]	ID10	ID10 corresponds to common event (0x2a) L3D_CACHE_REFILL	х
		0ь0	
		The common event is not implemented, or not counted.	
[9]	ID9	ID9 corresponds to common event (0x29) L3D_CACHE_ALLOCATE	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[8]	ID8	ID8 corresponds to common event (0x28) L2I_CACHE_REFILL	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[7]	ID7	ID7 corresponds to common event (0x27) L2I_CACHE	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[6]	ID6	ID6 corresponds to common event (0x26) L1I_TLB	x
		0b1	
		The common event is implemented.	
[5]	ID5	ID5 corresponds to common event (0x25) L1D_TLB	X
		0b1	
		The common event is implemented.	

Bits	Name	Description	Reset	
[4]	ID4	ID4 corresponds to common event (0x24) STALL_BACKEND	х	
		0ы1		
		The common event is implemented.		
[3]	ID3	ID3 corresponds to common event (0x23) STALL_FRONTEND	Х	
		0b1		
		The common event is implemented.		
[2]	ID2	ID2 corresponds to common event (0x22) BR_MIS_PRED_RETIRED	Х	
		0b1		
		The common event is implemented.		
[1]	ID1	ID1 corresponds to common event (0x21) BR_RETIRED	Х	
		0b1		
		The common event is implemented.		
[O]	ID0	IDO corresponds to common event (0x20) L2D_CACHE_ALLOCATE	Х	
		0ъ0		
		The common event is not implemented, or not counted. This value is reported if the Cortex-A510 complex is configured without an L2 cache.		
		0b1		
		The common event is implemented. This value is reported if the Cortex-A510 complex is configured with an L2 cache.		

MRC{<c>}{<q>} 15, {#}0, <Rt>, C9, C12{, {#}7}

coproc	opc1	CRn	CRm	opc2
0b1111	0b000	0b1001	0b1100	0b111

Accessibility

MRC{<c>}{<q>} 15, {#}0, <Rt>, C9, C12{, {#}7}

```
if PSTATE.EL == ELO then
    if Halted() && EDSCR.SDD == '1' && MDCR_EL3.TPM == '1' then
         UNDEFINED;
     elsif PMUSERENR ELO.EN == '0' then
         if EL2Enabled() && HCR_EL2.TGE == '1' then
               AArch64.AArch32SystemAccessTrap(EL2, 0x03);
         else
     AArch64.AArch32SystemAccessTrap(EL1, 0x03); elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && HSTR_EL2.T9 == '1' then
     AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
     AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif MDCR_EL3.TPM == '1' then
         if Hal\overline{t}ed() && EDSCR.SDD == '1' then
              UNDEFINED;
         else
              AArch64.AArch32SystemAccessTrap(EL3, 0x03);
     else
          return PMCEID1;
```

C.3.4 PMCEID2, Performance Monitors Common Event Identification register 2

Defines which common architectural events and common microarchitectural events are implemented, or counted, using PMU events in the range 0x4000 to 0x401F.

When the value of a bit in the register is 1 the corresponding common event is implemented and counted.



Arm recommends that, if a common event is never counted, the value of the corresponding register bit is 0.

For more information about the common events and the use of the PMCEIDn registers see 'The PMU event number space and common events'.

Configurations

This register is available in all configurations.

Attributes

Width

32

Functional group

Performance Monitors registers

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure C-4: AArch32_pmceid2 bit assignments




Table C-11: PMCEID2 bit descriptions

Bits	Name	Description	Reset
[31]	IDhi31	IDhi31 corresponds to a Reserved Event event (0x401f)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[30]	IDhi30	IDhi30 corresponds to a Reserved Event event (0x401e)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[29]	IDhi29	IDhi29 corresponds to a Reserved Event event (0x401d)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[28]	IDhi28	IDhi28 corresponds to a Reserved Event event (0x401c)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[27]	IDhi27	IDhi27 corresponds to common event (0x401b) CTI_TRIGOUT7	Х
		0b1	
		The common event is implemented.	
[26]	IDhi26	IDhi26 corresponds to common event (0x401a) CTI_TRIGOUT6	Х
		0b1	
		The common event is implemented.	
[25]	IDhi25	IDhi25 corresponds to common event (0x4019) CTI_TRIGOUT5	Х
		0b1	
		The common event is implemented.	
[24]	IDhi24	IDhi24 corresponds to common event (0x4018) CTI_TRIGOUT4	х
		0b1	
		The common event is implemented.	

Bits	Name	Description	Reset
[23]	IDhi23	IDhi23 corresponds to a Reserved Event event (0x4017)	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[22]	IDhi22	IDhi22 corresponds to a Reserved Event event (0x4016)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[21]	IDhi21	IDhi21 corresponds to a Reserved Event event (0x4015)	X
		0b0	
50.01	151100	The common event is not implemented, or not counted.	
[20]	IDhi20	· · · · · · · · · · · · · · · · · · ·	X
		0b0 The common quant is not implemented or not counted.	
[10]	IDbi10	The common event is not implemented, or not counted. IDhi19 corresponds to common event (0x4013) TRCEXTOUT3	
[17]	IDIII19		X
		0b1 The common event is implemented.	
[18]	IDhi18	IDI (10	X
[10]	1211123	0b1	
		The common event is implemented.	
[17]	IDhi17	IDhi17 corresponds to common event (0x4011) TRCEXTOUT1	Х
		0ь1	
		The common event is implemented.	
[16]	IDhi16	IDhi16 corresponds to common event (0x4010) TRCEXTOUTO	X
		0b1	
		The common event is implemented.	
[15]	IDhi15	IDhi15 corresponds to common event (0x400f) PMU_HOVFS	X
		0b0	
F 4 4 3	151111	The common event is not implemented, or not counted.	
[[14]	IDhi14	·	X
[4.0]	ID6:40	The common event is implemented.	
[13]	11111111111111111111111111111111111111	, , , –	X
		Оъ0 The common event is not implemented, or not counted.	
[12]	IDhi12	ID1440	X
		0b1	
		The common event is implemented.	
		'	

Bits	Name	Description		Reset
[11]	IDhi11	Dhi11 corresponds to comm	on event (0x400b) L3D_CACHE_LMISS_RD	Х
)b0		
			not implemented, or not counted. This value is reported if either the Cortex-A510 without an L2 cache or the DSU is configured without an L3 cache.	
		b1		
			implemented. This value is reported if both the Cortex-A510 complex is configured the DSU is configured with an L3 cache.	
[10]	IDhi10	Dhi10 corresponds to commo	on event (0x400a) L2I_CACHE_LMISS	Х
)b0		
			not implemented, or not counted.	
[9]	IDhi9	Dhi9 corresponds to commo	n event (0x4009) L2D_CACHE_LMISS_RD	Х
)b0		
			not implemented, or not counted. This value is reported if both the Cortex-A510 without an L2 cache and the DSU is configured without an L3 cache.	
		b1		
			implemented. This value is reported if either the Cortex-A510 complex is configured e DSU is configured with an L3 cache.	
[8]	IDhi8	Dhi8 corresponds to commo	n event (0x4008) Reserved	X
		060		
		The common event is	not implemented, or not counted.	
[7]	IDhi7	Dhi7 corresponds to commo	n event (0x4007) Reserved	х
)b0		
ļ			not implemented, or not counted.	
[6]	IDhi6		n event (0x4006) L1I_CACHE_LMISS	X
)b1		
[[]	IDI :E	The common event is		
[5]	IDhi5	·	n event (0x4005) STALL_BACKEND_MEM	X
		The common event is	implemented	
[4]	IDhi4		n event (0x4004) CNT_CYCLES	7,
[4]		Dhia corresponds to commo	Tevent (0x4004) CNT_CTCLL3	X
			not implemented, or not counted.	
[3]	IDhi3		n event (0x4003) SAMPLE_COLLISION	Х
,)b0		
			not implemented, or not counted.	
[2]	IDhi2		n event (0x4002) SAMPLE_FILTRATE	X
)b0	_	
			not implemented, or not counted.	
[1]	IDhi1	Dhi1 corresponds to commo	n event (0x4001) SAMPLE_FEED	Х
		b0		
		The common event is	not implemented, or not counted.	

Bits	Name	Description Programme Prog						
[O]	IDhi0	DhiO corresponds to common event (0x4000) SAMPLE_POP x						
		0ъ0						
		The common event is not implemented, or not counted.						

MRC{<c>}{<q>} 15, {#}0, <Rt>, C9, C14{, {#}4}

coproc	opc1	CRn	CRm	opc2
0b1111	00000	0b1001	0b1110	0b100

Accessibility

MRC{<c>}{<q>} 15, {#}0, <Rt>, C9, C14{, {#}4}

C.3.5 PMCEID3, Performance Monitors Common Event Identification register 3

Defines which common architectural events and common microarchitectural events are implemented, or counted, using PMU events in the range 0x4020 to 0x403F.

When the value of a bit in the register is 1 the corresponding common event is implemented and counted.



Arm recommends that, if a common event is never counted, the value of the corresponding register bit is 0.

For more information about the common events and the use of the PMCEIDn registers see 'The PMU event number space and common events'.

Configurations

This register is available in all configurations.

Attributes

Width

32

Functional group

Performance Monitors registers

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure C-5: AArch32_pmceid3 bit assignments




Table C-13: PMCEID3 bit descriptions

Bits	Name	Description	Reset					
[31]	IDhi31	Dhi31 corresponds to a Reserved Event event (0x403f) x						
		0ь0						
		The common event is not implemented, or not counted.						

Bits	Name	Description	Reset
[30]	IDhi30	IDhi30 corresponds to a Reserved Event event (0x403e)	х
		0b0	
		The common event is not implemented, or not counted.	
[29]	IDhi29	IDhi29 corresponds to a Reserved Event event (0x403d)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[28]	IDhi28	IDhi28 corresponds to a Reserved Event event (0x403c)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[27]	IDhi27	IDhi27 corresponds to a Reserved Event event (0x403b)	X
		0Ь0	
		The common event is not implemented, or not counted.	
[26]	IDhi26	IDhi26 corresponds to a Reserved Event event (0x403a)	X
		0ь0	
		The common event is not implemented, or not counted.	
[25]	IDhi25	IDhi25 corresponds to a Reserved Event event (0x4039)	X
		0ь0	
		The common event is not implemented, or not counted.	
[24]	IDhi24	IDhi24 corresponds to a Reserved Event event (0x4038)	X
		0ь0	
		The common event is not implemented, or not counted.	
[23]	IDhi23	IDhi23 corresponds to a Reserved Event event (0x4037)	х
		0ь0	
		The common event is not implemented, or not counted.	
[22]	IDhi22	IDhi22 corresponds to a Reserved Event event (0x4036)	х
		0ь0	
		The common event is not implemented, or not counted.	
[21]	IDhi21	IDhi21 corresponds to a Reserved Event event (0x4035)	х
		0ь0	
		The common event is not implemented, or not counted.	
[20]	IDhi20	IDhi20 corresponds to a Reserved Event event (0x4034)	х
		0ъ0	
		The common event is not implemented, or not counted.	
[19]	IDhi19	IDhi19 corresponds to a Reserved Event event (0x4033)	х
		0ь0	
		The common event is not implemented, or not counted.	
[18]	IDhi18	IDhi18 corresponds to a Reserved Event event (0x4032)	х
		0ь0	
		The common event is not implemented, or not counted.	
[17]	IDhi17	IDhi17 corresponds to a Reserved Event event (0x4031)	Х
		0ъ0	
		The common event is not implemented, or not counted.	

Bits	Name	Description	Reset
[16]	IDhi16	IDhi16 corresponds to a Reserved Event event (0x4030)	x
		0b0	
		The common event is not implemented, or not counted.	
[15]	IDhi15	IDhi15 corresponds to a Reserved Event event (0x402f)	x
		0b0	
		The common event is not implemented, or not counted.	
[14]	IDhi14	IDhi14 corresponds to a Reserved Event event (0x402e)	х
		0ь0	
		The common event is not implemented, or not counted.	
[13]	IDhi13	IDhi13 corresponds to a Reserved Event event (0x402d)	х
		0ь0	
		The common event is not implemented, or not counted.	
[12]	IDhi12	IDhi12 corresponds to a Reserved Event event (0x402c)	x
		0ь0	
		The common event is not implemented, or not counted.	
[11]	IDhi11	IDhi11 corresponds to a Reserved Event event (0x402b)	х
		0ь0	
		The common event is not implemented, or not counted.	
[10]	IDhi10	IDhi10 corresponds to a Reserved Event event (0x402a)	X
		0ь0	
		The common event is not implemented, or not counted.	
[9]	IDhi9	IDhi9 corresponds to a Reserved Event event (0x4029)	х
		0ь0	
		The common event is not implemented, or not counted.	
[8]	IDhi8	IDhi8 corresponds to a Reserved Event event (0x4028)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[7]	IDhi7	IDhi7 corresponds to a Reserved Event event (0x4027)	x
		0ხ0	
		The common event is not implemented, or not counted.	
[6]	IDhi6	IDhi6 corresponds to common event (0x4026) MEM_ACCESS_CHECKED_WR	x
		0b1	
		The common event is implemented.	
[5]	IDhi5	IDhi5 corresponds to common event (0x4025) MEM_ACCESS_CHECKED_RD	x
		0b1	
		The common event is implemented.	
[4]	IDhi4	IDhi4 corresponds to common event (0x4024) MEM_ACCESS_CHECKED	X
		0b1	
		The common event is implemented.	
[3]	IDhi3	IDhi3 corresponds to common event (0x4023) Reserved	Х
		0ь0	
		The common event is not implemented, or not counted.	

Bits	Name	Description	Reset					
[2]	IDhi2	IDhi2 corresponds to common event (0x4022) ST_ALIGN_LAT x						
		0ь1						
		The common event is implemented.						
[1]	IDhi1	IDhi1 corresponds to common event (0x4021) LD_ALIGN_LAT x						
		0ь1						
		The common event is implemented.						
[O]	IDhi0	IDhiO corresponds to common event (0x4020) LDST_ALIGN_LAT x						
		0ь1						
		The common event is implemented.						

MRC{<c>}{<q>} 15, {#}0, <Rt>, C9, C14{, {#}5}

coproc	opc1	CRn	CRm	opc2
0b1111	00000	0b1001	0b1110	0b101

Accessibility

MRC{<c>}{<q>} 15, {#}0, <Rt>, C9, C14{, {#}5}

C.4 AArch32 Generic Timer registers summary

The summary table provides an overview of the Generic Timer registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table C-15: Generic Timer registers summary

Name	coproc	CRn	Opc1	CRm	Opc2	Reset	Width	Description
CNTFRQ	15	C14	0	CO	0	_	32-bit	Counter-timer Frequency register
CNTP_TVAL	15	C14	0	C2	0	_	32-bit	Counter-timer Physical Timer TimerValue register
CNTP_CTL	15	C14	0	C2	1	_	32-bit	Counter-timer Physical Timer Control register
CNTV_TVAL	15	C14	0	C3	0	_	32-bit	Counter-timer Virtual Timer TimerValue register
CNTV_CTL	15	C14	0	C3	1	_	32-bit	Counter-timer Virtual Timer Control register
CNTPCT	15	_	0	C14	_	_	64-bit	Counter-timer Physical Count register
CNTVCT	15	_	1	C14	_	_	64-bit	Counter-timer Virtual Count register
CNTP_CVAL	15	_	2	C14	_	_	64-bit	Counter-timer Physical Timer CompareValue register
CNTV_CVAL	15	_	3	C14	_	_	64-bit	Counter-timer Virtual Timer CompareValue register

C.5 AArch32 Debug registers summary

The summary table provides an overview of the Debug registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table C-16: Debug registers summary

Name	coproc	CRn	Opc1	CRm	Opc2	Reset	Width	Description
DBGDSCRint	14	C0	0	C1	0	_	32-bit	Debug Status and Control Register, Internal View
DBGDTRRXint	14	C0	0	C5	0	_	32-bit	Debug Data Transfer Register, Receive
DBGDTRTXint	14	C0	0	C5	0	_	32-bit	Debug Data Transfer Register, Transmit

C.6 AArch32 Generic System Control registers summary

The summary table provides an overview of the Generic System Control registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table C-17: Generic System Control registers summary

Name	coproc	CRn	Opc1	CRm	Opc2	Reset	Width	Description
TPIDRURW	15	C13	0	C0	2	_	32-bit	PLO Read/Write Software Thread ID Register
TPIDRURO	15	C13	0	CO	3	_	32-bit	PLO Read-Only Software Thread ID Register

C.7 AArch32 Activity Monitors registers summary

The summary table provides an overview of the Activity Monitors registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table C-18: Activity Monitors registers summary

Name	coproc	CRn	Opc1	CRm	Opc2	Reset	Width	Description
AMCR	15	C13	0	C2	0	_	32-bit	Activity Monitors Control Register
AMCFGR	15	C13	0	C2	1	_	32-bit	Activity Monitors Configuration Register
AMCGCR	15	C13	0	C2	2	_	32-bit	Activity Monitors Counter Group Configuration Register
AMUSERENR	15	C13	0	C2	3	_	32-bit	Activity Monitors User Enable Register
AMCNTENCLR0	15	C13	0	C2	4	_	32-bit	Activity Monitors Count Enable Clear Register 0
AMCNTENSET0	15	C13	0	C2	5	_	32-bit	Activity Monitors Count Enable Set Register 0
AMCNTENCLR1	15	C13	0	C3	0	_	32-bit	Activity Monitors Count Enable Clear Register 1
AMCNTENSET1	15	C13	0	C3	1	_	32-bit	Activity Monitors Count Enable Set Register 1
AMEVTYPER00	15	C13	0	C6	0	_	32-bit	Activity Monitors Event Type Registers 0
AMEVTYPER01	15	C13	0	C6	1	_	32-bit	Activity Monitors Event Type Registers 0
AMEVTYPER02	15	C13	0	C6	2	_	32-bit	Activity Monitors Event Type Registers 0
AMEVTYPER03	15	C13	0	C6	3	_	32-bit	Activity Monitors Event Type Registers 0
AMEVTYPER10	15	C13	0	C14	0	_	32-bit	Activity Monitors Event Type Registers 1
AMEVTYPER11	15	C13	0	C14	1	_	32-bit	Activity Monitors Event Type Registers 1
AMEVTYPER12	15	C13	0	C14	2	_	32-bit	Activity Monitors Event Type Registers 1
AMEVCNTR00	15	_	0	C0	_	_	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR10	15	_	0	C4	_	_	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR01	15	_	1	C0	_	_	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR11	15	_	1	C4	_	_	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR02	15	_	2	C0	_	_	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR12	15	_	2	C4	_	_	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR03	15	_	3	C0		_	64-bit	Activity Monitors Event Counter Registers 0

C.7.1 AMCFGR, Activity Monitors Configuration Register

Global configuration register for the activity monitors.

Provides information on supported features, the number of counter groups implemented, the total number of activity monitor event counters implemented, and the size of the counters. AMCFGR is applicable to both the architected and the auxiliary counter groups.

Configurations

This register is available in all configurations.

Attributes

Width

32

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure C-6: AArch32_amcfgr bit assignments



Table C-19: AMCFGR bit descriptions

Bits	Name	Description	Reset
[31:28]	NCG	Defines the number of counter groups. The following value is specified for this product.	xxxx
		0ь0001	
		Two counter groups are implemented	
[27:25]	RES0	Reserved	RES0
[24]	HDBG	Halt-on-debug supported.	Х
		From Armv8, this feature must be supported, and so this bit is 0b1. 0b1	
		AArch32-AMCR.HDBG is read/write.	
[00.4.4]			
[23:14]	RAZ	Reserved	RAZ

Bits	Name	Description	Reset	
[13:8]	SIZE	Defines the size of activity monitor event counters.		
		The size of the activity monitor event counters implemented by the Activity Monitors Extension is defined as [AMCFGR.SIZE + 1].		
		From Armv8, the counters are 64-bit, and so this field is 0b111111.		
		Note: Software also uses this field to determine the spacing of counters in the memory-map. From Armv8, the counters are at doubleword-aligned addresses.		
		0b111111		
		64 bits.		
[7:0]	N	Defines the number of activity monitor event counters.	8 { x }	
		The total number of counters implemented in all groups by the Activity Monitors Extension is defined as [AMCFGR.N + 1].		
		0ь00000110		
		Seven activity monitor event counters		

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C2{, {#}1}

coproc	opc1	CRn	CRm	opc2
0b1111	00000	0b1101	0b0010	0b001

Accessibility

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C2{, {#}1}

C.7.2 AMCGCR, Activity Monitors Counter Group Configuration Register

Provides information on the number of activity monitor event counters implemented within each counter group.

Configurations

This register is available in all configurations.

Attributes

Width

32

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure C-7: AArch32_amcgcr bit assignments




Table C-21: AMCGCR bit descriptions

Bits	Name	Description	Reset			
[31:16]	RES0	Reserved	RES0			
[15:8]	CG1NC	Counter Group 1 Number of Counters. The number of counters in the auxiliary counter group.				
		an implementation that includes FEAT_AMUv1, the permitted range of values is 0 to 16.				
		0ъ00000011				
		Three counters in the auxiliary counter group				
[7:0]	CG0NC	Counter Group 0 Number of Counters. The number of counters in the architected counter group.				
		In an implementation that includes FEAT_AMUv1, the value of this field is 4.				
		0b0000100				
		Four counters in the architected counter group				

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C2{, {#}2}

coproc	opc1	CRn	CRm	opc2
0b1111	00000	0b1101	0b0010	0b010

Accessibility

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C2{, {#}2}

```
if PSTATE.EL == ELO then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
         UNDEFINED;
    elsif AMUSERENR ELO.EN == '0' then
         if EL2Enabled() && HCR EL2.TGE == '1' then
              AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    AArch64.AArch32SystemAccessTrap(EL1, 0x03); elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && HSTR_EL2.T13 == '1' then
    AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
         AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif CPTR EL3.TAM == '1' then
         if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
         else
             AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
         return AMCGCR;
```

C.7.3 AMEVTYPER00, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR00 EL0 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure C-8: AArch32_amevtyper00 bit assignments




Table C-23: AMEVTYPER00 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]		Event to count. The event number of the event that is counted by the architected activity monitor event counter AArch32-AMEVCNTR0 <n>. The value of this field is architecturally mandated for each architected counter.</n>	16{x}
		0ь0000000010001	
		Processor frequency cycles	

Access

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n> are **UNDEFINED**.

[note]AArch32-AMCGCR.CGONC identifies the number of architected activity monitor event counters.[/note]

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C6{, {#}0}

coproc	opc1	CRn	CRm	opc2
0b1111	00000	0b1101	0b0110	00000

Accessibility

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n> are UNDEFINED.



AArch32-AMCGCR.CGONC identifies the number of architected activity monitor event counters.

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C6{, {#}0}

if PSTATE.EL == ELO then

C.7.4 AMEVTYPER01, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR01_ELO counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure C-9: AArch32_amevtyper01 bit assignments




Table C-25: AMEVTYPER01 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AArch32-AMEVCNTR0 <n>. The value of this field is architecturally mandated for each architected counter.</n>	16{x}
		0ь01000000000100	
		Constant frequency cycles	

Access

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n> are **UNDEFINED**.

[note]AArch32-AMCGCR.CGONC identifies the number of architected activity monitor event counters.[/note]

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C6{, {#}1}

coproc	opc1	CRn	CRm	opc2
0b1111	00000	0b1101	0b0110	0b001

Accessibility

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n> are UNDEFINED.



AArch32-AMCGCR.CGONC identifies the number of architected activity monitor event counters.

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C6{, {#}1}

C.7.5 AMEVTYPER02, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR02 ELO counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure C-10: AArch32_amevtyper02 bit assignments




Table C-27: AMEVTYPER02 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AArch32-AMEVCNTR0 <n>. The value of this field is architecturally mandated for each architected counter.</n>	16{x}
		0Ъ0000000001000	
		Instructions retired	

Access

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n> are **UNDEFINED**.

[note]AArch32-AMCGCR.CGONC identifies the number of architected activity monitor event counters.[/note]

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C6{, {#}2}

coproc	opc1	CRn	CRm	opc2
0b1111	0b000	0b1101	0b0110	0b010

Accessibility

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n> are UNDEFINED.



AArch32-AMCGCR.CGONC identifies the number of architected activity monitor event counters.

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C6{, {#}2}

```
if PSTATE.EL == ELO then
     if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
          UNDEFINED;
     elsif AMUSERENR ELO.EN == '0' then
         if EL2Enabled() && HCR EL2.TGE == '1' then
               AArch64.AArch32SystemAccessTrap(EL2, 0x03);
          else
     AArch64.AArch32SystemAccessTrap(EL1, 0x03); elsif EL2Enabled() && HCR EL2.<E2H,TGE> != '11' && HSTR EL2.T13 == '1' then
     \label{eq:aarch32SystemAccessTrap(EL2, 0x03);} $$ elsif EL2Enabled() && CPTR_EL2.TAM == '1' then $$ $$
     AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif CPTR_EL3.TAM == '1' then
          if Halted() && EDSCR.SDD == '1' then
               UNDEFINED:
         else
              AArch64.AArch32SystemAccessTrap(EL3, 0x03);
     else
          return AMEVTYPER02;
```

C.7.6 AMEVTYPER03, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR03_ELO counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure C-11: AArch32_amevtyper03 bit assignments




Table C-29: AMEVTYPER03 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AArch32-AMEVCNTR0 <n>. The value of this field is architecturally mandated for each architected counter.</n>	16{x}
		0ь01000000000101	
		Memory stall cycles	

Access

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n> are **UNDEFINED**.

[note]AArch32-AMCGCR.CGONC identifies the number of architected activity monitor event counters.[/note]

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C6{, {#}3}

coproc	opc1	CRn	CRm	opc2
0b1111	0b000	0b1101	0b0110	0b011

Accessibility

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPERO<n> are UNDEFINED.



AArch32-AMCGCR.CGONC identifies the number of architected activity monitor event counters.

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C6{, {#}3}

```
if PSTATE.EL == ELO then
    if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
         UNDEFINED;
    elsif AMUSERENR ELO.EN == '0' then
         if EL2Enabled() && HCR EL2.TGE == '1' then
              AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    AArch64.AArch32SystemAccessTrap(EL1, 0x03);
elsif EL2Enabled() && HCR EL2.<E2H,TGE> != '11' && HSTR EL2.T13 == '1' then
    AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
         AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif CPTR EL3.TAM == '1' then
         if Halted() && EDSCR.SDD == '1' then
              UNDEFINED;
         else
              AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
         return AMEVTYPER03;
```

C.7.7 AMEVTYPER10, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AArch64-AMEVCNTR10_EL0 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure C-12: AArch32_amevtyper10 bit assignments




Table C-31: AMEVTYPER10 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]		Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMEVCNTR10_ELO.	16{x}
		0ъ000000110000000 MPMM gear O period threshold exceeded	

Access

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER1<n> are **UNDEFINED**.

[note]AArch32-AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.[/note]

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C14{, {#}0}

coproc	opc1	CRn	CRm	opc2
0b1111	0b000	0b1101	0b1110	00000

Accessibility

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER1<n> are UNDEFINED.



AArch32-AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C14{, {#}0}

```
if PSTATE.EL == ELO then
if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
```

C.7.8 AMEVTYPER11, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AArch64-AMEVCNTR11_EL0 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure C-13: AArch32_amevtyper11 bit assignments




Table C-33: AMEVTYPER11 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]		Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMEVCNTR11_ELO.	16{x}
		0ь000001100000001	
		MPMM gear 1 period threshold exceeded	

Access

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER1<n> are **UNDEFINED**.

[note]AArch32-AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.[/note]

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C14{, {#}1}

coproc	opc1	CRn	CRm	opc2
0b1111	00000	0b1101	0b1110	0b001

Accessibility

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER1<n> are UNDEFINED.



AArch32-AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C14{, {#}1}

C.7.9 AMEVTYPER12, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AArch64-AMEVCNTR12_EL0 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure C-14: AArch32_amevtyper12 bit assignments



Table C-35: AMEVTYPER12 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]		Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMEVCNTR12_ELO.	16{x}
		0ъ000001100000010	
		MPMM gear 2 period threshold exceeded	

Access

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER1<n> are **UNDEFINED**.

[note]AArch32-AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.[/note]

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C14{, {#}2}

coproc	opc1	CRn	CRm	opc2
0b1111	0b000	0b1101	0b1110	0b010

Accessibility

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER1<n> are UNDEFINED.



AArch32-AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

MRC{<c>}{<q>} 15, {#}0, <Rt>, C13, C14{, {#}2}

```
if PSTATE.EL == ELO then
     if Halted() && EDSCR.SDD == '1' && CPTR EL3.TAM == '1' then
         UNDEFINED;
     elsif AMUSERENR_ELO.EN == '0' then
         if EL2Enabled() && HCR EL2.TGE == '1' then
               AArch64.AArch32SystemAccessTrap(EL2, 0x03);
          else
     AArch64.AArch32SystemAccessTrap(EL1, 0x03); elsif EL2Enabled() && HCR EL2.<E2H,TGE> != '11' && HSTR EL2.T13 == '1' then
     \label{eq:aarch32SystemAccessTrap(EL2, 0x03);} $$ elsif EL2Enabled() && CPTR_EL2.TAM == '1' then $$ $$
     AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif CPTR_EL3.TAM == '1' then
          if Halted() && EDSCR.SDD == '1' then
               UNDEFINED:
          else
               AArch64.AArch32SystemAccessTrap(EL3, 0x03);
     else
          return AMEVTYPER12;
```

Appendix D External registers

This appendix contains the descriptions for the Cortex®-A510 external registers.

D.1 External MPMM registers summary

The summary table provides an overview of the memory-mapped MPMM registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm[®] Architecture Reference Manual Armv8, for A-profile architecture.

Table D-1: MPMM registers summary

Offset	Name	Reset	Width	Description
0x000	CPUPPMCR	_	64-bit	Global PPM Configuration Register
0x010	CPUMPMMCR	_	64-bit	Global MPMM Configuration Register

D.1.1 CPUPPMCR, Global PPM Configuration Register

This register controls global PPM features and allows discovery of some PPM implementation details.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

MPMM

Register offset

0x000

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-1: ext_cpuppmcr bit assignments




Table D-2: CPUPPMCR bit descriptions

Bits	Name	Description	Туре	Reset
[63:18]	RES0	Reserved	NA	RES0
[17:16]	PDP_SETPS	Number of PDP Setpoints implemented	read	xx
		0ь00	R	
		PDP is not implemented or enabled.	write	
			WI	
[15:11]	RESO	Reserved	NA	RES0
[10:8]	MPMM_GEARS	Number of MPMM Gears implemented	read	xxx
		0ь011	R	
		3 MPMM are enabled.	write	
			WI	
[7:1]	RESO	Reserved	NA	RES0
[O]	MPMMPINCTL	MPMM Pin Control Enabled	NA	0b0
		0ь0		
		MPMM control through SPR and utility bus.		
		0ь1		
		MPMM control through pin only.		

Accessibility

Component	Offset	Instance
MPMM	0x000	CPUPPMCR

This interface is accessible as follows:

When IsCorePowered() && IsAccessSecure()

RW

When IsCorePowered() && !IsAccessSecure()

RAZ/WI

Otherwise

ERROR

D.1.2 CPUMPMMCR, Global MPMM Configuration Register

This register is used to change MPMM gears or disable MPMM.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

MPMM

Register offset

0x010

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-2: ext_cpumpmmcr bit assignments




Table D-4: CPUMPMMCR bit descriptions

Bits	Name	Description	Reset
[63:3]	RES0	Reserved	RESO
[2:1]	MPMM_GEAR	MPMM Gear Select	0000
		0ь00	
		Select MPMM Gear 0.	
		0ь01	
		Select MPMM Gear 1.	
		0ь10	
		Select MPMM Gear 2.	
[O]	MPMM_EN	MPMM Master Enable	0d0
		0ъ0	
		MPMM is disabled.	
		0ь1	
		MPMM is enabled.	

Accessibility

Component	Offset	Instance
MPMM	0x010	CPUMPMMCR

This interface is accessible as follows:

When IsCorePowered() && IsAccessSecure()

RW

When IsCorePowered() && !IsAccessSecure()

RAZ/WI

Otherwise

ERROR

D.2 External PMU registers summary

The summary table provides an overview of the memory-mapped PMU registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table D-6: PMU registers summary

Offset	Name	Reset	Width	Description
OxO	PMEVCNTRO_ELO	_	64-bit	Performance Monitors Event Count Registers
0x8	PMEVCNTR1_EL0	_	64-bit	Performance Monitors Event Count Registers

Offset	Name	Reset	Width	Description	
0x10	PMEVCNTR2_EL0	_	64-bit	Performance Monitors Event Count Registers	
0x18	PMEVCNTR3_EL0	_	64-bit	Performance Monitors Event Count Registers	
0x20	PMEVCNTR4_EL0	_	64-bit	Performance Monitors Event Count Registers	
0x28	PMEVCNTR5_EL0	_	64-bit	Performance Monitors Event Count Registers	
0x0F8	PMCCNTR_EL0	_	64-bit	Performance Monitors Cycle Counter	
0x0FC	PMCCNTR_EL0	_	64-bit	Performance Monitors Cycle Counter	
0x200	PMPCSR	_	64-bit	Program Counter Sample Register	
0x204	PMPCSR	_	64-bit	Program Counter Sample Register	
0x220	PMPCSR	_	64-bit	Program Counter Sample Register	
0x224	PMPCSR	_	64-bit	Program Counter Sample Register	
0x208	PMCID1SR	_	32-bit	CONTEXTIDR_EL1 Sample Register	
0x228	PMCID1SR	_	32-bit	CONTEXTIDR_EL1 Sample Register	
0x20C	PMVIDSR	_	32-bit	VMID Sample Register	
0x22C	PMCID2SR	_	32-bit	CONTEXTIDR_EL2 Sample Register	
0x400	PMEVTYPERO_ELO	_	32-bit	Performance Monitors Event Type Registers	
0x404	PMEVTYPER1_EL0	_	32-bit	Performance Monitors Event Type Registers	
0x408	PMEVTYPER2_EL0	_	32-bit	Performance Monitors Event Type Registers	
0x40C	PMEVTYPER3_EL0	_	32-bit	Performance Monitors Event Type Registers	
0x410	PMEVTYPER4_EL0	_	32-bit	Performance Monitors Event Type Registers	
0x414	PMEVTYPER5_EL0	_	32-bit	Performance Monitors Event Type Registers	
0x47C	PMCCFILTR_EL0	_	32-bit	Performance Monitors Cycle Counter Filter Register	
0x600	PMPCSSR	_	64-bit	Snapshot Program Counter Sample Register	
0x608	PMCIDSSR	_	32-bit	Snapshot CONTEXTIDR_EL1 Sample Register	
0x610	PMSSSR	_	32-bit	PMU Snapshot Status Register	
0x614	PMOVSSR	_	32-bit	PMU Overflow Status Snapshot Register	
0x618	PMCCNTSR	_	64-bit	PMU Cycle Counter Snapshot Register	
0x620	PMEVCNTSR0	_	64-bit	PMU Event Counter Snapshot Register	
0x628	PMEVCNTSR1	_	64-bit	PMU Event Counter Snapshot Register	
0x630	PMEVCNTSR2	_	64-bit	PMU Event Counter Snapshot Register	
0x638	PMEVCNTSR3	_	64-bit	PMU Event Counter Snapshot Register	
0x640	PMEVCNTSR4	_	64-bit	PMU Event Counter Snapshot Register	
0x648	PMEVCNTSR5	_	64-bit	PMU Event Counter Snapshot Register	
0x6F0	PMSSCR	_	32-bit	PMU Snapshot Capture Register	
0xC00	PMCNTENSET_EL0	_	32-bit	Performance Monitors Count Enable Set register	
0xC20	PMCNTENCLR_EL0		32-bit	Performance Monitors Count Enable Clear register	
0xC40	PMINTENSET_EL1		32-bit	Performance Monitors Interrupt Enable Set register	
0xC60	PMINTENCLR_EL1		32-bit	Performance Monitors Interrupt Enable Clear register	
0xC80	PMOVSCLR_EL0	_	32-bit	Performance Monitors Overflow Flag Status Clear register	
0xCA0	PMSWINC_EL0	_	32-bit	Performance Monitors Software Increment register	
0xCC0	PMOVSSET_EL0	_	32-bit	Performance Monitors Overflow Flag Status Set register	

Offset	Name	Reset	Width	Description	
0xE00	PMCFGR	_	32-bit	Performance Monitors Configuration Register	
0xE04	PMCR_EL0	_	32-bit	Performance Monitors Control Register	
0xE20	PMCEID0	_	32-bit	Performance Monitors Common Event Identification register 0	
0xE24	PMCEID1	_	32-bit	Performance Monitors Common Event Identification register 1	
0xE28	PMCEID2	_	32-bit	Performance Monitors Common Event Identification register 2	
0xE2C	PMCEID3	_	32-bit	Performance Monitors Common Event Identification register 3	
0xE40	PMMIR	_	32-bit	Performance Monitors Machine Identification Register	
0xFA8	PMDEVAFF0	_	32-bit	Performance Monitors Device Affinity register 0	
0xFAC	PMDEVAFF1	_	32-bit	Performance Monitors Device Affinity register 1	
0xFB0	PMLAR	_	32-bit	Performance Monitors Lock Access Register	
0xFB4	PMLSR	_	32-bit	Performance Monitors Lock Status Register	
0xFB8	PMAUTHSTATUS	_	32-bit	Performance Monitors Authentication Status register	
0xFBC	PMDEVARCH	_	32-bit	Performance Monitors Device Architecture register	
0xFC8	PMDEVID	_	32-bit	Performance Monitors Device ID register	
0xFCC	PMDEVTYPE	_	32-bit	Performance Monitors Device Type register	
0xFD0	PMPIDR4	_	32-bit	Performance Monitors Peripheral Identification Register 4	
0xFE0	PMPIDRO	_	32-bit	Performance Monitors Peripheral Identification Register 0	
0xFE4	PMPIDR1	_	32-bit	Performance Monitors Peripheral Identification Register 1	
0xFE8	PMPIDR2	_	32-bit	Performance Monitors Peripheral Identification Register 2	
OxFEC	PMPIDR3	_	32-bit	Performance Monitors Peripheral Identification Register 3	
0xFF0	PMCIDR0	_	32-bit	Performance Monitors Component Identification Register 0	
0xFF4	PMCIDR1	_	32-bit	Performance Monitors Component Identification Register 1	
0xFF8	PMCIDR2	_	32-bit	Performance Monitors Component Identification Register 2	
0xFFC	PMCIDR3	_	32-bit	Performance Monitors Component Identification Register 3	

D.2.1 PMPCSSR, Snapshot Program Counter Sample Register

Captured copy of the Program Counter.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU

Register offset

0x600

Access type

Read

R

Write

RESERVED

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-3: ext_pmpcssr bit assignments




Table D-7: PMPCSSR bit descriptions

Bits	Name	Description	Reset
[63:0]	PC	Sampled PC.	64{x}
		The instruction address for the sampled instruction. The sampled instruction must be an instruction recently executed by the PE.	
		The architecture does not require that all instructions are eligible for sampling. However, it must be possible to reference instructions at branch targets. The branch target for a conditional branch instruction that fails its Condition code check is the instruction following the conditional branch target.	
		The sampled instruction must be architecturally executed. However, in exceptional circumstances, such as a change in security state or other boundary condition, it is permissible to sample an instruction that was speculatively executed and not architecturally executed.	
		Note:	
		The Arm architecture does not define recently executed.	

Accessibility

PMPCSSR is set to an UNKNOWN value by a read of the EDPCSRlo or PMPCSR[31:0] register.

Component	Offset
PMU	0x600

This interface is accessible as follows:

RO

D.2.2 PMCIDSSR, Snapshot CONTEXTIDR_EL1 Sample Register

Captured copy of the CONTEXTIDR_EL1 register.

The value captured must relate to the instruction captured in PMPCSSR.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU

Register offset

0x608

Access type

Read

R

Write

RESERVED

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-4: ext_pmcidssr bit assignments




Table D-9: PMCIDSSR bit descriptions

Bits	Name	Description	Reset
[31:0]	PMCCIDSSR	PMCIDSR sample. Sampled CONTEXTIDR_EL1 snapshot.	32{x}

Accessibility

PMCIDSSR is set to an UNKNOWN value by a read of the EDPCSRlo or PMPCSR[31:0] register.

Component	Offset
PMU	0x608

This interface is accessible as follows:

RO

D.2.3 PMSSSR, PMU Snapshot Status Register

Holds status information about the captured counters.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU

Register offset

0x610

Access type

RO

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxx1



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-5: ext_pmsssr bit assignments



Table D-11: PMSSSR bit descriptions

Bits	Name	Description	Reset
[31:1]	RES0	Reserved	RES0
[O]	NC	No capture. Indicates whether the PMU counters have been captured.	0b1
		0ь0	
		PMU counters captured.	
		0ь1	
		PMU counters not captured.	
		The event counters are only not captured by the PE in the event of a security violation. The external Monitor is responsible for keeping track of whether it managed to capture the snapshot registers from the PE.	
		PMSSR.NC does not reflect the status of the captured Program Counter Sample registers.	
		PMSSR.NC is reset to 1 by PE Warm reset, but is overwritten at the first capture. Tools need to be aware that capturing over reset or power-down might lose data, as they are reliant on software saving and restoring the PMU state (including PMSSCR). There is no sampled sticky reset bit.	

Accessibility

Component	Offset
PMU	0x610

This interface is accessible as follows:

RO

D.2.4 PMOVSSR, PMU Overflow Status Snapshot Register

Captured copy of PMOVSR. Once captured, the value in PMOVSSR is unaffected by writes to PMOVSSET ELO and PMOVSCLR ELO.

Configurations

If PMSSRR is not implemented, PMOVSSR is optional.

Attributes

Width

32

Component

PMU

Register offset

0x614

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-6: ext_pmovssr bit assignments




Table D-13: PMOVSSR bit descriptions

Bits	Name	Description	Reset
[31:0]	PMOVSSR	PMOVSR sample. Sampled overflow status.	32{x}

Accessibility

Component	Offset
PMU	0x614

This interface is accessible as follows:

RO

D.2.5 PMCCNTSR, PMU Cycle Counter Snapshot Register

Captured copy of PMCCNTR_ELO. Once captured, the value in PMCCNTSR is unaffected by writes to PMCCNTR_ELO and PMCR_ELO.C.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU

Register offset

0x618

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-7: ext_pmccntsr bit assignments




Table D-15: PMCCNTSR bit descriptions

Bits	Name	Description	Reset
[63:0]	PMCCNTSR	PMCCNTR_ELO sample. Sampled cycle count.	64{x}

Accessibility

Component	Offset
PMU	0x618

This interface is accessible as follows:

RO

D.2.6 PMEVCNTSRO, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR<n>_ELO. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU

Register offset

0x620

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-8: ext_pmevcntsr0 bit assignments




Table D-17: PMEVCNTSR0 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTSR <n></n>	PMEVCNTR <n>_ELO sample. Sampled event count.</n>	64 { x }

Accessibility

Component	Offset	Instance
PMU	0x620	PMEVCNTSR0

This interface is accessible as follows:

RO

D.2.7 PMEVCNTSR1, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR<n>_ELO. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU

Register offset

0x628

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-9: ext_pmevcntsr1 bit assignments




Table D-19: PMEVCNTSR1 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTSR <n></n>	PMEVCNTR <n>_ELO sample. Sampled event count.</n>	64{x}

Accessibility

Component	Offset	Instance
PMU	0x628	PMEVCNTSR1

This interface is accessible as follows:

RO

D.2.8 PMEVCNTSR2, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR<n>_ELO. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU

Register offset

0x630

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-10: ext_pmevcntsr2 bit assignments




Table D-21: PMEVCNTSR2 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTSR <n></n>	PMEVCNTR <n>_ELO sample. Sampled event count.</n>	64{x}

Accessibility

Component	Offset	Instance
PMU	0x630	PMEVCNTSR2

This interface is accessible as follows:

RO

D.2.9 PMEVCNTSR3, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR<n>_ELO. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU

Register offset

0x638

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-11: ext_pmevcntsr3 bit assignments




Table D-23: PMEVCNTSR3 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTSR <n></n>	PMEVCNTR <n>_ELO sample. Sampled event count.</n>	64{x}

Accessibility

Component	Offset	Instance
PMU	0x638	PMEVCNTSR3

This interface is accessible as follows:

RO

D.2.10 PMEVCNTSR4, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR<n>_ELO. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n> ELO and PMCR ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU

Register offset

0x640

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-12: ext_pmevcntsr4 bit assignments




Table D-25: PMEVCNTSR4 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTSR <n></n>	PMEVCNTR <n>_ELO sample. Sampled event count.</n>	64 { x }

Accessibility

Component	Offset	Instance
PMU	0x640	PMEVCNTSR4

This interface is accessible as follows:

RO

D.2.11 PMEVCNTSR5, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR<n>_ELO. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU

Register offset

0x648

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-13: ext_pmevcntsr5 bit assignments




Table D-27: PMEVCNTSR5 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTSR <n></n>	PMEVCNTR <n>_ELO sample. Sampled event count.</n>	64 { x }

Accessibility

Component	Offset	Instance
PMU	0x648	PMEVCNTSR5

This interface is accessible as follows:

RO

D.2.12 PMSSCR, PMU Snapshot Capture Register

Provides a mechanism for software to initiate a sample.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU

Register offset

0x6F0

Access type

RESERVEDW

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-14: ext_pmsscr bit assignments



Table D-29: PMSSCR bit descriptions

Bits	Name	Description	Reset
[31:1]	RESO	Reserved	RESO .
[O]	SS	Capture now.	x
		0ь0	
		Ignored.	
		0ь1	
		Initiate a capture immediately.	

Accessibility

Component	Offset
PMU	0x6F0

This interface is accessible as follows:

WO

D.2.13 PMSWINC_ELO, Performance Monitors Software Increment register

Increments a counter that is configured to count the Software increment event, event 0x00. For more information, see SW INCR.

Configurations

If this register is implemented, use of it is deprecated.

If 1 is written to bit [n] from the external debug interface, it is CONSTRAINED UNPREDICTABLE whether or not a SW_INCR event is created for counter n. This is consistent with not implementing the register in the external debug interface.

Attributes

Width

32

Component

PMU

Register offset

0xCA0

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-15: ext_pmswinc_el0 bit assignments




Table D-31: PMSWINC_ELO bit descriptions

Bits	Name	Description	Reset
[31]	RESO	Reserved	RES0
[30:0]	P < n >, bit[n], where n = 30 to 0	Event counter software increment bit for ext-PMEVCNTR <n>_EL0.</n>	
		If ext-PMCFGR.N is less than 31, bits [30:ext-PMCFGR.N] are w ı.	
		0ь0	
		No action. The write to this bit is ignored.	
		0ь1	
		It is CONSTRAINED UNPREDICTABLE whether a SW_INCR event is generated for event counter n.	

Access

[note]

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

[/note]

Accessibility

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance
PMU	0xCA0	PMSWINC_EL0

This interface is accessible as follows:

When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()

WO

Otherwise

ERROR

D.2.14 PMCFGR, Performance Monitors Configuration Register

Contains PMU-specific configuration data.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU

Register offset

0xE00

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-16: ext_pmcfgr bit assignments




Table D-33: PMCFGR bit descriptions

Bits	Name	Description	Reset
[31:28]	NCG	This feature is not supported, so this field is RAZ.	xxxx
[27:20]	RES0	Reserved	RES0
[19]	UEN	User-mode Enable Register supported. AArch64-PMUSERENR_ELO is not visible in the external debug interface, so this bit is RAZ .	Х
[18]	WT	This feature is not supported, so this bit is RAZ.	Х
[17]	NA	This feature is not supported, so this bit is RAZ.	Х
[16]	EX	Export supported. Value is IMPLEMENTATION DEFINED.	Х
		0ъ0	
		ext-PMCR_ELO.X is RESO.	
[15]	CCD	Cycle counter has prescale.	Х
		This is RES1 if AArch32 is supported at any Exception level, and RAZ otherwise.	
		0ъ0	
		ext-PMCR_ELO.D is RESO.	
[14]	CC	Dedicated cycle counter (counter 31) supported. This bit is RAO .	Х

Bits	Name	Description	Reset
[13:8]	SIZE	Size of counters, minus one. This field defines the size of the largest counter implemented by the Performance Monitors Unit.	6{x}
		om Armv8, the largest counter is 64-bits, so the value of this field is 0b111111.	
		This field is used by software to determine the spacing of the counters in the memory-map. From Armv8, the counters are a doubleword-aligned addresses.	
[7:0]	N Number of counters implemented in addition to the cycle counter, ext-PMCCNTR_ELO. The maximum number of event counters is 31.		8 { x }
		0b00000110	
		Six PMU Counters Implemented	

Access

[note]

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

[/note]

Accessibility

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance
PMU	0xE00	PMCFGR

This interface is accessible as follows:

When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()

RO

Otherwise

FRROR

D.2.15 PMCR_ELO, Performance Monitors Control Register

Provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters.

Configurations

This register is only partially mapped to the internal AArch32-PMCR System register. An external agent must use other means to discover the information held in AArch32-PMCR[31:11], such as accessing ext-PMCFGR and the ID registers.

Attributes

Width

32

Component

PMU

Register offset

0xE04

Access type

See bit descriptions

Reset value

0000 0000 0000 0000 0000 0xxx xxx0 x000



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-17: ext_pmcr_el0 bit assignments



Table D-35: PMCR_EL0 bit descriptions

Bits	Name	Description	Туре	Reset
[31:11]	RAZ/	Reserved	NA	RAZ/
	WI			WI
[10:8]	RES0	Reserved	NA	RES0

Bits	Name	Description	Туре	Reset
[7]	LP	Long event counter enable. Determines when unsigned overflow is recorded by a counter overflow bit.	NA	х
		0ь0		
		Event counter overflow on increment that causes unsigned overflow of ext-PMEVCNTR <n>_EL0[31:0].</n>		
		0b1		
		Event counter overflow on increment that causes unsigned overflow of ext-PMEVCNTR <n>_EL0[63:0].</n>		
		If EL2 is implemented and AArch64-MDCR_EL2.HPMN is less than PMCR_EL0.N, this bit does not affect the operation of event counters in the range [AArch64-MDCR_EL2.HPMN:(PMCR_EL0.N-1)].		
		If EL2 is implemented and AArch32-HDCR.HPMN is less than PMCR_EL0.N, this bit does not affect the operation of event counters in the range [AArch32-HDCR.HPMN(PMCR_EL0.N-1)].		
		Note: The effect of AArch64-MDCR_EL2.HPMN or AArch32-HDCR.HPMN on the operation of this bit always applies if EL2 is implemented, at all Exception levels including EL2 and EL3, and regardless of whether EL2 is enabled in the current Security state. For more information, see the description of AArch64-MDCR_EL2.HPMN or AArch32-HDCR.HPMN.		
		If the highest implemented Exception level is using AArch32, it is IMPLEMENTATION DEFINED whether this bit is RW or RAZ/WI.		
[6]	LC	Long cycle counter enable. Determines when unsigned overflow is recorded by the cycle counter overflow bit.	NA	х
		When HaveAnyAArch32()		
		0ь0		
		Cycle counter overflow on increment that causes unsigned overflow of ext-PMCCNTR_EL0[31:0].		
		0b1		
		Cycle counter overflow on increment that causes unsigned overflow of ext-PMCCNTR_EL0[63:0].		
		Otherwise RES1		
		Arm deprecates use of ext-PMCR_EL0.LC = 0.		
[5]	DP	Disable cycle counter when event counting is prohibited. The possible values of this bit are:	NA	Х
		0ь0		
		Cycle counting by ext-PMCCNTR_ELO is not affected by this bit.		
		When event counting for counters in the range [O(AArch64-MDCR_EL2.HPMN-1)] is prohibited, cycle counting by ext-PMCCNTR_EL0 is disabled.		
		For more information, see 'Prohibiting event counting'.		
[4]	RAZ/ WI	Reserved	NA	RAZ/ WI

Bits	Name	Description	Туре	Reset
[3]	D	Clock divider.	NA	х
		When HaveAnyAArch32()		
		0ь0		
		When enabled, ext-PMCCNTR_ELO counts every clock cycle.		
		0ь1		
		When enabled, ext-PMCCNTR_ELO counts once every 64 clock cycles.		
		Otherwise		
		RESO RESO		
		If PMCR_ELO.LC == 1, this bit is ignored and the cycle counter counts every clock cycle.		
		Arm deprecates use of PMCR_ELO.D = 1.		
[2]	С	Cycle counter reset. The effects of writing to this bit are:	read	0b0
		0ь0		RAZ
		No action.	write	
		0ь1		W
		Reset ext-PMCCNTR_EL0 to zero.		
		Note: Resetting ext-PMCCNTR_ELO does not change the cycle counter overflow bit.		
[1]	Р	Event counter reset. The effects of writing to this bit are:	read	0b0
		0ъ0		RAZ
		No action.	write	
		0ь1		W
		Reset all event counters, not including ext-PMCCNTR_ELO, to zero.		
		Note: Resetting the event counters does not change the event counter overflow bits.		
		If FEAT_PMUv3p5 is implemented, the value of AArch64-MDCR_EL2.HLP, or PMCR_EL0.LP is ignored and bits [63:0] of all event counters are reset.		

Bits	Name	Description	Туре	Reset
[O]	Е	Enable.	NA	0b0
		0ь0		
		All event counters in the range [0(PMN-1)] and ext-PMCCNTR_EL0, are disabled.		
		0ь1		
		All event counters in the range [0(PMN-1)] and ext-PMCCNTR_ELO, are enabled by ext-PMCNTENSET_ELO.		
		If EL2 is implemented then:		
		If EL2 is using AArch64, PMN is AArch64-MDCR_EL2.HPMN.		
		• If PMN is less than PMCR_EL0.N, this bit does not affect the operation of event counters in the range [PMN(PMCR_EL0.N-1)].		
		If EL2 is not implemented, PMN is PMCR_EL0.N.		
		Note: The effect of the following fields on the operation of this bit applies if EL2 is implemented regardless of whether EL2 is enabled in the current Security state:		
		AArch32-HDCR.HPMN. See the description of AArch32-HDCR.HPMN for more information.		
		AArch64-MDCR_EL2.HPMN. See the description of AArch64-MDCR_EL2.HPMN for more information.		

Access

[note]

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

[/note]

Accessibility

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance
PMU	0xE04	PMCR_EL0

This interface is accessible as follows:

When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()

RW

Otherwise

ERROR

D.2.16 PMCEID0, Performance Monitors Common Event Identification register 0

Defines which common architectural events and common microarchitectural events are implemented, or counted, using PMU events in the range 0x0000 to 0x001F

When the value of a bit in the register is 1 the corresponding common event is implemented and counted.

For more information about the common events and the use of the PMCEIDn registers, see 'The PMU event number space and common events'.



- Arm recommends that, if a common event is never counted, the value of the corresponding register bit is 0.
- This view of the register was previously called PMCEIDO_ELO.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU

Register offset

0xE20

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-18: ext_pmceid0 bit assignments




Table D-37: PMCEID0 bit descriptions

Bits	Name	Description	Reset
[31]	ID31	ID31 corresponds to common event (0x1f) L1D_CACHE_ALLOCATE	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[30]	ID30	ID30 corresponds to common event (0x1e) CHAIN	х
		0ь1	
		The common event is implemented.	
[29]	ID29	ID29 corresponds to common event (0x1d) BUS_CYCLES	х
		0ь1	
		The common event is implemented.	
[28]	ID28	ID28 corresponds to common event (0x1c) TTBR_WRITE_RETIRED	х
		0ь1	
		The common event is implemented.	
[27]	ID27	ID27 corresponds to common event (0x1b) INST_SPEC	x
		0ь1	
		The common event is implemented.	
[26]	ID26	ID26 corresponds to common event (0x1a) MEMORY_ERROR	х
		0ь1	
		The common event is implemented.	
[25]	ID25	ID25 corresponds to common event (0x19) BUS_ACCESS	х
		0ь1	
		The common event is implemented.	

Bits	Name	Description	Reset
[24]	ID24	ID24 corresponds to common event (0x18) L2D CACHE WB	Х
		0ь0	
		The common event is not implemented, or not counted. This value is reported if the Cortex-A510 complex is configured without an L2 cache.	
		0b1	
		The common event is implemented. This value is reported if the Cortex-A510 complex is configured with an L2 cache.	
[23]	ID23	ID23 corresponds to common event (0x17) L2D_CACHE_REFILL	х
		0ъ0	
		The common event is not implemented, or not counted. This value is reported if the Cortex-A510 complex is configured without an L2 cache.	
		0b1	
		The common event is implemented. This value is reported if the Cortex-A510 complex is configured with an L2 cache.	
[22]	ID22	ID22 corresponds to common event (0x16) L2D_CACHE	Х
		060	
		The common event is not implemented, or not counted. This value is reported if both the Cortex-A510 complex is configured without an L2 cache and the DSU is configured without an L3 cache.	
		0b1	
		The common event is implemented. This value is reported if either the Cortex-A510 complex is configured with an L2 cache or the DSU is configured with an L3 cache.	
[21]	ID21	ID21 corresponds to common event (0x15) L1D_CACHE_WB	Х
		0b1	
		The common event is implemented.	
[20]	ID20	ID20 corresponds to common event (0x14) L1I_CACHE	Х
		0b1	
		The common event is implemented.	
[19]	ID19	ID19 corresponds to common event (0x13) MEM_ACCESS	Х
		0b1	
		The common event is implemented.	
[18]	ID18	ID18 corresponds to common event (0x12) BR_PRED	Х
		0ь1	
		The common event is implemented.	
[17]	ID17	ID17 corresponds to common event (0x11) CPU_CYCLES	
		0b1	
F4 :=		The common event is implemented.	+
[16]	ID16	ID16 corresponds to common event (0x10) BR_MIS_PRED	X
		0b1	
		The common event is implemented.	
[15]	ID15	ID15 corresponds to common event (0xf) UNALIGNED_LDST_RETIRED	Х
		0ъ0	
		The common event is not implemented, or not counted.	

Bits	Name	Description	Reset
[14]	ID14	ID14 corresponds to common event (0xe) BR_RETURN_RETIRED	Х
		0b1	
		The common event is implemented.	
[13]	ID13	ID13 corresponds to common event (0xd) BR_IMMED_RETIRED	Х
		0b1	
		The common event is implemented.	
[12]	ID12	ID12 corresponds to common event (0xc) PC_WRITE_RETIRED	Х
		0b1	
		The common event is implemented.	
[11]	ID11	ID11 corresponds to common event (0xb) CID_WRITE_RETIRED	Х
		0b1	
		The common event is implemented.	
[10]	ID10	ID10 corresponds to common event (0xa) EXC_RETURN	х
		0b1	
		The common event is implemented.	
[9]	ID9	ID9 corresponds to common event (0x9) EXC_TAKEN	х
		0b1	
		The common event is implemented.	
[8]	ID8	ID8 corresponds to common event (0x8) INST_RETIRED	Х
		0b1	
		The common event is implemented.	
[7]	ID7	ID7 corresponds to common event (0x7) ST_RETIRED	Х
		0b1	
		The common event is implemented.	
[6]	ID6	ID6 corresponds to common event (0x6) LD_RETIRED	х
		0ъ1	
		The common event is implemented.	
[5]	ID5	ID5 corresponds to common event (0x5) L1D_TLB_REFILL	х
		0b1	
		The common event is implemented.	
[4]	ID4	ID4 corresponds to common event (0x4) L1D_CACHE	х
		0b1	
		The common event is implemented.	
[3]	ID3	ID3 corresponds to common event (0x3) L1D_CACHE_REFILL	x
		0b1	
		The common event is implemented.	
[2]	ID2	ID2 corresponds to common event (0x2) L1I_TLB_REFILL	x
		0b1	
		The common event is implemented.	
[1]	ID1	ID1 corresponds to common event (0x1) L1I_CACHE_REFILL	х
		0ь1	
		The common event is implemented.	

Bits	Name	Description	Reset
[O]	ID0	IDO corresponds to common event (0x0) SW_INCR	Х
		0b1	
		The common event is implemented.	

Access

[note]

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

[/note]

Accessibility

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance
PMU	0xE20	PMCEID0

This interface is accessible as follows:

When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()

RO

Otherwise

ERROR

D.2.17 PMCEID1, Performance Monitors Common Event Identification register 1

Defines which common architectural events and common microarchitectural events are implemented, or counted, using PMU events in the range 0x020 to 0x03F.

When the value of a bit in the register is 1 the corresponding common event is implemented and counted.

For more information about the common events and the use of the PMCEIDn registers, see 'The PMU event number space and common events'.



- Arm recommends that, if a common event is never counted, the value of the corresponding register bit is 0.
- This view of the register was previously called PMCEID1 ELO.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU

Register offset

0xE24

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-19: ext_pmceid1 bit assignments




Table D-39: PMCEID1 bit descriptions

Bits	Name	Description	Reset
[31]	ID31	ID31 corresponds to common event (0x3f) STALL_SLOT	х
		0b1	
		The common event is implemented.	

Bits	Name	Description	Reset
	ID30	ID30 corresponds to common event (0x3e) STALL_SLOT_FRONTEND	Х
		0b1	
		The common event is implemented.	
[29]	ID29	ID29 corresponds to common event (0x3d) STALL_SLOT_BACKEND	Х
		0b1	
		The common event is implemented.	
[28]	ID28	ID28 corresponds to common event (0x3c) STALL	х
		0b1	
		The common event is implemented.	
[27]	ID27	ID27 corresponds to common event (0x3b) OP_SPEC	Х
		0b1	
		The common event is implemented.	
[26]	ID26	ID26 corresponds to common event (0x3a) OP_RETIRED	Х
		0b1	
		The common event is implemented.	
[25]	ID25	ID25 corresponds to common event (0x39) L1D_CACHE_LMISS_RD	Х
		0ь1	
		The common event is implemented.	
[24]	ID24	ID24 corresponds to common event (0x38) REMOTE_ACCESS_RD	х
		0b1	
		The common event is implemented.	
[23]	ID23	ID23 corresponds to common event (0x37) LL_CACHE_MISS_RD	Х
		0b1	
		The common event is implemented.	
[22]	ID22	ID22 corresponds to common event (0x36) LL_CACHE_RD x	
		0b1	
		The common event is implemented.	
[21]	ID21	ID21 corresponds to common event (0x35) ITLB_WLK	X
		0b1	
		The common event is implemented.	
[20]	ID20	ID20 corresponds to common event (0x34) DTLB_WLK	X
		0b1	
ļ		The common event is implemented.	
[19]	ID19	ID19 corresponds to a Reserved Event event (0x33)	X
		0ь0	
		The common event is not implemented, or not counted.	
[18]	ID18	ID18 corresponds to a Reserved Event event (0x32)	X
		0ь0	
		The common event is not implemented, or not counted.	
[17]	ID17	ID17 corresponds to common event (0x31) REMOTE_ACCESS	X
		0ь0	
		The common event is not implemented, or not counted.	

Bits	Name	Description	Reset
[16]	ID16	ID16 corresponds to common event (0x30) L2I_TLB	Х
		060	
		The common event is not implemented, or not counted.	
[15]	ID15	ID15 corresponds to common event (0x2f) L2D_TLB	Х
		0b1	
		The common event is implemented.	
[14]	ID14	ID14 corresponds to common event (0x2e) L2I_TLB_REFILL	Х
		0ь0	
		The common event is not implemented, or not counted.	
[13]	ID13	ID13 corresponds to common event (0x2d) L2D_TLB_REFILL	х
		0ы1	
		The common event is implemented.	
[12]	ID12	ID12 corresponds to common event (0x2c) Reserved	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[11]	ID11	ID11 corresponds to common event (0x2b) L3D_CACHE	Х
		0ъ0	
		The common event is not implemented, or not counted. This value is reported if either the Cortex-A510 complex is configured without an L2 cache or the DSU is configured without an L3 cache.	
		0b1	
		The common event is implemented. This value is reported if both the Cortex-A510 complex is configured with an L2 cache and the DSU is configured with an L3 cache.	
[10]	ID10	ID10 corresponds to common event (0x2a) L3D_CACHE_REFILL x	
		0ь0	
		The common event is not implemented, or not counted.	
[9]	ID9	ID9 corresponds to common event (0x29) L3D_CACHE_ALLOCATE	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[8]	ID8	ID8 corresponds to common event (0x28) L2I_CACHE_REFILL	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[7]	ID7	ID7 corresponds to common event (0x27) L2I_CACHE	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[6]	ID6 ID6 corresponds to common event (0x26) L1I_TLB		x
		0b1	
		The common event is implemented.	
[5]	ID5	ID5 corresponds to common event (0x25) L1D_TLB	Х
		0b1	
		The common event is implemented.	

Bits	Name	Description	Reset
[4]	ID4	ID4 corresponds to common event (0x24) STALL_BACKEND	Х
		0ъ1	
		The common event is implemented.	
[3]	ID3	ID3 corresponds to common event (0x23) STALL_FRONTEND	х
		0b1	
		The common event is implemented.	
[2]	ID2	ID2 corresponds to common event (0x22) BR_MIS_PRED_RETIRED	х
		0b1	
		The common event is implemented.	
[1]	ID1	ID1 corresponds to common event (0x21) BR_RETIRED	Х
		0ъ1	
		The common event is implemented.	
[O]	ID0	IDO corresponds to common event (0x20) L2D_CACHE_ALLOCATE	Х
		0ъ0	
		The common event is not implemented, or not counted. This value is reported if the Cortex-A510 complex is configured without an L2 cache.	
		0ъ1	
		The common event is implemented. This value is reported if the Cortex-A510 complex is configured with an L2 cache.	

Access

[note]

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

[/note]

Accessibility

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance
PMU	0xE24	PMCEID1

This interface is accessible as follows:

When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()

RO

Otherwise

ERROR

D.2.18 PMCEID2, Performance Monitors Common Event Identification register 2

Defines which common architectural events and common microarchitectural events are implemented, or counted, using PMU events in the range 0x4000 to 0x401F.

When the value of a bit in the register is 1 the corresponding common event is implemented and counted.



Arm recommends that, if a common event is never counted, the value of the corresponding register bit is 0.

For more information about the common events and the use of the PMCEIDn registers, see 'The PMU event number space and common events'.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU

Register offset

0xE28

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-20: ext_pmceid2 bit assignments




Table D-41: PMCEID2 bit descriptions

Bits	Name	Description	Reset
[31]	IDhi31	IDhi31 corresponds to a Reserved Event event (0x401f)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[30]	IDhi30	IDhi30 corresponds to a Reserved Event event (0x401e)	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[29]	IDhi29	IDhi29 corresponds to a Reserved Event event (0x401d)	х
		0ъ0	
		The common event is not implemented, or not counted.	
[28]	IDhi28	IDhi28 corresponds to a Reserved Event event (0x401c)	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[27]	IDhi27	IDhi27 corresponds to common event (0x401b) CTI_TRIGOUT7	X
		0b1	
		The common event is implemented.	
[26]	IDhi26	IDhi26 corresponds to common event (0x401a) CTI_TRIGOUT6	X
		0b1	
		The common event is implemented.	
[25]	IDhi25	IDhi25 corresponds to common event (0x4019) CTI_TRIGOUT5	Х
		0b1	
		The common event is implemented.	
[24]	IDhi24	IDhi24 corresponds to common event (0x4018) CTI_TRIGOUT4	Х
		0b1	
		The common event is implemented.	

Bits	Name	Description	Reset
[23]	IDhi23	IDhi23 corresponds to a Reserved Event event (0x4017)	Х
		0b0	
		The common event is not implemented, or not counted.	
[22]	IDhi22	IDhi22 corresponds to a Reserved Event event (0x4016)	Х
		0ъ0	
		The common event is not implemented, or not counted.	
[21]	IDhi21	IDhi21 corresponds to a Reserved Event event (0x4015)	х
		060	
		The common event is not implemented, or not counted.	
[20]	IDhi20	IDhi20 corresponds to a Reserved Event event (0x4014)	Х
		0ь0	
54.03	151.46	The common event is not implemented, or not counted.	
[19]	IDhi19	IDhi19 corresponds to common event (0x4013) TRCEXTOUT3	Х
		0b1 The common event is implemented.	
[4.0]	IDb:10	The common event is implemented.	
[[10]	IDIIITO	IDhi18 corresponds to common event (0x4012) TRCEXTOUT2	X
		0b1 The common event is implemented.	
[17]	IDhi17	IDhi17 corresponds to common event (0x4011) TRCEXTOUT1	x
		0b1	73
		The common event is implemented.	
[16]	IDhi16	IDhi16 corresponds to common event (0x4010) TRCEXTOUTO	Х
		0b1	
		The common event is implemented.	
[15]	IDhi15	IDhi15 corresponds to common event (0x400f) PMU_HOVFS	х
		0ь0	
		The common event is not implemented, or not counted.	
[14]	IDhi14	IDhi14 corresponds to common event (0x400e) TRB_TRIG	х
		0b1	
		The common event is implemented.	
[13]	IDhi13	IDhi13 corresponds to common event (0x400d) PMU_OVFS	х
		0ь0	
F.4		The common event is not implemented, or not counted.	
[12]	IDhi12	IDhi12 corresponds to common event (0x400c) TRB_WRAP	X
		The common event is implemented.	

Bits	Name	Descr	iption	Reset
[11]	IDhi11	IDhi1	1 corresponds to common event (0x400b) L3D_CACHE_LMISS_RD	Х
		0ь0		
			The common event is not implemented, or not counted. This value is reported if either the Cortex-A510 complex is configured without an L2 cache or the DSU is configured without an L3 cache.	
		0b1		
			The common event is implemented. This value is reported if both the Cortex-A510 complex is configured with an L2 cache and the DSU is configured with an L3 cache.	
[10]	IDhi10	IDhi10	O corresponds to common event (0x400a) L2I_CACHE_LMISS	x
		0ъ0		
			The common event is not implemented, or not counted.	
[9]	IDhi9	IDhi9	corresponds to common event (0x4009) L2D_CACHE_LMISS_RD	x
		0ь0		
			The common event is not implemented, or not counted. This value is reported if both the Cortex-A510 complex is configured without an L2 cache and the DSU is configured without an L3 cache.	
		0b1		
			The common event is implemented. This value is reported if either the Cortex-A510 complex is configured with an L2 cache or the DSU is configured with an L3 cache.	
[8]	IDhi8	IDhi8	corresponds to common event (0x4008) Reserved	x
		0ъ0		
			The common event is not implemented, or not counted.	
[7]	IDhi7	IDhi7	corresponds to common event (0x4007) Reserved	х
		0ъ0		
			The common event is not implemented, or not counted.	
[6]	IDhi6	IDhi6	corresponds to common event (0x4006) L1I_CACHE_LMISS	x
		0b1		
			The common event is implemented.	
[5]	IDhi5	IDhi5	corresponds to common event (0x4005) STALL_BACKEND_MEM	x
		0b1		
			The common event is implemented.	
[4]	IDhi4	IDhi4	corresponds to common event (0x4004) CNT_CYCLES	Х
		0ъ0		
			The common event is not implemented, or not counted.	
[3]	IDhi3	IDhi3	corresponds to common event (0x4003) SAMPLE_COLLISION	х
		0ъ0		
			The common event is not implemented, or not counted.	
[2] IDhi2 IDhi2 corresponds to common event (0x4002) SAMPLE_FILTRATE		corresponds to common event (0x4002) SAMPLE_FILTRATE	Х	
		0ъ0		
			The common event is not implemented, or not counted.	
[1]	IDhi1	IDhi1	corresponds to common event (0x4001) SAMPLE_FEED	Х
		0ь0		
			The common event is not implemented, or not counted.	

Bits	Name	Description	Reset
[O]	IDhi0	IDhiO corresponds to common event (0x4000) SAMPLE_POP	Х
		0ъ0	
		The common event is not implemented, or not counted.	

Access

[note]

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

[/note]

Accessibility

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance
PMU	0xE28	PMCEID2

This interface is accessible as follows:

When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()

RO

Otherwise

ERROR

D.2.19 PMCEID3, Performance Monitors Common Event Identification register 3

Defines which common architectural events and common microarchitectural events are implemented, or counted, using PMU events in the range 0x4020 to 0x403F.

When the value of a bit in the register is 1 the corresponding common event is implemented and counted.



Arm recommends that, if a common event is never counted, the value of the corresponding register bit is 0.

For more information about the common events and the use of the PMCEIDn registers, see 'The PMU event number space and common events'.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU

Register offset

0xE2C

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-21: ext_pmceid3 bit assignments




Table D-43: PMCEID3 bit descriptions

Bits	Name	Description	Reset
[31]	IDhi31	IDhi31 corresponds to a Reserved Event event (0x403f)	
		0ь0	
		The common event is not implemented, or not counted.	

Bits	Name	Description	Reset
[30]	IDhi30	IDhi30 corresponds to a Reserved Event event (0x403e)	х
		0b0	
		The common event is not implemented, or not counted.	
[29]	IDhi29	IDhi29 corresponds to a Reserved Event event (0x403d)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[28]	IDhi28	IDhi28 corresponds to a Reserved Event event (0x403c)	Х
		0ь0	
		The common event is not implemented, or not counted.	
[27]	IDhi27	IDhi27 corresponds to a Reserved Event event (0x403b)	X
	0ь0		
		The common event is not implemented, or not counted.	
[26]	IDhi26	IDhi26 corresponds to a Reserved Event event (0x403a)	X
		0ь0	
		The common event is not implemented, or not counted.	
[25]	IDhi25	IDhi25 corresponds to a Reserved Event event (0x4039)	X
		0ь0	
		The common event is not implemented, or not counted.	
[24]	IDhi24	IDhi24 corresponds to a Reserved Event event (0x4038)	X
		0ь0	
		The common event is not implemented, or not counted.	
[23]	IDhi23	IDhi23 corresponds to a Reserved Event event (0x4037)	х
		0ь0	
		The common event is not implemented, or not counted.	
[22]	IDhi22	IDhi22 corresponds to a Reserved Event event (0x4036)	х
		0ь0	
		The common event is not implemented, or not counted.	
[21]	IDhi21	IDhi21 corresponds to a Reserved Event event (0x4035)	х
		0ь0	
		The common event is not implemented, or not counted.	
[20]	IDhi20	IDhi20 corresponds to a Reserved Event event (0x4034)	х
		0ъ0	
		The common event is not implemented, or not counted.	
[19]	IDhi19	IDhi19 corresponds to a Reserved Event event (0x4033)	х
		0ь0	
		The common event is not implemented, or not counted.	
[18]	IDhi18	IDhi18 corresponds to a Reserved Event event (0x4032)	х
		0ь0	
		The common event is not implemented, or not counted.	
[17]	IDhi17	IDhi17 corresponds to a Reserved Event event (0x4031)	Х
		0ъ0	
		The common event is not implemented, or not counted.	

Bits	Name	Description	Reset
[16]	IDhi16	IDhi16 corresponds to a Reserved Event event (0x4030)	х
		0b0	
		The common event is not implemented, or not counted.	
[15]	IDhi15	IDhi15 corresponds to a Reserved Event event (0x402f)	x
		0ъ0	
		The common event is not implemented, or not counted.	
[14]	IDhi14	IDhi14 corresponds to a Reserved Event event (0x402e)	x
		0ь0	
		The common event is not implemented, or not counted.	
[13]	IDhi13	IDhi13 corresponds to a Reserved Event event (0x402d)	x
		0b0	
		The common event is not implemented, or not counted.	
[12]	IDhi12	IDhi12 corresponds to a Reserved Event event (0x402c)	x
		0b0	
		The common event is not implemented, or not counted.	
[11]	IDhi11	IDhi11 corresponds to a Reserved Event event (0x402b)	x
		0b0	
		The common event is not implemented, or not counted.	
[10]	IDhi10	IDhi10 corresponds to a Reserved Event event (0x402a)	x
		0ъ0	
		The common event is not implemented, or not counted.	
[9]	IDhi9	IDhi9 corresponds to a Reserved Event event (0x4029)	х
		0ъ0	
		The common event is not implemented, or not counted.	
[8]	IDhi8	IDhi8 corresponds to a Reserved Event event (0x4028)	х
		0ь0	
		The common event is not implemented, or not counted.	
[7]	IDhi7	IDhi7 corresponds to a Reserved Event event (0x4027)	х
		0ь0	
		The common event is not implemented, or not counted.	
[6]	IDhi6	IDhi6 corresponds to common event (0x4026) MEM_ACCESS_CHECKED_WR	Х
		0b1	
		The common event is implemented.	
[5]	IDhi5	IDhi5 corresponds to common event (0x4025) MEM_ACCESS_CHECKED_RD	Х
		0ь1	
		The common event is implemented.	
[4]	IDhi4	IDhi4 corresponds to common event (0x4024) MEM_ACCESS_CHECKED	X
		0b1	
		The common event is implemented.	
[3]	IDhi3	IDhi3 corresponds to common event (0x4023) Reserved	X
		0 ₀ 0	
		The common event is not implemented, or not counted.	

Bits	Name	Description	Reset
[2]	IDhi2	IDhi2 corresponds to common event (0x4022) ST_ALIGN_LAT	х
		0ь1	
		The common event is implemented.	
[1]	IDhi1	IDhi1 corresponds to common event (0x4021) LD_ALIGN_LAT	х
		0b1	
		The common event is implemented.	
[O]	IDhi0	IDhiO corresponds to common event (0x4020) LDST_ALIGN_LAT x	
		0ь1	
		The common event is implemented.	

Access

[note]

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

[/note]

Accessibility

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance
PMU	0xE2C	PMCEID3

This interface is accessible as follows:

When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()

RO

Otherwise

ERROR

D.2.20 PMMIR, Performance Monitors Machine Identification Register

Describes Performance Monitors parameters specific to the implementation.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU

Register offset

0xE40

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-22: ext_pmmir bit assignments



Table D-45: PMMIR bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]		Operation width. The largest value by which the STALL_SLOT event might increment by in a single cycle. If the STALL_SLOT event is implemented, this field must not be zero.	8 { x }
		ь00000011	
		The largest value by which the STALL_SLOT PMU event may increment in one cycle is 3.	

Accessibility

If the Core power domain is off or in a low-power state, access on this interface returns an Error.

Component	Offset	Instance
PMU	0xE40	PMMIR

This interface is accessible as follows:

When !IsCorePowered() || DoubleLockStatus() || OSLockStatus() || !AllowExternalPMUAccess() ERROR

Otherwise

RO

D.2.21 PMDEVARCH, Performance Monitors Device Architecture register

Identifies the programmers' model architecture of the Performance Monitor component.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

Attributes

Width

32

Component

PMU

Register offset

OxFBC

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-23: ext_pmdevarch bit assignments



Table D-47: PMDEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	fines the architecture of the component. For Performance Monitors, this is Arm Limited.	
		its [31:28] are the JEP106 continuation code, 0x4.	
		Bits [27:21] are the JEP106 ID code, 0x3B.	
[20]	PRESENT	When set to 1, indicates that the DEVARCH is present.	
		This field is 1 in Armv8.	

Bits	Name	Description	Reset
[19:16]	REVISION	Defines the architecture revision. For architectures defined by Arm this is the minor revision.	
		For Performance Monitors, the revision defined by Armv8 is 0x0.	
		All other values are reserved.	
[15:0]	ARCHID	Defines this part to be an Armv8 debug component. For architectures defined by Arm this is further subdivided.	16{x}
		For Performance Monitors:	
		Bits [15:12] are the architecture version, 0x2.	
		Bits [11:0] are the architecture part number, 0xA16.	
		This corresponds to Performance Monitors architecture version PMUv3.	
		Note: The PMUv3 memory-mapped programmers' model can be used by devices other than Armv8 processors. Software must determine whether the PMU is attached to an Armv8 processor by using the ext-PMDEVAFF0 and ext-PMDEVAFF1 registers to discover the affinity of the PMU to any Armv8 processors.	

Accessibility

Component	Offset	Instance
PMU	OxFBC	PMDEVARCH

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.2.22 PMDEVID, Performance Monitors Device ID register

Provides information about features of the Performance Monitors implementation.

Configurations

If FEAT DoPD is implemented, this register is in the Core power domain.

If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required from Armv8.2 and in any implementation that includes FEAT_PCSRv8p2. Otherwise, its location is RESO.



Before Armv8.2, the PC Sample-based Profiling Extension can be implemented in the external debug register space, as indicated by the value of ext-EDDEVID.PCSample.

Attributes

Width

32

Component

PMU

Register offset

0xFC8

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-24: ext_pmdevid bit assignments



Table D-49: PMDEVID bit descriptions

Bits	Name	Description	Reset
[31:4]	RESO	Reserved	
[3:0]	PCSample	ndicates the level of PC Sample-based Profiling support using Performance Monitors registers.	
		0ხ0001	
		PC Sample-based Profiling Extension is implemented in the Performance Monitors register space.	

Accessibility

Component	Offset	Instance
PMU	0xFC8	PMDEVID

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.2.23 PMDEVTYPE, Performance Monitors Device Type register

Indicates to a debugger that this component is part of a PEs performance monitor interface.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

Attributes

Width

32

Component

PMU

Register offset

OxFCC

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-25: ext_pmdevtype bit assignments



Table D-51: PMDEVTYPE bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SUB	Subtype. Must read as 0x1 to indicate this is a component within a PE.	xxxx

Bits	Name	Description	Reset
[3:0]	MAJOR	Major type. Must read as 0x6 to indicate this is a performance monitor component.	xxxx

Accessibility

Component	Offset	Instance
PMU	0xFCC	PMDEVTYPE

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.2.24 PMPIDR4, Performance Monitors Peripheral Identification Register 4

Provides information to identify a Performance Monitor component.

For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFD0

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-26: ext_pmpidr4 bit assignments



Table D-53: PMPIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]		Size of the component. RAZ . Log_2 of the number of 4KB pages from the start of the component to the end of the component ID registers.	xxxx
[3:0]	DES_2	Designer, JEP106 continuation code, least significant nibble. For Arm Limited, this field is 0b0100.	
		рь0100	
		Arm Limited	

Accessibility

Component	Offset	Instance
PMU	0xFD0	PMPIDR4

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.2.25 PMPIDRO, Performance Monitors Peripheral Identification Register 0

Provides information to identify a Performance Monitor component.

For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFE0

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-27: ext_pmpidr0 bit assignments



Table D-55: PMPIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RESO
[7:0]	PART_0	Part number, least significant byte.	8 { x }
		0ь01000110	
		Cortex-A510 Core	

Accessibility

Component	Offset	Instance
PMU	0xFE0	PMPIDRO

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

FRROR

D.2.26 PMPIDR1, Performance Monitors Peripheral Identification Register 1

Provides information to identify a Performance Monitor component.

For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFE4

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-28: ext_pmpidr1 bit assignments



Table D-57: PMPIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	Designer, least significant nibble of JEP106 ID code. For Arm Limited, this field is 0b1011.	xxxx
		0ь1011	
		Arm Limited	
[3:0]	PART_1	Part number, most significant nibble.	xxxx
		0ь1101	
		Cortex-A510 Core	

Accessibility

Component	Offset	Instance
PMU	0xFE4	PMPIDR1

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.2.27 PMPIDR2, Performance Monitors Peripheral Identification Register 2

Provides information to identify a Performance Monitor component.

For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFE8

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-29: ext_pmpidr2 bit assignments



Table D-59: PMPIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RES0
[7:4]	REVISION	Part major revision. Parts can also use this field to extend Part number to 16-bits.	xxxx
		0b0001	
		r1p2	
[3]	JEDEC	RAO. Indicates a JEP106 identity code is used.	
[2:0]	DES_1	Designer, most significant bits of JEP106 ID code. For Arm Limited, this field is 0b011.	
		0b011	
		Arm Limited	

Accessibility

Component	Offset	Instance
PMU	0xFE8	PMPIDR2

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.2.28 PMPIDR3, Performance Monitors Peripheral Identification Register 3

Provides information to identify a Performance Monitor component.

For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

OxFEC

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-30: ext_pmpidr3 bit assignments



Table D-61: PMPIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7:4]	REVAND	Part minor revision. Parts using ext-PMPIDR2.REVISION as an extension to the Part number must use this field as a major revision number.	xxxx
		0ь0010	
		r1p2	
[3:0]	CMOD	Customer modified. Indicates someone other than the Designer has modified the component.	xxxx
		050000	

Accessibility

Component	Offset	Instance
PMU	0xFEC	PMPIDR3

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.2.29 PMCIDR0, Performance Monitors Component Identification Register 0

Provides information to identify a Performance Monitor component.

For more information, see About the Component identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFF0

Access type

See bit descriptions

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx 0000 1101



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-31: ext_pmcidr0 bit assignments



Table D-63: PMCIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RESO
[7:0]	PRMBL_0	Preamble.	0x0D
		0ь00001101	

Accessibility

Component	Offset	Instance
PMU	0xFF0	PMCIDR0

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.2.30 PMCIDR1, Performance Monitors Component Identification Register 1

Provides information to identify a Performance Monitor component.

For more information, see About the Component identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFF4

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX OOOO



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-32: ext_pmcidr1 bit assignments



Table D-65: PMCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RESO
[7:4]	CLASS	Component class.	xxxx
		0ь1001	
		CoreSight component.	
		Other values are defined by the CoreSight Architecture.	
		This field reads as 0x9.	
[3:0]	PRMBL_1	Preamble. RAZ.	000000
		0ь0000	

Accessibility

Component	Offset	Instance
PMU	0xFF4	PMCIDR1

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.2.31 PMCIDR2, Performance Monitors Component Identification Register 2

Provides information to identify a Performance Monitor component.

For more information, see About the Component identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFF8

Access type

See bit descriptions

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx 0000 0101



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-33: ext_pmcidr2 bit assignments



Table D-67: PMCIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO .	Reserved	RESO
[7:0]	PRMBL_2	Preamble.	0x05
		0ь00000101	

Accessibility

Component	Offset	Instance
PMU	0xFF8	PMCIDR2

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

FRROR

D.2.32 PMCIDR3, Performance Monitors Component Identification Register 3

Provides information to identify a Performance Monitor component.

For more information, see About the Component identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

OxFFC

Access type

See bit descriptions

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx 1011 0001



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-34: ext_pmcidr3 bit assignments



Table D-69: PMCIDR3 bit descriptions

Bits	Name	Description	Reset
	RESO .	Reserved	RESO
[7:0][31:8]	PRMBL_3	Preamble.	0xB1
		0ь10110001	

Accessibility

Component	Offset	Instance
PMU	0xFFC	PMCIDR3

This interface is accessible as follows:

When IsCorePowered()

RO

[31:80therwise

ERROR

D.3 External Debug registers summary

The summary table provides an overview of the memory-mapped Debug registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table D-71: Debug registers summary

Offset	Name	Reset	Width	Description
0x020	EDESR	_	32-bit	External Debug Event Status Register
0x024	EDECR	_	32-bit	External Debug Execution Control Register
0x030	EDWAR	_	64-bit	External Debug Watchpoint Address Register
0x034	EDWAR	_	64-bit	External Debug Watchpoint Address Register
0x080	DBGDTRRX_EL0	_	32-bit	Debug Data Transfer Register, Receive
0x084	EDITR	_	32-bit	External Debug Instruction Transfer Register
0x088	EDSCR	_	32-bit	External Debug Status and Control Register
0x08C	DBGDTRTX_EL0	_	32-bit	Debug Data Transfer Register, Transmit
0x090	EDRCR	_	32-bit	External Debug Reserve Control Register
0x094	EDACR	_	32-bit	External Debug Auxiliary Control Register
0x098	EDECCR	_	32-bit	External Debug Exception Catch Control Register
0x300	OSLAR_EL1	_	32-bit	OS Lock Access Register
0x310	EDPRCR	_	32-bit	External Debug Power/Reset Control Register
0x314	EDPRSR	_	32-bit	External Debug Processor Status Register
0x400	DBGBVR0_EL1	_	64-bit	Debug Breakpoint Value Registers
0x408	DBGBCR0_EL1	_	32-bit	Debug Breakpoint Control Registers
0x410	DBGBVR1_EL1	_	64-bit	Debug Breakpoint Value Registers
0x418	DBGBCR1_EL1	_	32-bit	Debug Breakpoint Control Registers
0x420	DBGBVR2_EL1	_	64-bit	Debug Breakpoint Value Registers
0x428	DBGBCR2_EL1	_	32-bit	Debug Breakpoint Control Registers
0x430	DBGBVR3_EL1	_	64-bit	Debug Breakpoint Value Registers
0x438	DBGBCR3_EL1	_	32-bit	Debug Breakpoint Control Registers
0x440	DBGBVR4_EL1	_	64-bit	Debug Breakpoint Value Registers
0x448	DBGBCR4_EL1	_	32-bit	Debug Breakpoint Control Registers
0x450	DBGBVR5_EL1	_	64-bit	Debug Breakpoint Value Registers
0x458	DBGBCR5_EL1	_	32-bit	Debug Breakpoint Control Registers
0x800	DBGWVR0_EL1	_	64-bit	Debug Watchpoint Value Registers
0x808	DBGWCR0_EL1	_	32-bit	Debug Watchpoint Control Registers
0x810	DBGWVR1_EL1	_	64-bit	Debug Watchpoint Value Registers
0x818	DBGWCR1_EL1	_	32-bit	Debug Watchpoint Control Registers
0x820	DBGWVR2_EL1	_	64-bit	Debug Watchpoint Value Registers

Offset	Name	Reset	Width	Description
0x828	DBGWCR2_EL1	_	32-bit	Debug Watchpoint Control Registers
0x830	DBGWVR3_EL1	_	64-bit	Debug Watchpoint Value Registers
0x838	DBGWCR3_EL1	_	32-bit	Debug Watchpoint Control Registers
0xD00	MIDR_EL1	_	32-bit	Main ID Register
0xD20	EDPFR	_	64-bit	External Debug Processor Feature Register
0xD24	EDPFR	_	64-bit	External Debug Processor Feature Register
0xD28	EDDFR	_	64-bit	External Debug Feature Register
0xD2C	EDDFR	_	64-bit	External Debug Feature Register
0xD60	EDAA32PFR	_	64-bit	External Debug Auxiliary Processor Feature Register
0xFA0	DBGCLAIMSET_EL1	_	32-bit	Debug CLAIM Tag Set register
0xFA4	DBGCLAIMCLR_EL1	_	32-bit	Debug CLAIM Tag Clear register
0xFA8	EDDEVAFF0	_	32-bit	External Debug Device Affinity register 0
0xFAC	EDDEVAFF1	_	32-bit	External Debug Device Affinity register 1
0xFB0	EDLAR	_	32-bit	External Debug Lock Access Register
0xFB4	EDLSR	_	32-bit	External Debug Lock Status Register
0xFB8	DBGAUTHSTATUS_EL1	_	32-bit	Debug Authentication Status register
OxFBC	EDDEVARCH	_	32-bit	External Debug Device Architecture register
0xFC0	EDDEVID2	_	32-bit	External Debug Device ID register 2
0xFC4	EDDEVID1	_	32-bit	External Debug Device ID register 1
0xFC8	EDDEVID	_	32-bit	External Debug Device ID register 0
0xFCC	EDDEVTYPE	_	32-bit	External Debug Device Type register
0xFD0	EDPIDR4	_	32-bit	External Debug Peripheral Identification Register 4
0xFE0	EDPIDR0	_	32-bit	External Debug Peripheral Identification Register 0
0xFE4	EDPIDR1	_	32-bit	External Debug Peripheral Identification Register 1
0xFE8	EDPIDR2	_	32-bit	External Debug Peripheral Identification Register 2
0xFEC	EDPIDR3		32-bit	External Debug Peripheral Identification Register 3
0xFF0	EDCIDR0		32-bit	External Debug Component Identification Register 0
0xFF4	EDCIDR1	_	32-bit	External Debug Component Identification Register 1
0xFF8	EDCIDR2		32-bit	External Debug Component Identification Register 2
0xFFC	EDCIDR3		32-bit	External Debug Component Identification Register 3

D.3.1 EDRCR, External Debug Reserve Control Register

This register is used to allow imprecise entry to Debug state and clear sticky bits in ext-EDSCR.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

Debug

Register offset

0x090

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-35: ext_edrcr bit assignments




Table D-72: EDRCR bit descriptions

Bits	Name	Description	Reset
[31:5]	RES0	Reserved	RES0
[4]	CBRRQ	Allow imprecise entry to Debug state. The actions on writing to this bit are:	х
		No action. Ob1 Allow imprecise entry to Debug state, for example by canceling pending bus accesses. Setting this bit to 1 allows a debugger to request imprecise entry to Debug state. An External Debug Request debug event must be pending before the debugger sets this bit to 1. This feature is optional and implemented on Cortex-A510 Core.	

Bits	Name	Description	Reset		
[3]	CSPA	Clear Sticky Pipeline Advance. This bit is used to clear the ext-EDSCR. PipeAdv bit to 0. The actions on writing to this bit are:			
		0ь0			
		No action.			
		0b1			
		Clear the ext-EDSCR.PipeAdv bit to 0.			
[2]	CSE	Clear Sticky Error. Used to clear the ext-EDSCR cumulative error bits to 0. The actions on writing to this bit are:			
		0ь0			
		No action.			
		0ь1			
		Clear the ext-EDSCR.{TXU, RXO, ERR} bits, and, if the PE is in Debug state, the ext-EDSCR.ITO bit, to 0.			
[1:0]	RES0	Reserved	RES0		

Component	Offset	Instance
Debug	0x090	EDRCR

This interface is accessible as follows:

When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus()

WO

Otherwise

ERROR

D.3.2 EDACR, External Debug Auxiliary Control Register

Allows implementations to support **IMPLEMENTATION DEFINED** controls.

Configurations

If FEAT DoPD is implemented, this register is implemented in the Core power domain.

If FEAT_DoPD is not implemented, the power domain that this register is implemented in is IMPLEMENTATION DEFINED.

Changing this register from its reset value causes IMPLEMENTATION DEFINED behavior, including possible deviation from the architecturally-defined behavior.

If the EDACR contains any control bits that must be preserved over power down, then these bits must be accessible by the external debug interface when the OS Lock is locked, AArch64-OSLSR_EL1.OSLK == 1, and when the Core is powered off.

Attributes

Width

32

Component

Debug

Register offset

0x094

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-36: ext_edacr bit assignments




Table D-74: EDACR bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RES0

Accessibility

Component	Offset	Instance
Debug	0x094	EDACR

This interface is accessible as follows:

When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus()

RW

Otherwise

ImplementationDefined

D.3.3 EDPRCR, External Debug Power/Reset Control Register

Controls the PE functionality related to powerup, reset, and powerdown.

Configurations

If FEAT_DoPD is implemented then all fields in this register are in the Core power domain.

CORENPDRQ is the only field that is mapped between the EDPRCR and DBGPRCR and DBGPRCR_EL1.

Attributes

Width

32

Component

Debug

Register offset

0x310

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-37: ext_edprcr bit assignments



Table D-76: EDPRCR bit descriptions

Bits	Name	Description	Туре	Reset
[31:1]	RES0	Reserved	NA	RES0

Bits	Name	Description	Туре	Reset
[O]	CORENPDRQ	Core no powerdown request. Requests emulation of powerdown.	When OSLockStatus()	Х
		This request is typically passed to an external power controller. This means that whether a request causes power up is dependent on the IMPLEMENTATION DEFINED nature of the	read	JNKNOW
		system. The power controller must not allow the Core power domain to switch off while this bit is 1.	write	NKINOWI
		0ъ0	\ \	٧I
		If the system responds to a powerdown request, it powers down Core power domain.	Otherwise:	
		0ь1	read	
		If the system responds to a powerdown request, it does not powerdown the Core power domain, but instead emulates a powerdown of that domain.	write	8
		When this bit reads as UNKNOWN , the PE ignores writes to this bit.	\	V
		This field is in the Core power domain, and permitted accesses to this field map to the AArch32-DBGPRCR.CORENPDRQ and AArch64-DBGPRCR_EL1.CORENPDRQ fields.		
		In an implementation that includes the recommended external debug interface, this bit drives the DBGNOPWRDWN signal.		
		It is IMPLEMENTATION DEFINED whether this bit is reset to the Cold reset value on exit from an IMPLEMENTATION DEFINED software-visible retention state. For more information about retention states, see 'Core power domain power states'.		
		Note: Writes to this bit are not prohibited by the IMPLEMENTATION DEFINED authentication interface. This means that a debugger can request emulation of powerdown regardless of whether invasive debug is permitted.		

On permitted accesses to the register, other access controls affect the behavior of some fields. See the field descriptions for more information.

Component	Offset	Instance
Debug	0x310	EDPRCR

This interface is accessible as follows:

When IsCorePowered()

RW

Otherwise

ERROR

D.3.4 MIDR_EL1, Main ID Register

Provides identification information for the PE, including an implementer code for the device and a device ID number.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

Debug

Register offset

0xD00

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-38: ext_midr_el1 bit assignments



Table D-78: MIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[31:24]	Implementer	Indicates the implementer code. This value is:	8 { x }
		01000001	
		Arm Limited	
[23:20]	Variant	Indicates the major revision of the product.	xxxx
		0ь0001	
		r1p2	

Bits	Name	Description	Reset
[19:16]	Architecture	Architecture version. Defined values are:	
		0b1111	
		Architecture is defined by ID registers	
[15:4]	PartNum	An IMPLEMENTATION DEFINED primary part number for the device.	12{x}
		On processors implemented by Arm, if the top four bits of the primary part number are 0x0 or 0x7, the variant and architecture are encoded differently.	
		0Ь110101000110	
		Cortex-A510 Core	
[3:0]	Revision	Indicates the minor revision of the product.	xxxx
		0ь0010	
		r1p2	

Component	Offset	Instance
Debug	0xD00	MIDR_EL1

This interface is accessible as follows:

When IsCorePowered() && !DoubleLockStatus()

RO

Otherwise

ImplementationDefined

D.3.5 EDPFR, External Debug Processor Feature Register

Provides information about implemented PE features.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

Debug

Register offsets (2)

0xD20,0xD24

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-39: ext_edpfr bit assignments

	63				56	55		52	51		48	47		44	43		40	39		36	35		32	١.
	U	NKI	NOM	'N			RES0		UN	NKNOW	N		AMU		U	NKNOWI	1		SEL2			SVE		i
	31	28	27		24	23		20	19		16	15		12	11		8	7		4	3		0	ì
į	UNKNOW	N		GIC		А	dvSIMI)		FP			EL3			EL2			EL1			EL0		ı

Table D-80: EDPFR bit descriptions

Bits	Name	Description	Reset
[63:56]	UNKNOWN	Reserved	UNKNOWN
[55:52]	RES0	Reserved	RES0
[51:48]	UNKNOWN	Reserved	UNKNOWN
[47:44]	AMU	Indicates support for Activity Monitors Extension. Defined values are:	xxxx
		0ь0001	
		FEAT_AMUv1 is implemented.	
[43:40]	UNKNOWN	Reserved	UNKNOWN
[39:36]	SEL2	Secure EL2. Defined values are:	xxxx
		0ь0001	
		Secure EL2 is implemented.	
[35:32]	SVE	Scalable Vector Extension. Defined values are:	xxxx
		0ь0001	
		SVE is implemented.	
[31:28]	UNKNOWN	Reserved	UNKNOWN
[27:24]	GIC	System register GIC interface support. Defined values are:	xxxx
		0ь0011	
		System register interface to version 4.1 of the GIC CPU interface is supported.	

Bits	Name	Description	Reset
[23:20]	AdvSIMD	Advanced SIMD. Defined values are:	xxxx
		0ь0001	
		Advanced SIMD is implemented, including support for the following SISD and SIMD operations:	
		 Integer byte, halfword, word and doubleword element operations. 	
		Half-precision, single-precision and double-precision floating-point arithmetic.	
		Conversions between single-precision and half-precision data types, and double-precision and half-precision data types.	
[19:16]	FP	Floating-point. Defined values are:	xxxx
		0ь0001	
		Floating-point is implemented, and includes support for:	
		Half-precision, single-precision and double-precision floating-point types.	
		Conversions between single-precision and half-precision data types, and double-precision and half-precision data types.	
[15:12]	EL3	AArch64 EL3 Exception level handling. Defined values are:	xxxx
		0ь0001	
		EL3 can be executed in AArch64 state only.	
[11:8]	EL2	AArch64 EL2 Exception level handling. Defined values are:	xxxx
		0ь0001	
		EL2 can be executed in AArch64 state only.	
[7:4]	EL1	AArch64 EL1 Exception level handling. Defined values are:	xxxx
		0b0001	
		EL1 can be executed in AArch64 state only.	
[3:0]	ELO	AArch64 ELO Exception level handling. Defined values are:	xxxx
		0ь0000	
		ELO cannot be executed in AArch64 state.	
		ELO can be executed in AArch32 state only.	
		0ь0001	
		ELO can be executed in AArch64 state only.	
		0ь0010	
		ELO can be executed in both Execution states.	
		All other values are reserved.	
		In an Armv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of AArch64-ID_AA64PFR0_EL1.EL0.	

Component	Offset	Instance
Debug	0xD20	EDPFR

This interface is accessible as follows:

When IsCorePowered() && !DoubleLockStatus()

RO

Otherwise

ImplementationDefined

Component	Offset	Instance
Debug	0xD24	EDPFR

This interface is accessible as follows:

When IsCorePowered() && !DoubleLockStatus()

RC

Otherwise

ImplementationDefined

D.3.6 EDDFR, External Debug Feature Register

Provides top level information about the debug system.

Debuggers must use ext-EDDEVARCH to determine the Debug architecture version.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

Debug

Register offsets (2)

0xD28,0xD2C

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-40: ext_eddfr bit assignments




Table D-83: EDDFR bit descriptions

Bits	Name	Description	Reset
[63:44]	RES0	Reserved	RES0
[43:40]	TraceFilt	Armv8.4 Self-hosted Trace Extension version. Defined values are:	xxxx
		0ь0001	
		Armv8.4 Self-hosted Trace Extension is implemented.	
[39:32]	UNKNOWN	Reserved	UNKNOWN
[31:28]	CTX_CMPs	Number of breakpoints that are context-aware, minus 1. These are the highest numbered breakpoints.	xxxx
		In an Armv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of AArch64-ID_AA64DFR0_EL1.CTX_CMPs.	
		0ь0001	
		Two context-aware breakpoints are included	
[27:24]	RES0	Reserved	RES0
[23:20]	WRPs	Number of watchpoints, minus 1. The value of 0b0000 is reserved.	xxxx
		In an Armv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of AArch64-ID_AA64DFR0_EL1.WRPs.	
		0b0011	
		Four watchpoints	
[19:16]	RES0	Reserved	RES0
[15:12]	BRPs	Number of breakpoints, minus 1. The value of 050000 is reserved.	xxxx
		In an Armv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of AArch64-ID_AA64DFR0_EL1.BRPs.	
		0ь0101	
		Six breakpoints	
[11:8]	PMUVer	Performance Monitors Extension version. Defined value is:	xxxx
		0ь0110	
		Performance Monitors Extension implemented, PMUv3 for Armv8.5	
[7:4]	TraceVer	Trace support. Indicates whether System register interface to a PE trace unit is implemented. Defined values are:	xxxx
		0ь0001	
		PE trace unit System registers implemented.	
[3:0]	UNKNOWN	Reserved	UNKNOWN

Component	Offset	Instance
Debug	0xD28	EDDFR

This interface is accessible as follows:

When IsCorePowered() && !DoubleLockStatus()

RO

Otherwise

ImplementationDefined

Component	Offset	Instance
Debug	0xD2C	EDDFR

This interface is accessible as follows:

When IsCorePowered() && !DoubleLockStatus()

RO

Otherwise

ImplementationDefined

D.3.7 EDDEVARCH, External Debug Device Architecture register

Identifies the programmers' model architecture of the external debug component.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain.

If FEAT DoPD is not implemented, this register is in the Debug power domain.

Attributes

Width

32

Component

Debug

Register offset

OxFBC

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-41: ext_eddevarch bit assignments




Table D-86: EDDEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Defines the architecture of the component. For debug, this is Arm Limited.	11{x}
		Bits [31:28] are the JEP106 continuation code, 0x4.	
		Bits [27:21] are the JEP106 ID code, 0x3B.	
[20]	PRESENT	When set to 1, indicates that the DEVARCH is present.	х
		This field is 1 in Armv8.	
[19:16]	REVISION	Defines the architecture revision. For architectures defined by Arm this is the minor revision.	xxxx
		For debug, the revision defined by Armv8-A is 0x0.	
		All other values are reserved.	
[15:12]	ARCHVER	Defines the architecture version of the component. This is the same value as AArch64-ID_AA64DFR0_EL1.DebugVer and AArch32-DBGDIDR.Version. The defined values of this field are:	xxxx
		0ь1001	
		Armv8.4 Debug architecture.	
[11:0]	ARCHPART	0ь101000010101	12{x}
		The part number of the Armv8-A debug component.	
		The fields ARCHVER and ARCHPART together form the field ARCHID, so that ARCHPART is ARCHID[11:0].	

Accessibility

Component	Offset	Instance
Debug	OxFBC	EDDEVARCH

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

FRROR

D.3.8 EDDEVID2, External Debug Device ID register 2

Reserved for future descriptions of features of the debug implementation.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

Attributes

Width

32

Component

Debug

Register offset

0xFC0

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-42: ext_eddevid2 bit assignments



Table D-88: EDDEVID2 bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RES0

Component	Offset	Instance
Debug	0xFC0	EDDEVID2

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.3.9 EDDEVID1, External Debug Device ID register 1

Provides extra information for external debuggers about features of the debug implementation.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain.

If FEAT_DoPD is not implemented, this register is in the Debug power domain.

Attributes

Width

32

Component

Debug

Register offset

0xFC4

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-43: ext_eddevid1 bit assignments



Table D-90: EDDEVID1 bit descriptions

Bits	Name	Description	Reset
[31:4]	RESO	Reserved	RES0
[3:0]		This field indicates the offset applied to PC samples returned by reads of ext-EDPCSR. Permitted values of this field in Armv8 are:	xxxx
		0ъ0000	
		ext-EDPCSR not implemented.	

Accessibility

Component	Offset	Instance
Debug	0xFC4	EDDEVID1

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.3.10 EDDEVID, External Debug Device ID register 0

Provides extra information for external debuggers about features of the debug implementation.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain.

If FEAT_DoPD is not implemented, this register is in the Debug power domain.

Attributes

Width

32

Component

Debug

Register offset

0xFC8

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-44: ext_eddevid bit assignments



Table D-92: EDDEVID bit descriptions

Bits	Name	Description	Reset
[31:28]	RES0	Reserved	RES0
[27:24]	AuxRegs	Indicates support for Auxiliary registers. Defined values are:	xxxx
		0ь0000	
		None supported.	
[23:8]	RESO	Reserved	RES0
[7:4]	DebugPower	Indicates support for the FEAT_DoPD feature. Defined values are:	xxxx
		0001	
		FEAT_DoPD implemented. All registers in the external debug interface register map are implemented in the Core power domain.	
[3:0]	PCSample	Indicates the level of PC Sample-based Profiling support using external debug registers. Defined values are:	xxxx
		0ь0000	
		PC Sample-based Profiling Extension is not implemented in the external debug registers space.	

Accessibility

Component	Offset	Instance
Debug	0xFC8	EDDEVID

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.3.11 EDDEVTYPE, External Debug Device Type register

Indicates to a debugger that this component is part of a PEs debug logic.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

Attributes

Width

32

Component

Debug

Register offset

OxFCC

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-45: ext_eddevtype bit assignments



Table D-94: EDDEVTYPE bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SUB	Subtype. Must read as 0x1 to indicate this is a component within a PE.	xxxx
[3:0]	MAJOR	Major type. Must read as 0x5 to indicate this is a debug logic component.	xxxx

Accessibility

Component	Offset	Instance
Debug	0xFCC	EDDEVTYPE

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.3.12 EDPIDR4, External Debug Peripheral Identification Register 4

Provides information to identify an external debug component.

For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFD0

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-46: ext_edpidr4 bit assignments



Table D-96: EDPIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]		Size of the component. RAZ . Log_2 of the number of 4KB pages from the start of the component to the end of the component ID registers.	xxxx
[3:0]	DES_2	Designer, JEP106 continuation code, least significant nibble. For Arm Limited, this field is 0b0100.	xxxx
		0ъ0100	
		Arm Limited	

Accessibility

Component	Offset	Instance
Debug	0xFD0	EDPIDR4

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.3.13 EDPIDRO, External Debug Peripheral Identification Register 0

Provides information to identify an external debug component.

For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Issue: 21

Component

Debug

Register offset

0xFE0

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-47: ext_edpidr0 bit assignments



Table D-98: EDPIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RESO
[7:0]	PART_0	Part number, least significant byte.	8 { x }
		0ь01000110	
		Cortex-A510 Core	

Accessibility

Component	Offset	Instance
Debug	0xFE0	EDPIDR0

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.3.14 EDPIDR1, External Debug Peripheral Identification Register 1

Provides information to identify an external debug component.

For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFE4

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-48: ext_edpidr1 bit assignments



Table D-100: EDPIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	
[7:4]	DES_0	Designer, least significant nibble of JEP106 ID code. For Arm Limited, this field is 0b1011.	
		0ь1011	
		Arm Limited	

Bits	Name	Description Control of the Control o	
[3:0]	PART_1 Part number, most significant nibble.		xxxx
	0ь1101		
		Cortex-A510 Core	

Component	Offset	Instance
Debug	0xFE4	EDPIDR1

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.3.15 EDPIDR2, External Debug Peripheral Identification Register 2

Provides information to identify an external debug component.

For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFE8

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-49: ext_edpidr2 bit assignments



Table D-102: EDPIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RES0
[7:4]	REVISION	Part major revision. Parts can also use this field to extend Part number to 16-bits.	xxxx
		0ь0001	
		r1p2	
[3]	JEDEC	o. Indicates a JEP106 identity code is used.	
[2:0]	DES_1	gner, most significant bits of JEP106 ID code. For Arm Limited, this field is 0b011.	
		0ь011	
		Arm Limited	

Accessibility

Component	Offset	Instance
Debug	0xFE8	EDPIDR2

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.3.16 EDPIDR3, External Debug Peripheral Identification Register 3

Provides information to identify an external debug component.

For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

OxFEC

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-50: ext_edpidr3 bit assignments



Table D-104: EDPIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]		Part minor revision. Parts using ext-EDPIDR2.REVISION as an extension to the Part number must use this field as a major revision number. 0b0010 r1p2	XXXX
[3:0]	CMOD	Customer modified. Indicates someone other than the Designer has modified the component. 0b0000	xxxx

Component	Offset	Instance
Debug	0xFEC	EDPIDR3

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.3.17 EDCIDRO, External Debug Component Identification Register 0

Provides information to identify an external debug component.

For more information, see About the Component identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFF0

Access type

See bit descriptions

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx 0000 1101



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-51: ext_edcidr0 bit assignments



Table D-106: EDCIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO .	Reserved	RESO
[7:0]	PRMBL_0	Preamble.	0x0D
		0ь00001101	

Accessibility

Component	Offset	Instance
Debug	0xFF0	EDCIDR0

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

FRROR

D.3.18 EDCIDR1, External Debug Component Identification Register 1

Provides information to identify an external debug component.

For more information, see About the Component identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFF4

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX OOOO



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-52: ext_edcidr1 bit assignments



Table D-108: EDCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RESO
[7:4]	CLASS	Component class.	xxxx
		0ь1001	
		CoreSight component.	
		Other values are defined by the CoreSight Architecture.	
		This field reads as 0x9.	
[3:0]	PRMBL_1	Preamble.	0b0000
		060000	

Accessibility

Component	Offset	Instance
Debug	0xFF4	EDCIDR1

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.3.19 EDCIDR2, External Debug Component Identification Register 2

Provides information to identify an external debug component.

For more information, see About the Component identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFF8

Access type

See bit descriptions

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx 0000 0101



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-53: ext_edcidr2 bit assignments



Table D-110: EDCIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO .	Reserved	RESO

Bits	Name	Description	Reset
[7:0]	PRMBL_2	Preamble.	0x05
		0ь00000101	

Component	Offset	Instance
Debug	0xFF8	EDCIDR2

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.3.20 EDCIDR3, External Debug Component Identification Register 3

Provides information to identify an external debug component.

For more information, see About the Component identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

OxFFC

Access type

See bit descriptions

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx 1011 0001



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-54: ext_edcidr3 bit assignments




Table D-112: EDCIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RESO
[7:0]	PRMBL_3	Preamble.	0xB1
		0ь10110001	

Accessibility

Component	Offset	Instance
Debug	0xFFC	EDCIDR3

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

D.4 External AMU registers summary

The summary table provides an overview of the memory-mapped AMU registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table D-114: AMU registers summary

Offset	Name	Reset	Width	Description
OxO	AMEVCNTR00	_	64-bit	Activity Monitors Event Counter Registers 0
0x4	AMEVCNTR00	_	64-bit	Activity Monitors Event Counter Registers 0

Offset	Name	Reset	Width	Description
0x8	AMEVCNTR01	_	64-bit	Activity Monitors Event Counter Registers 0
0xC	AMEVCNTR01	_	64-bit	Activity Monitors Event Counter Registers 0
0x10	AMEVCNTR02	_	64-bit	Activity Monitors Event Counter Registers 0
0x14	AMEVCNTR02	_	64-bit	Activity Monitors Event Counter Registers 0
0x18	AMEVCNTR03	_	64-bit	Activity Monitors Event Counter Registers 0
0x1C	AMEVCNTR03	_	64-bit	Activity Monitors Event Counter Registers 0
0x100	AMEVCNTR10	_	64-bit	Activity Monitors Event Counter Registers 1
0x104	AMEVCNTR10	_	64-bit	Activity Monitors Event Counter Registers 1
0x108	AMEVCNTR11	_	64-bit	Activity Monitors Event Counter Registers 1
0x10C	AMEVCNTR11	_	64-bit	Activity Monitors Event Counter Registers 1
0x110	AMEVCNTR12	_	64-bit	Activity Monitors Event Counter Registers 1
0x114	AMEVCNTR12	_	64-bit	Activity Monitors Event Counter Registers 1
0x400	AMEVTYPER00	_	32-bit	Activity Monitors Event Type Registers 0
0x404	AMEVTYPER01	_	32-bit	Activity Monitors Event Type Registers 0
0x408	AMEVTYPER02	_	32-bit	Activity Monitors Event Type Registers 0
0x40C	AMEVTYPER03	_	32-bit	Activity Monitors Event Type Registers 0
0x480	AMEVTYPER10	_	32-bit	Activity Monitors Event Type Registers 1
0x484	AMEVTYPER11	_	32-bit	Activity Monitors Event Type Registers 1
0x488	AMEVTYPER12	_	32-bit	Activity Monitors Event Type Registers 1
0xC00	AMCNTENSET0	_	32-bit	Activity Monitors Count Enable Set Register 0
0xC04	AMCNTENSET1	_	32-bit	Activity Monitors Count Enable Set Register 1
0xC20	AMCNTENCLR0	_	32-bit	Activity Monitors Count Enable Clear Register 0
0xC24	AMCNTENCLR1	_	32-bit	Activity Monitors Count Enable Clear Register 1
0xCE0	AMCGCR	_	32-bit	Activity Monitors Counter Group Configuration Register
0xE00	AMCFGR	_	32-bit	Activity Monitors Configuration Register
0xE04	AMCR	_	32-bit	Activity Monitors Control Register
0xE08	AMIIDR	_	32-bit	Activity Monitors Implementation Identification Register
0xFA8	AMDEVAFF0	_	32-bit	Activity Monitors Device Affinity Register 0
0xFAC	AMDEVAFF1	_	32-bit	Activity Monitors Device Affinity Register 1
0xFBC	AMDEVARCH	_	32-bit	Activity Monitors Device Architecture Register
0xFCC	AMDEVTYPE	_	32-bit	Activity Monitors Device Type Register
0xFD0	AMPIDR4	_	32-bit	Activity Monitors Peripheral Identification Register 4
0xFE0	AMPIDRO	_	32-bit	Activity Monitors Peripheral Identification Register 0
0xFE4	AMPIDR1	_	32-bit	Activity Monitors Peripheral Identification Register 1
0xFE8	AMPIDR2	_	32-bit	Activity Monitors Peripheral Identification Register 2
OxFEC	AMPIDR3	_	32-bit	Activity Monitors Peripheral Identification Register 3
0xFF0	AMCIDR0	_	32-bit	Activity Monitors Component Identification Register 0
0xFF4	AMCIDR1	_	32-bit	Activity Monitors Component Identification Register 1
0xFF8	AMCIDR2	_	32-bit	Activity Monitors Component Identification Register 2
0xFFC	AMCIDR3	-	32-bit	Activity Monitors Component Identification Register 3

D.4.1 AMEVTYPER00, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR00_EL0 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x400

Access type

Read

R

Write

RESERVED

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-55: ext_amevtyper00 bit assignments




Table D-115: AMEVTYPER00 bit descriptions

Bits	Name	Description	Reset
[31:25]	RAZ	Reserved	RAZ
[24:16]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[15:0]		Event to count. The event number of the event that is counted by the architected activity monitor event counter ext-AMEVCNTRO <n>. The value of this field is architecturally mandated for each architected counter.</n>	16{x}
		0ъ0000000010001	
		Processor frequency cycles	

Access

If <n> is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPERO<n> are RAZ/WI. Software must treat reserved accesses as **RESO**. See 'Access requirements for reserved and unallocated registers'.

[note]ext-AMCGCR.CGONC identifies the number of architected activity monitor event counters.[/ note]

Accessibility

If <n> is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPERO<n> are RAZ/WI. Software must treat reserved accesses as RESO. See 'Access requirements for reserved and unallocated registers'.



ext-AMCGCR.CGONC identifies the number of architected activity monitor event counters.

Component	Offset	Instance
AMU	0x400	AMEVTYPER00

This interface is accessible as follows:

RO

D.4.2 AMEVTYPER01, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR01_EL0 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x404

Access type

Read

R

Write

RESERVED

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-56: ext_amevtyper01 bit assignments




Table D-117: AMEVTYPER01 bit descriptions

Bits	Name	Description	Reset
[31:25]	RAZ	Reserved	RAZ
[24:16]	RES0	Reserved	RES0
[15:0]		Event to count. The event number of the event that is counted by the architected activity monitor event counter ext-AMEVCNTRO <n>. The value of this field is architecturally mandated for each architected counter.</n>	16{x}
		Оъ01000000000100 Constant frequency cycles	

Access

If <n> is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPERO<n> are RAZ/WI. Software must treat reserved accesses as **RESO**. See 'Access requirements for reserved and unallocated registers'.

[note]ext-AMCGCR.CGONC identifies the number of architected activity monitor event counters.[/ note]

If <n> is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPERO<n> are RAZ/WI. Software must treat reserved accesses as RESO. See 'Access requirements for reserved and unallocated registers'.



ext-AMCGCR.CGONC identifies the number of architected activity monitor event counters.

Component	Offset	Instance
AMU	0x404	AMEVTYPER01

This interface is accessible as follows:

RO

D.4.3 AMEVTYPER02, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR02_EL0 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x408

Access type

Read

R

Write

RESERVED

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-57: ext_amevtyper02 bit assignments




Table D-119: AMEVTYPER02 bit descriptions

Bits	Name	Description	Reset
[31:25]	RAZ	Reserved	RAZ
[24:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter ext-AMEVCNTRO <n>. The value of this field is architecturally mandated for each architected counter.</n>	16{x}
		0Ъ0000000001000	
		Instructions retired	

Access

If <n> is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPERO<n> are RAZ/WI. Software must treat reserved accesses as **RESO**. See 'Access requirements for reserved and unallocated registers'.

[note]ext-AMCGCR.CGONC identifies the number of architected activity monitor event counters.[/ note]

Accessibility

If <n> is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPERO<n> are RAZ/WI. Software must treat reserved accesses as RESO. See 'Access requirements for reserved and unallocated registers'.



ext-AMCGCR.CGONC identifies the number of architected activity monitor event counters.

Component	Offset	Instance
AMU	0x408	AMEVTYPER02

This interface is accessible as follows:

RO

D.4.4 AMEVTYPER03, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR03_ELO counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x40C

Access type

Read

R

Write

RESERVED

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-58: ext_amevtyper03 bit assignments




Table D-121: AMEVTYPER03 bit descriptions

Bits	Name	Description	Reset
[31:25]	RAZ	Reserved	RAZ
[24:16]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[15:0]		Event to count. The event number of the event that is counted by the architected activity monitor event counter ext-AMEVCNTRO <n>. The value of this field is architecturally mandated for each architected counter.</n>	16{x}
		0ь0100000000101	
		Memory stall cycles	

Access

If <n> is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPERO<n> are RAZ/WI. Software must treat reserved accesses as **RESO**. See 'Access requirements for reserved and unallocated registers'.

[note]ext-AMCGCR.CGONC identifies the number of architected activity monitor event counters.[/ note]

Accessibility

If <n> is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPERO<n> are RAZ/WI. Software must treat reserved accesses as RESO. See 'Access requirements for reserved and unallocated registers'.



ext-AMCGCR.CGONC identifies the number of architected activity monitor event counters.

Component	Offset	Instance
AMU	0x40C	AMEVTYPER03

This interface is accessible as follows:

RO

D.4.5 AMEVTYPER10, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AArch64-AMEVCNTR10_EL0 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x480

Access type

Read

R

Write

RESERVED

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-59: ext_amevtyper10 bit assignments




Table D-123: AMEVTYPER10 bit descriptions

Bits	Name	Description	Reset
[31:25]	RAZ	Reserved	RAZ
[24:16]	RES0	Reserved	RES0
[15:0]		Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMEVCNTR10_ELO.	16{x}
		0ь000001100000000	
		MPMM gear 0 period threshold exceeded	

Access

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER1<n> are RAZ/WI. Software must treat reserved accesses as **RESO**. See 'Access requirements for reserved and unallocated registers'.

[note]ext-AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.[/ note]

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER1<n> are RAZ/WI. Software must treat reserved accesses as RESO. See 'Access requirements for reserved and unallocated registers'.



ext-AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance
AMU	0x480	AMEVTYPER10

This interface is accessible as follows:

RO

D.4.6 AMEVTYPER11, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AArch64-AMEVCNTR11_EL0 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x484

Access type

Read

R

Write

RESERVED

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-60: ext_amevtyper11 bit assignments



Table D-125: AMEVTYPER11 bit descriptions

Bits	Name	Description	Reset
[31:25]	RAZ	Reserved	RAZ
[24:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMEVCNTR11_ELO.	16{x}
		0ь000001100000001	
		MPMM gear 1 period threshold exceeded	

Access

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER1<n> are RAZ/WI. Software must treat reserved accesses as **RESO**. See 'Access requirements for reserved and unallocated registers'.

[note]ext-AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.[/ note]

Accessibility

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER1<n> are RAZ/WI. Software must treat reserved accesses as RESO. See 'Access requirements for reserved and unallocated registers'.



ext-AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance
AMU	0x484	AMEVTYPER11

This interface is accessible as follows:

RO

D.4.7 AMEVTYPER12, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AArch64-AMEVCNTR12_EL0 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x488

Access type

Read

R

Write

RESERVED

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-61: ext_amevtyper12 bit assignments




Table D-127: AMEVTYPER12 bit descriptions

Bits	Name	Description	Reset
[31:25]	RAZ	Reserved	RAZ
[24:16]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[15:0]		vent to count. The event number of the event that is counted by the auxiliary activity monitor event counter MEVCNTR12_EL0.	
		рь0000001100000010	
		MPMM gear 2 period threshold exceeded	

Access

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER1<n> are RAZ/WI. Software must treat reserved accesses as **RESO**. See 'Access requirements for reserved and unallocated registers'.

[note]ext-AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.[/ note]

Accessibility

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER1<n> are RAZ/WI. Software must treat reserved accesses as RESO. See 'Access requirements for reserved and unallocated registers'.



ext-AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance
AMU	0x488	AMEVTYPER12

This interface is accessible as follows:

RO

D.4.8 AMCGCR, Activity Monitors Counter Group Configuration Register

Provides information on the number of activity monitor event counters implemented within each counter group.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xCE0

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-62: ext_amcgcr bit assignments




Table D-129: AMCGCR bit descriptions

Bits	Name	Description	Reset		
[31:16]	RES0	Reserved	RES0		
[15:8]	CG1NC	Counter Group 1 Number of Counters. The number of counters in the auxiliary counter group. In an implementation that includes FEAT_AMUv1, the permitted range of values is 0 to 16.			
		00000011			
		Three counters in the auxiliary counter group			
[7:0]	CG0NC	Counter Group 0 Number of Counters. The number of counters in the architected counter group.			
		In an implementation that includes FEAT_AMUv1, the value of this field is 4.			
		b00000100			
		Four counters in the architected counter group			

Accessibility

Component	Offset	Instance
AMU	0xCE0	AMCGCR

This interface is accessible as follows:

RO

D.4.9 AMCFGR, Activity Monitors Configuration Register

Global configuration register for the activity monitors.

Provides information on supported features, the number of counter groups implemented, the total number of activity monitor event counters implemented, and the size of the counters. AMCFGR is applicable to both the architected and the auxiliary counter groups.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xE00

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-63: ext_amcfgr bit assignments



Table D-131: AMCFGR bit descriptions

Bits	Name	Description	Reset
[31:28]	NCG	efines the number of counter groups. The following value is specified for this product.	
		рь0001	
		Two counter groups are implemented	
[27:25]	RES0	Reserved	RES0

Bits	Name	Description	Reset			
[24]	HDBG	Halt-on-debug supported.	х			
		From Armv8, this feature must be supported, and so this bit is 0b1.				
		0b1				
		ext-AMCR.HDBG is read/write.				
[23:14]	RAZ	Reserved	RAZ			
[13:8]	SIZE	Defines the size of activity monitor event counters.	6 { x }			
		The size of the activity monitor event counters implemented by the Activity Monitors Extension is defined as [AMCFGR.SIZE + 1].				
		om Armv8, the counters are 64-bit, and so this field is 0b111111.				
		Note: Software also uses this field to determine the spacing of counters in the memory-map. From Armv8, the counters are at doubleword-aligned addresses.				
		o111111				
		64 bits.				
[7:0]	Ν	Defines the number of activity monitor event counters.	8 { x }			
		The total number of counters implemented in all groups by the Activity Monitors Extension is defined as [AMCFGR.N + 1].				
		0ъ00000110				
		Seven activity monitor event counters				

Component	Offset	Instance
AMU	0xE00	AMCFGR

This interface is accessible as follows:

RO

D.4.10 AMIIDR, Activity Monitors Implementation Identification Register

Defines the implementer and revisions of the AMU.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xE08

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-64: ext_amiidr bit assignments

31	20	19 16	15 12	11 0
ProductID		Variant	Revision	Implementer

Table D-133: AMIIDR bit descriptions

Bits	Name	Description	Reset
[31:20]	ProductID	This field is an AMU part identifier.	12{x}
		The value of this field is IMPLEMENTATION DEFINED .	
		0ь110101000110	
		Cortex-A510 Core	
[19:16]	Variant	This field distinguishes product variants or major revisions of the product.	xxxx
		The value of this field is IMPLEMENTATION DEFINED .	
		0b0001	
		r1p2	
[15:12]	Revision	This field distinguishes minor revisions of the product.	xxxx
		The value of this field is IMPLEMENTATION DEFINED .	
		0b0010	
		r1p2	
[11:0]	Implementer	Contains the JEP106 code of the company that implemented the AMU.	12 { x }
		For an Arm implementation, this field reads as 0x43B.	
		0ь010000111011	
		Arm Limited	

Component	Offset	Instance
AMU	0xE08	AMIIDR

This interface is accessible as follows:

RO

D.4.11 AMDEVARCH, Activity Monitors Device Architecture Register

Identifies the programmers' model architecture of the AMU component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

OxFBC

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-65: ext_amdevarch bit assignments




Table D-135: AMDEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Defines the architecture of the component. For AMU, this is Arm Limited.	11 {x}
		Bits [31:28] are the JEP106 continuation code, 0x4.	
		Bits [27:21] are the JEP106 ID code, 0x3B.	
[20]	PRESENT	When set to 1, indicates that the DEVARCH is present.	Х
		This field is 1 in Armv8.	
[19:16]	REVISION	Defines the architecture revision. For architectures defined by Arm this is the minor revision.	xxxx
		0ь0000	
		Architecture revision is AMUv1.	
		All other values are reserved.	
[15:0]	ARCHID	Defines this part to be an AMU component. For architectures defined by Arm this is further subdivided.	16(x)
		For AMU:	
		Bits [15:12] are the architecture version, 0x0.	
		Bits [11:0] are the architecture part number, 0xA66.	
		This corresponds to AMU architecture version AMUv1.	

Accessibility

Component	Offset	Instance
AMU	0xFBC	AMDEVARCH

This interface is accessible as follows:

RO

D.4.12 AMDEVTYPE, Activity Monitors Device Type Register

Indicates to a debugger that this component is part of a PE's performance monitor interface.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

OxFCC

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-66: ext_amdevtype bit assignments



Table D-137: AMDEVTYPE bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SUB	Subtype. Reads as 0x1, to indicate this is a component within a PE.	xxxx
[3:0]	MAJOR	Major type. Reads as 0x6, to indicate this is a performance monitor component.	xxxx

Accessibility

Component	Offset	Instance
AMU	0xFCC	AMDEVTYPE

This interface is accessible as follows:

RO

D.4.13 AMPIDR4, Activity Monitors Peripheral Identification Register 4

Provides information to identify an activity monitors component.

For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFD0

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-67: ext_ampidr4 bit assignments



Table D-139: AMPIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SIZE	Size of the component. Log ₂ of the number of 4KB pages from the start of the component to the end of the component ID registers. This field reads as 0b0000.	xxxx
[3:0]	DES_2	Designer. JEP106 continuation code, least significant nibble. The value of this field is IMPLEMENTATION DEFINED. For Arm Limited, this field is 0b0100.	xxxx
		0ь0100	
		Arm Limited	

Accessibility

Component	Offset	Instance
AMU	0xFD0	AMPIDR4

This interface is accessible as follows:

RO

D.4.14 AMPIDRO, Activity Monitors Peripheral Identification Register 0

Provides information to identify an activity monitors component.

For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFE0

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-68: ext_ampidr0 bit assignments



Table D-141: AMPIDRO bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RES0

Bits	Name	Description	Reset
[7:0]	PART_0	Part number, least significant byte.	8 { x }
		The value of this field is IMPLEMENTATION DEFINED .	
		0b01000110	
		Cortex-A510 Core	

Component	Offset	Instance
AMU	0xFE0	AMPIDRO

This interface is accessible as follows:

RO

D.4.15 AMPIDR1, Activity Monitors Peripheral Identification Register 1

Provides information to identify an activity monitors component.

For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFE4

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-69: ext_ampidr1 bit assignments



Table D-143: AMPIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	Designer, least significant nibble of JEP106 ID code.	XXXX
		The value of this field is IMPLEMENTATION DEFINED . For Arm Limited, this field is 0b1011.	
		0b1011	
		Arm Limited	
[3:0]	PART_1	Part number, most significant nibble.	xxxx
		The value of this field is IMPLEMENTATION DEFINED .	
		0b1101	
		Cortex-A510 Core	

Accessibility

Component	Offset	Instance
AMU	0xFE4	AMPIDR1

This interface is accessible as follows:

RO

D.4.16 AMPIDR2, Activity Monitors Peripheral Identification Register 2

Provides information to identify an activity monitors component.

For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFE8

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-70: ext_ampidr2 bit assignments



Table D-145: AMPIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVISION	Part major revision. Parts can also use this field to extend Part number to 16-bits.	xxxx
		The value of this field is IMPLEMENTATION DEFINED . 0b00001	
		r1p2	
[3]	JEDEC	RAO. Indicates a JEP106 identity code is used.	Х
[2:0]	DES_1	Designer, most significant bits of JEP106 ID code.	xxx
		The value of this field is IMPLEMENTATION DEFINED. For Arm Limited, this field is 0b011. 0b011 Arm Limited	

Accessibility

Component	Offset	Instance
AMU	0xFE8	AMPIDR2

This interface is accessible as follows:

RO

D.4.17 AMPIDR3, Activity Monitors Peripheral Identification Register 3

Provides information to identify an activity monitors component.

For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

OxFEC

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-71: ext_ampidr3 bit assignments



Table D-147: AMPIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]		Part minor revision. Parts using ext-AMPIDR2.REVISION as an extension to the Part number must use this field as a major revision number. The value of this field is IMPLEMENTATION DEFINED .	xxxx
		0b0010	
		r1p2	

Bits	Name	Description	Reset
[3:0]	CMOD	Customer modified. Indicates someone other than the Designer has modified the component.	xxxx
		The value of this field is IMPLEMENTATION DEFINED . 0b0000	

Component	Offset	Instance
AMU	OxFEC	AMPIDR3

This interface is accessible as follows:

RO

D.4.18 AMCIDRO, Activity Monitors Component Identification Register 0

Provides information to identify an activity monitors component.

For more information, see About the Component identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFF0

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX 0000 1101



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-72: ext_amcidr0 bit assignments



Table D-149: AMCIDRO bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RESO
[7:0]	PRMBL_0	Preamble.	0x0D
		0b00001101	

Accessibility

Component	Offset	Instance
AMU	0xFF0	AMCIDR0

This interface is accessible as follows:

RO

D.4.19 AMCIDR1, Activity Monitors Component Identification Register 1

Provides information to identify an activity monitors component.

For more information, see About the Component identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFF4

Access type

RO

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx xxxx 0000



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-73: ext_amcidr1 bit assignments



Table D-151: AMCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RESO
[7:4]	CLASS	Component class.	xxxx
		Ob1001 CoreSight component. Other values are defined by the CoreSight Architecture. This field reads as 0x9.	
[3:0]	PRMBL_1	Preamble. 0b0000	000000

Accessibility

Component	Offset	Instance
AMU	0xFF4	AMCIDR1

This interface is accessible as follows:

RO

D.4.20 AMCIDR2, Activity Monitors Component Identification Register 2

Provides information to identify an activity monitors component.

For more information, see About the Component identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFF8

Access type

RO

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx 0000 0101



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-74: ext_amcidr2 bit assignments



Table D-153: AMCIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RESO
[7:0]	PRMBL_2	Preamble.	0x05
		0ь00000101	

Accessibility

Component	Offset	Instance
AMU	0xFF8	AMCIDR2

This interface is accessible as follows:

RO

D.4.21 AMCIDR3, Activity Monitors Component Identification Register 3

Provides information to identify an activity monitors component.

For more information, see About the Component identification scheme in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

OxFFC

Access type

RO

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx 1011 0001



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-75: ext_amcidr3 bit assignments



Table D-155: AMCIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO .	Reserved	RESO
[7:0]	PRMBL_3	Preamble.	0xB1
		0ь10110001	

Component	Offset	Instance
AMU	0xFFC	AMCIDR3

This interface is accessible as follows:

RO

D.5 External ETE registers summary

The summary table provides an overview of the memory-mapped ETE registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table D-157: ETE registers summary

Offset	Name	Reset	Width	Description	
0x004	TRCPRGCTLR	_	32-bit	Programming Control Register	
0x00C	TRCSTATR	_	32-bit	Trace Status Register	
0x010	TRCCONFIGR	_	32-bit	Trace Configuration Register	
0x018	TRCAUXCTLR	_	32-bit	Auxiliary Control Register	
0x020	TRCEVENTCTLOR	_	32-bit	Event Control O Register	
0x024	TRCEVENTCTL1R	_	32-bit	Event Control 1 Register	
0x028	TRCRSR	_	32-bit	Resources Status Register	
0x02C	TRCSTALLCTLR	_	32-bit	Stall Control Register	
0x030	TRCTSCTLR	_	32-bit	Timestamp Control Register	
0x034	TRCSYNCPR	_	32-bit	Synchronization Period Register	
0x038	TRCCCCTLR	_	32-bit	Cycle Count Control Register	
0x03C	TRCBBCTLR	_	32-bit	Branch Broadcast Control Register	
0x040	TRCTRACEIDR	_	32-bit	Trace ID Register	
0x044	TRCQCTLR	_	32-bit	Q Element Control Register	
0x080	TRCVICTLR	_	32-bit	ViewInst Main Control Register	
0x084	TRCVIIECTLR	_	32-bit	ViewInst Include/Exclude Control Register	
0x088	TRCVISSCTLR	_	32-bit	ViewInst Start/Stop Control Register	
0x100	TRCSEQEVRO	_	32-bit	Sequencer State Transition Control Register <n></n>	
0x104	TRCSEQEVR1	_	32-bit	Sequencer State Transition Control Register <n></n>	
0x108	TRCSEQEVR2	_	32-bit	Sequencer State Transition Control Register <n></n>	
0x118	TRCSEQRSTEVR	_	32-bit	Sequencer Reset Control Register	
0x11C	TRCSEQSTR	_	32-bit	Sequencer State Register	
0x120	TRCEXTINSELR0	_	32-bit	External Input Select Register <n></n>	

Offset	Name	Reset	Width	Description	
0x124	TRCEXTINSELR1	_	32-bit	External Input Select Register <n></n>	
0x128	TRCEXTINSELR2	_	32-bit	External Input Select Register <n></n>	
0x12C	TRCEXTINSELR3	_	32-bit	External Input Select Register <n></n>	
0x140	TRCCNTRLDVRO	_	32-bit	Counter Reload Value Register <n></n>	
0x144	TRCCNTRLDVR1	_	32-bit	Counter Reload Value Register <n></n>	
0x150	TRCCNTCTLRO	_	32-bit	Counter Control Register <n></n>	
0x154	TRCCNTCTLR1	_	32-bit	Counter Control Register <n></n>	
0x160	TRCCNTVRO	_	32-bit	Counter Value Register <n></n>	
0x164	TRCCNTVR1	_	32-bit	Counter Value Register <n></n>	
0x180	TRCIDR8	_	32-bit	ID Register 8	
0x184	TRCIDR9	_	32-bit	ID Register 9	
0x188	TRCIDR10	_	32-bit	ID Register 10	
0x18C	TRCIDR11	_	32-bit	ID Register 11	
0x190	TRCIDR12	_	32-bit	ID Register 12	
0x194	TRCIDR13	_	32-bit	ID Register 13	
0x1C0	TRCIMSPEC0	_	32-bit	IMP DEF Register 0	
0x1E0	TRCIDR0	_	32-bit	ID Register 0	
0x1E4	TRCIDR1	_	32-bit	ID Register 1	
0x1E8	TRCIDR2	_	32-bit	ID Register 2	
0x1EC	TRCIDR3	_	32-bit	ID Register 3	
0x1F0	TRCIDR4	_	32-bit	ID Register 4	
0x1F4	TRCIDR5	_	32-bit	ID Register 5	
0x1F8	TRCIDR6	_	32-bit	ID Register 6	
0x1FC	TRCIDR7	_	32-bit	ID Register 7	
0x208	TRCRSCTLR2	_	32-bit	Resource Selection Control Register <n></n>	
0x20C	TRCRSCTLR3	_	32-bit	Resource Selection Control Register <n></n>	
0x210	TRCRSCTLR4	_	32-bit	Resource Selection Control Register <n></n>	
0x214	TRCRSCTLR5	_	32-bit	Resource Selection Control Register <n></n>	
0x218	TRCRSCTLR6	_	32-bit	Resource Selection Control Register <n></n>	
0x21C	TRCRSCTLR7	_	32-bit	Resource Selection Control Register <n></n>	
0x220	TRCRSCTLR8	_	32-bit	Resource Selection Control Register <n></n>	
0x224	TRCRSCTLR9	_	32-bit	Resource Selection Control Register <n></n>	
0x228	TRCRSCTLR10	_	32-bit	Resource Selection Control Register <n></n>	
0x22C	TRCRSCTLR11	_	32-bit	Resource Selection Control Register <n></n>	
0x230	TRCRSCTLR12	_	32-bit	Resource Selection Control Register <n></n>	
0x234	TRCRSCTLR13	_	32-bit	Resource Selection Control Register <n></n>	
0x238	TRCRSCTLR14	_	32-bit	Resource Selection Control Register <n></n>	
0x23C	TRCRSCTLR15	_	32-bit	Resource Selection Control Register <n></n>	
0x280	TRCSSCCR0	_	32-bit	Single-shot Comparator Control Register <n></n>	
0x2A0	TRCSSCSR0	_	32-bit	Single-shot Comparator Control Status Register <n></n>	

Offset	Name	Reset	Width	Description	
0x304	TRCOSLSR	_	32-bit	Trace OS Lock Status Register	
0x310	TRCPDCR	_	32-bit	PowerDown Control Register	
0x314	TRCPDSR	_	32-bit	PowerDown Status Register	
0x400	TRCACVR0	_	64-bit	Address Comparator Value Register <n></n>	
0x408	TRCACVR1	_	64-bit	Address Comparator Value Register <n></n>	
0x410	TRCACVR2	_	64-bit	Address Comparator Value Register <n></n>	
0x418	TRCACVR3	_	64-bit	Address Comparator Value Register <n></n>	
0x420	TRCACVR4	_	64-bit	Address Comparator Value Register <n></n>	
0x428	TRCACVR5	_	64-bit	Address Comparator Value Register <n></n>	
0x430	TRCACVR6	_	64-bit	Address Comparator Value Register <n></n>	
0x438	TRCACVR7	_	64-bit	Address Comparator Value Register <n></n>	
0x480	TRCACATR0	_	64-bit	Address Comparator Access Type Register <n></n>	
0x488	TRCACATR1	_	64-bit	Address Comparator Access Type Register <n></n>	
0x490	TRCACATR2	_	64-bit	Address Comparator Access Type Register <n></n>	
0x498	TRCACATR3	_	64-bit	Address Comparator Access Type Register <n></n>	
0x4A0	TRCACATR4	_	64-bit	Address Comparator Access Type Register <n></n>	
0x4A8	TRCACATR5	_	64-bit	Address Comparator Access Type Register <n></n>	
0x4B0	TRCACATR6	_	64-bit	Address Comparator Access Type Register <n></n>	
0x4B8	TRCACATR7	_	64-bit	Address Comparator Access Type Register <n></n>	
0x600	TRCCIDCVR0	_	64-bit	Context Identifier Comparator Value Registers <n></n>	
0x640	TRCVMIDCVR0	_	64-bit	Virtual Context Identifier Comparator Value Register <n></n>	
0x680	TRCCIDCCTLR0	_	32-bit	Context Identifier Comparator Control Register 0	
0x688	TRCVMIDCCTLR0	_	32-bit	Virtual Context Identifier Comparator Control Register 0	
0xF00	TRCITCTRL	_	32-bit	Integration Mode Control Register	
0xFA0	TRCCLAIMSET	_	32-bit	Claim Tag Set Register	
0xFA4	TRCCLAIMCLR	_	32-bit	Claim Tag Clear Register	
0xFA8	TRCDEVAFF	_	64-bit	Device Affinity Register	
0xFB0	TRCLAR	_	32-bit	Lock Access Register	
0xFB4	TRCLSR	_	32-bit	Lock Status Register	
0xFB8	TRCAUTHSTATUS		32-bit	Authentication Status Register	
0xFBC	TRCDEVARCH		32-bit	Device Architecture Register	
0xFC0	TRCDEVID2	_	32-bit	Device Configuration Register 2	
0xFC4	TRCDEVID1	_	32-bit	Device Configuration Register 1	
0xFC8	TRCDEVID	_	32-bit	Device Configuration Register	
0xFCC	TRCDEVTYPE		32-bit	Device Type Register	
0xFD0	TRCPIDR4		32-bit	Peripheral Identification Register 4	
0xFD4	TRCPIDR5	_	32-bit	Peripheral Identification Register 5	
0xFD8	TRCPIDR6		32-bit	Peripheral Identification Register 6	
0xFDC	TRCPIDR7	_	32-bit	Peripheral Identification Register 7	
0xFE0	TRCPIDR0	_	32-bit	Peripheral Identification Register 0	

Offset	Name	Reset	Width	Description	
0xFE4	TRCPIDR1	_	32-bit	Peripheral Identification Register 1	
0xFE8	TRCPIDR2	_	32-bit	Peripheral Identification Register 2	
OxFEC	TRCPIDR3	_	32-bit	2-bit Peripheral Identification Register 3	
0xFF0	TRCCIDR0	_	32-bit	32-bit Component Identification Register 0	
0xFF4	TRCCIDR1	_	32-bit	32-bit Component Identification Register 1	
0xFF8	TRCCIDR2	_	32-bit	2-bit Component Identification Register 2	
0xFFC	TRCCIDR3	_	32-bit	Component Identification Register 3	

D.5.1 TRCAUXCTLR, Auxiliary Control Register

The function of this register is **IMPLEMENTATION DEFINED**.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x018

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-76: ext_trcauxctlr bit assignments



Table D-158: TRCAUXCTLR bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RESO

Accessibility

If this register is set to nonzero then it might cause the behavior of a trace unit to contradict this architecture specification. See the documentation of the specific implementation for information about the IMPLEMENTATION DEFINED support for this register.

Component	Offset
ETE	0x018

This interface is accessible as follows:

When OSLockStatus() | !AllowExternalTraceAccess() | !IsTraceCorePowered()

ERROR

Otherwise

RW

D.5.2 TRCIDR8, ID Register 8

Returns the maximum speculation depth of the instruction trace element stream.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x180

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-77: ext_trcidr8 bit assignments




Table D-160: TRCIDR8 bit descriptions

Bit	s N	Vame	Description	Reset
[31	:0] [Indicates the maximum speculation depth of the instruction trace element stream. This is the maximum number of PO elements in the trace element stream that can be speculative at any time.	32{x}
			0Р0000000000000000000000000000	

Accessibility

Component	Offset
ETE	0x180

This interface is accessible as follows:

When OSLockStatus() | !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.3 TRCIDR9, ID Register 9

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x184

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-78: ext_trcidr9 bit assignments



Table D-162: TRCIDR9 bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RES0

Accessibility

Component	Offset
ETE	0x184

This interface is accessible as follows:

When OSLockStatus() | !IsTraceCorePowered()

FRROR

Otherwise

RO

D.5.4 TRCIDR10, ID Register 10

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x188

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-79: ext_trcidr10 bit assignments



Table D-164: TRCIDR10 bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RES0

Accessibility

Component	Offset
ETE	0x188

This interface is accessible as follows:

When OSLockStatus() | !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.5 TRCIDR11, ID Register 11

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x18C

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-80: ext_trcidr11 bit assignments



Table D-166: TRCIDR11 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset
ETE	0x18C

This interface is accessible as follows:

When OSLockStatus() | !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.6 TRCIDR12, ID Register 12

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x190

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-81: ext_trcidr12 bit assignments



Table D-168: TRCIDR12 bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RESO

Accessibility

Component	Offset
ETE	0x190

This interface is accessible as follows:

When OSLockStatus() | !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.7 TRCIDR13, ID Register 13

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x194

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-82: ext_trcidr13 bit assignments



Table D-170: TRCIDR13 bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RES0

Accessibility

Component	Offset
ETE	0x194

This interface is accessible as follows:

When OSLockStatus() | !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.8 TRCIMSPECO, IMP DEF Register 0

TRCIMSPECO shows the presence of any **IMPLEMENTATION DEFINED** features, and provides an interface to enable the features that are provided.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x1C0

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-83: ext_trcimspec0 bit assignments



Table D-172: TRCIMSPEC0 bit descriptions

Bits	Name	Description	Reset
[31:4]	RES0	Reserved	RES0
[3:0]	SUPPORT	Indicates whether the implementation supports IMPLEMENTATION DEFINED features.	xxxx
		0ь0000	
		No IMPLEMENTATION DEFINED features are supported.	

Component	Offset
ETE	0x1C0

This interface is accessible as follows:

When OSLockStatus() | !AllowExternalTraceAccess() | !IsTraceCorePowered()

FRROR

Otherwise

RW

D.5.9 TRCIDRO, ID Register 0

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x1E0

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-84: ext_trcidr0 bit assignments




Table D-174: TRCIDRO bit descriptions

Bits	Name	Description	Reset
[31]	RES0	Reserved	RES0
[30]	COMMTRANS	Transaction Start element behavior.	х
		0ъ0	
		Transaction Start elements are PO elements.	
[29]	COMMOPT	Indicates the contents and encodings of Cycle count packets.	х
		0b1	
		Commit mode 1.	
[28:24]	TSSIZE	Indicates that the trace unit implements Global timestamping and the size of the timestamp value.	5 { x }
		0ь01000	
		Global timestamping implemented with a 64-bit timestamp value.	
[23:17]	RESO	Reserved	RESO
[16:15]	QSUPP	Indicates that the trace unit implements Q element support.	xx
		0ь00	
		Q element support is not implemented.	
[14]	QFILT	Indicates if the trace unit implements Q element filtering.	x
		0ь0	
		Q element filtering is not implemented.	
[13:12]	RES0	Reserved	RES0
[11:10]	NUMEVENT	Indicates the number of ETEEvents implemented.	xx
		0b11	
		The trace unit supports 4 ETEEvents.	
[9]	RETSTACK	Indicates if the trace unit supports the return stack.	x
		0b1	
		Return stack implemented.	
[8]	RES0	Reserved	RES0
[7]	TRCCCI	Indicates if the trace unit implements cycle counting.	x
		0ь1	
		Cycle counting implemented.	

Bits	Name	Description	Reset
[6]	TRCCOND	Indicates if the trace unit implements conditional instruction tracing. Conditional instruction tracing is not implemented in ETE and this field is reserved for other trace architectures.	х
		0ъ0	
		Conditional instruction tracing not implemented.	
[5]	TRCBB	Indicates if the trace unit implements branch broadcasting.	Х
		0b1	
		Branch broadcasting implemented.	
[4:3]	TRCDATA	Indicates if the trace unit implements data tracing. Data tracing is not implemented in ETE and this field is reserved for other trace architectures.	xx
		0ъ00	
		Tracing of data addresses and data values is not implemented.	
[2:1]	INSTP0	Indicates if load and store instructions are PO instructions. Load and store instructions as PO instructions is not implemented in ETE and this field is reserved for other trace architectures.	XX
		0ъ00	
		Load and store instructions are not PO instructions.	
[0]	RES1	Reserved	RES1

Component	Offset
ETE	0x1E0

This interface is accessible as follows:

When OSLockStatus() | !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.10 TRCIDR1, ID Register 1

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x1E4

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-85: ext_trcidr1 bit assignments




Table D-176: TRCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:24]	DESIGNER	Indicates which company designed the trace unit. The permitted values of this field are the same as AArch64-MIDR_EL1.Implementer.	
		0ь01000001	
		Arm Limited	
[23:16]	RESO .	Reserved	RES0
[15:12]	RES1	Reserved	RES1
[11:8]	TRCARCHMAJ	Major architecture version.	
		0b1111	
		If both TRCARCHMAJ and TRCARCHMIN == 0xF then refer to ext-TRCDEVARCH.	
[7:4]	TRCARCHMIN	Minor architecture version.	xxxx
		0b1111	
		If both TRCARCHMAJ and TRCARCHMIN == 0xF then refer to ext-TRCDEVARCH.	
[3:0]	REVISION	Implementation revision that identifies the revision of the trace and OS Lock registers.	xxxx
		0ь0001	
		Revision 1	

Accessibility

Component	Offset
ETE	0x1E4

This interface is accessible as follows:

When OSLockStatus() || !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.11 TRCIDR2, ID Register 2

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x1E8

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-86: ext_trcidr2 bit assignments



Table D-178: TRCIDR2 bit descriptions

Bits	Name	Description	Reset
[31]	WFXMODE	Indicates whether WFI and WFE instructions are classified as PO instructions:	
		0b1	
		WFI and WFE instructions are classified as PO instructions.	

Bits	Name	Description	Reset
[30:29]	VMIDOPT	Indicates the options for Virtual context identifier selection.	xx
		0ь10	
		Virtual context identifier selection not supported. ext-TRCCONFIGR.VMIDOPT is RES1.	
[28:25]	CCSIZE	Indicates the size of the cycle counter.	xxxx
		0ь0000	
		The cycle counter is 12 bits in length.	
[24:15]	RES0	Reserved	RES0
[14:10]	VMIDSIZE	Indicates the trace unit Virtual context identifier size.	5 { x }
		0ь00100	
		32-bit Virtual context identifier size.	
[9:5]	CIDSIZE	Indicates the Context identifier size.	5 { x }
		0ь00100	
		32-bit Context identifier size.	
[4:0]	IASIZE	Virtual instruction address size.	5 { x }
		0ь01000	
		Maximum of 64-bit instruction address size.	

Component	Offset
ETE	0x1E8

This interface is accessible as follows:

When OSLockStatus() | !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.12 TRCIDR3, ID Register 3

Returns the base architecture of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x1EC

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-87: ext_trcidr3 bit assignments




Table D-180: TRCIDR3 bit descriptions

Bits	Name	Description	Reset
[31]	NOOVERFLOW	Indicates if overflow prevention is implemented.	х
		0ь0	
		Overflow prevention is not implemented.	
[27]	SYSSTALL	Indicates if stalling of the PE is permitted.	Х
		0ь1	
		Stalling of the PE is permitted.	
[26]	STALLCTL	Indicates if trace unit implements stalling of the PE.	Х
		0ь1	
		Stalling of the PE is implemented.	
[25]	SYNCPR	Indicates if an implementation has a fixed synchronization period.	Х
		0ь0	
		ext-TRCSYNCPR is read-write so software can change the synchronization period.	
[24]	TRCERR	Indicates forced tracing of System Error exceptions is implemented.	Х
		0ь1	
		Forced tracing of System Error exceptions is implemented.	
[23]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[22]	EXLEVEL_NS_EL2	Indicates if Non-secure EL2 implemented.	х
		0b1	
		Non-secure EL2 is implemented.	
[21]	EXLEVEL_NS_EL1	Indicates if Non-secure EL1 implemented.	х
		0b1	
		Non-secure EL1 is implemented.	
[20]	EXLEVEL_NS_ELO	Indicates if Non-secure ELO implemented.	Х
		0b1	
		Non-secure ELO is implemented.	
[19]	EXLEVEL_S_EL3	Indicates if Secure EL3 implemented.	x
		0b1	
		Secure EL3 is implemented.	
[18]	EXLEVEL_S_EL2	Indicates if Secure EL2 implemented.	х
		0b1	
		Secure EL2 is implemented.	
[17]	EXLEVEL_S_EL1	Indicates if Secure EL1 implemented.	x
		0b1	
		Secure EL1 is implemented.	
[16]	EXLEVEL_S_ELO	Indicates if Secure ELO implemented.	x
		0b1	
		Secure ELO is implemented.	
[15:14]	RES0	Reserved	RES0
[13:12, 30:28]	NUMPROC	Indicates the number of PEs available for tracing.	5 { x }
		0ь00000	
		The trace unit can trace one PE.	
[11:0]	CCITMIN	Indicates the minimum value that can be programmed in ext-TRCCCCTLR.THRESHOLD.	12 {x}
		If ext-TRCIDRO.TRCCCI == 0b1 then the minimum value of this field is 0x001.	
		If ext-TRCIDRO.TRCCCI == 0b0 then this field is zero.	
		0b0000000100	

Component	Offset	
ETE	0x1EC	

This interface is accessible as follows:

When OSLockStatus() || !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.13 TRCIDR4, ID Register 4

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x1F0

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-88: ext_trcidr4 bit assignments



Table D-182: TRCIDR4 bit descriptions

Bits	Name	Description	Reset
[31:28]	NUMVMIDC	Indicates the number of Virtual Context Identifier Comparators that are available for tracing.	xxxx
		50001	
		The implementation has one Virtual Context Identifier Comparator.	
[27:24]	NUMCIDC	ndicates the number of Context Identifier Comparators that are available for tracing.	
		50001	
		The implementation has one Context Identifier Comparator.	

Bits	Name	Description	Reset
[23:20]	NUMSSCC	Indicates the number of Single-shot Comparator Controls that are available for tracing.	XXXX
		0ь0001	
		The implementation has one Single-shot Comparator Control.	
[19:16]	NUMRSPAIR	Indicates the number of resource selector pairs that are available for tracing.	xxxx
		0ь0111	
		The implementation has eight resource selector pairs.	
[15:12]	NUMPC	Indicates the number of PE Comparator Inputs that are available for tracing.	xxxx
		0ь0000	
		No PE Comparator Inputs are available.	
[11:9]	RESO	Reserved	RES0
[8]	SUPPDAC	Indicates whether data address comparisons are implemented. Data address comparisons are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures.	X
		0ь0	
		Data address comparisons not implemented.	
[7:4]	NUMDVC	Indicates the number of data value comparators. Data value comparators are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures.	xxxx
		0ь0000	
		No data value comparators implemented.	
[3:0]	NUMACPAIRS	Indicates the number of Address Comparator pairs that are available for tracing.	xxxx
		0ь0100	
		The implementation has four Address Comparator pairs.	

Component	Offset
ETE	0x1F0

This interface is accessible as follows:

When OSLockStatus() | !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.14 TRCIDR5, ID Register 5

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x1F4

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-89: ext_trcidr5 bit assignments




Table D-184: TRCIDR5 bit descriptions

Bits	Name	Description	Reset
[31]	RESO	Reserved	RES0
[30:28]	NUMCNTR	Indicates the number of Counters that are available for tracing.	xxx
		0ь010	
		Two Counters implemented.	
[27:25]	NUMSEQSTATE	ndicates if the Sequencer is implemented and the number of Sequencer states that are implemented	
		0ь100	
		Four Sequencer states are implemented.	
[24]	RES0	Reserved	
[23]	LPOVERRIDE	Indicates support for Low-power Override Mode.	
		0b1	
		The trace unit supports Low-power Override Mode.	

Bits	Name	Description	Reset	
[22]	ATBTRIG	Indicates if the implementation can support ATB triggers.	х	
		0b1		
		The implementation supports ATB triggers.		
[21:16]	TRACEIDSIZE	Indicates the trace ID width.	6{x}	
		0ь000111		
		The implementation supports a 7-bit trace ID.		
[15:12]	RESO	Reserved	RES0	
[11:9]	NUMEXTINSEL	Indicates how many External Input Selector resources are implemented.	xxx	
		0ь100		
		4 External Input Selector resources are available.		
[8:0]	NUMEXTIN	Indicates how many External Inputs are implemented.	9{x}	
		0b11111111		
		Unified PMU event selection.		

Component	Offset
ETE	0x1F4

This interface is accessible as follows:

When OSLockStatus() | !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.15 TRCIDR6, ID Register 6

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x1F8

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-90: ext_trcidr6 bit assignments



Table D-186: TRCIDR6 bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RES0

Accessibility

Component	Offset	
ETE	0x1F8	

This interface is accessible as follows:

When OSLockStatus() | !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.16 TRCIDR7, ID Register 7

Returns the tracing capabilities of the trace unit.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0x1FC

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-91: ext_trcidr7 bit assignments



Table D-188: TRCIDR7 bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RES0

Accessibility

Component	Offset
ETE	0x1FC

This interface is accessible as follows:

When OSLockStatus() | !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.17 TRCITCTRL, Integration Mode Control Register

A component can use TRCITCTRL to dynamically switch between functional mode and integration mode. In integration mode, topology detection is enabled. After switching to integration mode and performing integration tests or topology detection, reset the system to ensure correct behavior of CoreSight and other connected system components.

For additional information, see the Arm® CoreSight™ Architecture Specification v3.0.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xF00

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-92: ext_trcitctrl bit assignments



Table D-190: TRCITCTRL bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RESO

Accessibility

External debugger accesses to this register are IMPLEMENTATION DEFINED when the trace unit is not in the Idle state.

Component	Offset	
ETE	0xF00	

This interface is accessible as follows:

When OSLockStatus() || !AllowExternalTraceAccess() || !IsTraceCorePowered() ERROR

Otherwise

RW

D.5.18 TRCCLAIMSET, Claim Tag Set Register

In conjunction with ext-TRCCLAIMCLR, provides Claim Tag bits that can be separately set and cleared to indicate whether functionality is in use by a debug agent.

For additional information, see the Arm® CoreSight™ Architecture Specification v3.0.

Configurations

The number of claim tag bits implemented is IMPLEMENTATION DEFINED. Arm recommends that implementations support a minimum of four claim tag bits, that is, SET[3:0] reads as 0b1111.

Attributes

Width

32

Component

ETE

Register offset

0xFA0

Access type

See bit descriptions

Reset value

0000 0000 0000 0000 0000 0000 0000 xxxx



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-93: ext_trcclaimset bit assignments



Table D-192: TRCCLAIMSET bit descriptions

Bits	Name	Description	Reset
[31:4]	RAZ/WI	Reserved	RAZ/WI
[3]	SET[3]	Claim Tag Set. Indicates whether Claim Tag bit m is implemented, and is used to set Claim Tag bit m to 0ъ1. Ob0 On a read: Claim Tag bit m is not implemented.	х
		On a write: Ignored. Ob1 On a read: Claim Tag bit m is implemented. On a write: Set Claim Tag bit m to 0b1.	
[2]	SET[2]	Claim Tag Set. Indicates whether Claim Tag bit m is implemented, and is used to set Claim Tag bit m to 0b1. Ob0 On a read: Claim Tag bit m is not implemented. On a write: Ignored. Oh1 On a read: Claim Tag bit m is implemented. On a write: Set Claim Tag bit m to 0b1.	x
[1]	SET[1]	Claim Tag Set. Indicates whether Claim Tag bit m is implemented, and is used to set Claim Tag bit m to 0b1. Ob0 On a read: Claim Tag bit m is not implemented. On a write: Ignored. On a read: Claim Tag bit m is implemented. On a write: Set Claim Tag bit m to 0b1.	х
[0]	SET[0]	Claim Tag Set. Indicates whether Claim Tag bit m is implemented, and is used to set Claim Tag bit m to 0b1. Ob0 On a read: Claim Tag bit m is not implemented. On a write: Ignored. On a read: Claim Tag bit m is implemented. On a write: Set Claim Tag bit m to 0b1.	x

Accessibility

Component	Offset
ETE	0xFA0

This interface is accessible as follows:

When OSLockStatus() | !IsTraceCorePowered()

FRROR

Otherwise

RW

D.5.19 TRCCLAIMCLR, Claim Tag Clear Register

In conjunction with ext-TRCCLAIMSET, provides Claim Tag bits that can be separately set and cleared to indicate whether functionality is in use by a debug agent.

For additional information, see the Arm® CoreSight™ Architecture Specification v3.0.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

FTF

Register offset

0xFA4

Access type

See bit descriptions

Reset value

0000 0000 0000 0000 0000 0000 0000 0000

Bit descriptions

Figure D-94: ext_trcclaimclr bit assignments




Table D-194: TRCCLAIMCLR bit descriptions

Bits	Name	Description	Reset
[31:4]	RAZ/WI	Reserved	RAZ/WI

Bits	Name	Description	Reset
[3]	CLR[3]	Claim Tag Clear. Indicates the current status of the Claim Tag bit m, and is used to clear Claim Tag bit m to 0b0.	0b0
		060	
		On a read: Claim Tag bit m is not set.	
		On a write: Ignored.	
		0b1	
		On a read: Claim Tag bit m is set.	
		On a write: Clear Claim tag bit m to 0b0.	
[2]	CLR[2]	Claim Tag Clear. Indicates the current status of the Claim Tag bit m, and is used to clear Claim Tag bit m to 0b0.	0d0
		0ъ0	
		On a read: Claim Tag bit m is not set.	
		On a write: Ignored.	
		0ь1	
		On a read: Claim Tag bit m is set.	
		On a write: Clear Claim tag bit m to 0b0.	
[1]	CLR[1]	Claim Tag Clear. Indicates the current status of the Claim Tag bit m, and is used to clear Claim Tag bit m to 0b0.	0b0
		0ь0	
		On a read: Claim Tag bit m is not set.	
		On a write: Ignored.	
		0ь1	
		On a read: Claim Tag bit m is set.	
		On a write: Clear Claim tag bit m to 0b0.	
[O]	CLR[0]	Claim Tag Clear. Indicates the current status of the Claim Tag bit m, and is used to clear Claim Tag bit m to 0b0.	0b0
		060	
		On a read: Claim Tag bit m is not set.	
		On a write: Ignored.	
		0ь1	
		On a read: Claim Tag bit m is set.	
		On a write: Clear Claim tag bit m to 0b0.	

Component	Offset
ETE	0xFA4

This interface is accessible as follows:

When OSLockStatus() || !IsTraceCorePowered()

ERROR

Otherwise

RW

D.5.20 TRCDEVARCH, Device Architecture Register

Provides discovery information for the component.

For additional information, see the Arm® CoreSight™ Architecture Specification v3.0.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

OxFBC

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-95: ext_trcdevarch bit assignments




Table D-196: TRCDEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Architect. Defines the architect of the component. Bits [31:28] are the JEP106 continuation code (JEP106 bank ID, minus 1) and bits [27:21] are the JEP106 ID code.	11{x}
		0b01000111011	
		JEP106 continuation code 0x4, ID code 0x3B. Arm Limited.	
		Other values are defined by the JEDEC JEP106 standard.	
		This field reads as 0x23B.	
[20]	PRESENT	DEVARCH Present. Defines that the DEVARCH register is present.	x
		0b1	
		Device Architecture information present.	
[19:16]	REVISION	Revision. Defines the architecture revision of the component.	xxxx
		0ь0000	
		ETEv1.0, FEAT_ETE.	
		0b0001	
		ETEv1.1, FEAT_ETEv1p1.	
		All other values are reserved.	
[15:12]	ARCHVER	Architecture Version. Defines the architecture version of the component.	xxxx
		0ь0101	
		ETEv1.	
		ARCHVER and ARCHPART are also defined as a single field, ARCHID, so that ARCHVER is ARCHID[15:12].	
		This field reads as 0x5.	
[11:0]	ARCHPART	Architecture Part. Defines the architecture of the component.	12{x}
		0ь101000010011	
		Arm PE trace architecture.	
		ARCHVER and ARCHPART are also defined as a single field, ARCHID, so that ARCHPART is ARCHID[11:0].	
		This field reads as 0xA13.	

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ETE	0xFBC

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.21 TRCDEVID2, Device Configuration Register 2

Provides discovery information for the component.

For additional information, see the Arm® CoreSight™ Architecture Specification v3.0.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFC0

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-96: ext_trcdevid2 bit assignments



Table D-198: TRCDEVID2 bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ETE	0xFC0

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.22 TRCDEVID1, Device Configuration Register 1

Provides discovery information for the component.

For additional information, see the Arm[®] CoreSight^m Architecture Specification v3.0.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFC4

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-97: ext_trcdevid1 bit assignments



Table D-200: TRCDEVID1 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ЕТЕ	0xFC4

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.23 TRCDEVID, Device Configuration Register

Provides discovery information for the component.

For additional information, see the Arm® CoreSight™ Architecture Specification v3.0.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFC8

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-98: ext_trcdevid bit assignments



Table D-202: TRCDEVID bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ETE	0xFC8

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.24 TRCDEVTYPE, Device Type Register

Provides discovery information for the component. If the part number field is not recognized, a debugger can report the information that is provided by TRCDEVTYPE about the component instead.

For additional information, see the Arm® CoreSight™ Architecture Specification v3.0.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

OxFCC

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-99: ext_trcdevtype bit assignments



Table D-204: TRCDEVTYPE bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RESO
[7:4]	SUB	Component sub-type.	xxxx
		Ob0001 When MAJOR == 0x3 (Trace source): Associated with a PE. This field reads as 0x1.	
[3:0]	MAJOR	Component major type. Ob0011 Trace source. Other values are defined by the CoreSight Architecture. This field reads as 0x3.	xxxx

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ETE	0xFCC

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.25 TRCPIDR4, Peripheral Identification Register 4

Provides discovery information about the component.

See the Arm® CoreSight™ Architecture Specification v3.0 for more information.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFD0

Access type

See bit descriptions

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx 0000 xxxx



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-100: ext_trcpidr4 bit assignments



Table D-206: TRCPIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7:4]	SIZE	Size of the component.	0b0000
		The distance from the start of the address space used by this component to the end of the component identification registers.	
		A value of 050000 means one of the following is true:	
		The component uses a single 4KB block.	
		The component uses an IMPLEMENTATION DEFINED number of 4KB blocks.	
		Any other value means the component occupies 2 ^{TRCPIDR4.SIZE} 4KB blocks.	
		0ь0000	
		Using this field to indicate the size of the component is deprecated. This field might not correctly indicate the size of the component. Arm recommends that software determine the size of the component from the Unique Component Identifier fields, and other IMPLEMENTATION DEFINED registers in the component.	
[3:0]	DES_2	Designer, JEP106 continuation code. This is the JEDEC-assigned JEP106 bank identifier for the designer of the component, minus 1. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org.	xxxx
		This field reads as an IMPLEMENTATION DEFINED value.	
		Note: For a component designed by Arm Limited, the JEP106 bank is 5, meaning this field has the value 0x4.	

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ETE	0xFD0

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.26 TRCPIDR5, Peripheral Identification Register 5

Provides discovery information about the component.

See the Arm® CoreSight™ Architecture Specification v3.0 for more information.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFD4

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-101: ext_trcpidr5 bit assignments



Table D-208: TRCPIDR5 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ETE	0xFD4

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.27 TRCPIDR6, Peripheral Identification Register 6

Provides discovery information about the component.

See the Arm® CoreSight™ Architecture Specification v3.0 for more information.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFD8

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-102: ext_trcpidr6 bit assignments



Table D-210: TRCPIDR6 bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ETE	0xFD8

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.28 TRCPIDR7, Peripheral Identification Register 7

Provides discovery information about the component.

See the Arm® CoreSight™ Architecture Specification v3.0 for more information.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

OxFDC

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-103: ext_trcpidr7 bit assignments



Table D-212: TRCPIDR7 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ETE	0xFDC

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.29 TRCPIDRO, Peripheral Identification Register 0

Provides discovery information about the component.

See the Arm® CoreSight™ Architecture Specification v3.0 for more information.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFE0

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-104: ext_trcpidr0 bit assignments



Table D-214: TRCPIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PART_0	Part number, bits [7:0]. The part number is selected by the designer of the component, and is stored in ext-TRCPIDR1.PART_1 and TRCPIDR0.PART_0.	8{x}
		This field reads as an IMPLEMENTATION DEFINED value.	

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ETE	0xFE0

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.30 TRCPIDR1, Peripheral Identification Register 1

Provides discovery information about the component.

See the Arm® CoreSight™ Architecture Specification v3.0 for more information.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFE4

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-105: ext_trcpidr1 bit assignments



Table D-216: TRCPIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_O	Designer, JEP106 identification code, bits [3:0]. TRCPIDR1.DES_0 and ext-TRCPIDR2.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org. This field reads as an IMPLEMENTATION DEFINED value. Note: For a component designed by Arm Limited, the JEP106 identification code is 0x3B.	xxxx
[3:0]	PART_1	Part number, bits [11:8].	xxxx
		The part number is selected by the designer of the component, and is stored in TRCPIDR1.PART_1 and ext-TRCPIDR0.PART_0.	
		This field reads as an IMPLEMENTATION DEFINED value.	

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ETE	0xFE4

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.31 TRCPIDR2, Peripheral Identification Register 2

Provides discovery information about the component.

See the Arm® CoreSight™ Architecture Specification v3.0 for more information.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFE8

Access type

See bit descriptions

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx 1xxx



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-106: ext_trcpidr2 bit assignments



Table D-218: TRCPIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7:4]	REVISION	Component major revision. TRCPIDR2.REVISION and ext-TRCPIDR3.REVAND together form the revision number of the component, with TRCPIDR2.REVISION being the most significant part and ext-TRCPIDR3.REVAND the least significant part. When a component is changed, TRCPIDR2.REVISION or ext-TRCPIDR3.REVAND are increased to ensure that software can differentiate the different revisions of the component. If TRCPIDR2.REVISION is increased then ext-TRCPIDR3.REVAND should be set to 0b0000. This field reads as an IMPLEMENTATION DEFINED value.	xxxx
[0]	IEDEC		0.4
[3]	JEDEC	JEDEC-assigned JEP106 implementer code is used.	0b1
		0b1	
[2:0]	DES_1	Designer, JEP106 identification code, bits [6:4]. ext-TRCPIDR1.DES_0 and TRCPIDR2.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org.	xxx
		This field reads as an IMPLEMENTATION DEFINED value.	
		Note:	
		For a component designed by Arm Limited, the JEP106 identification code is 0x3B.	

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ETE	0xFE8

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.32 TRCPIDR3, Peripheral Identification Register 3

Provides discovery information about the component.

See the Arm® CoreSight™ Architecture Specification v3.0 for more information.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

OxFEC

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-107: ext_trcpidr3 bit assignments



Table D-220: TRCPIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]		Component minor revision. ext-TRCPIDR2.REVISION and TRCPIDR3.REVAND together form the revision number of the component, with ext-TRCPIDR2.REVISION being the most significant part and TRCPIDR3.REVAND the least significant part. When a component is changed, ext-TRCPIDR2.REVISION or TRCPIDR3.REVAND are increased to ensure that software can differentiate the different revisions of the component. If ext-TRCPIDR2.REVISION is increased then TRCPIDR3.REVAND should be set to 0b0000. This field reads as an IMPLEMENTATION DEFINED value.	xxxx

Bits	Name	Description	Reset
[3:0]	CMOD	Customer Modified.	xxxx
		Indicates the component has been modified.	
		A value of 0b0000 means the component is not modified from the original design.	
		Any other value means the component has been modified in an IMPLEMENTATION DEFINED way.	
		For any two components with the same Unique Component Identifier:	
		• If the value of the CMOD fields of both components equals zero, the components are identical.	
		• If the CMOD fields of both components have the same non-zero value, it does not necessarily mean that they have the same modifications.	
		If the value of the CMOD field of either of the two components is non-zero, they might not be identical, even though they have the same Unique Component Identifier.	
		This field reads as an IMPLEMENTATION DEFINED value.	

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	
ETE	0xFEC	

This interface is accessible as follows:

When !IsTraceCorePowered()

FRROR

Otherwise

RO

D.5.33 TRCCIDRO, Component Identification Register 0

Provides discovery information about the component.

For additional information, see the Arm® CoreSight™ Architecture Specification v3.0.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFF0

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX OOOO 1101



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-108: ext_trccidr0 bit assignments



Table D-222: TRCCIDR0 bit descriptions

Bits	Name	Description	
[31:8]	RESO .	Reserved	
[7:0]	PRMBL_0	Component identification preamble, segment 0.	0x0D
		0ь00001101	

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ETE	0xFF0

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.34 TRCCIDR1, Component Identification Register 1

Provides discovery information about the component.

For additional information, see the Arm[®] CoreSight^m Architecture Specification v3.0.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFF4

Access type

See bit descriptions

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX OOOO



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-109: ext_trccidr1 bit assignments



Table D-224: TRCCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RES0
[7:4]	CLASS	Component class.	xxxx
		0ь1001	
		CoreSight peripheral.	
		Other values are defined by the CoreSight Architecture.	
		This field reads as 0x9.	
[3:0]	PRMBL_1	Component identification preamble, segment 1.	000000
		060000	

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ETE	0xFF4

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.35 TRCCIDR2, Component Identification Register 2

Provides discovery information about the component.

For additional information, see the Arm[®] CoreSight^m Architecture Specification v3.0.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFF8

Access type

See bit descriptions

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx 0000 0101



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-110: ext_trccidr2 bit assignments



Table D-226: TRCCIDR2 bit descriptions

Bits	Name	Description			
[31:8]	RES0	Reserved	RES0		
[7:0]	PRMBL_2	Component identification preamble, segment 2.	0x05		
		ь00000101			

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ETE	0xFF8

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.5.36 TRCCIDR3, Component Identification Register 3

Provides discovery information about the component.

For additional information, see the Arm® CoreSight™ Architecture Specification v3.0.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

OxFFC

Access type

See bit descriptions

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx 1011 0001



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-111: ext_trccidr3 bit assignments



Table D-228: TRCCIDR3 bit descriptions

Bits	Name	Description	
[31:8]	RESO	Reserved	
[7:0]	PRMBL_3	Component identification preamble, segment 3.	0xB1
		0ь10110001	

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset
ETE	0xFFC

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

D.6 External ROM table registers summary

The summary table provides an overview of the memory-mapped ROM table registers in the core. For more information about a register, click the register name in the table.

For registers without a listed reset value refer to the individual field resets documented on the register description pages or in the Arm® Architecture Reference Manual Armv8, for A-profile architecture.

Table D-230: ROM table registers summary

Offset	Name	Reset	Width	Description
0x0	ROMENTRYO	<u> </u>	32-bit	Class 0x9 ROM Table Entries
0x4	ROMENTRY1	_	32-bit	Class 0x9 ROM Table Entries
0x8	ROMENTRY2	-	32-bit	Class 0x9 ROM Table Entries
0xC	ROMENTRY3	_	32-bit	Class 0x9 ROM Table Entries
0x10	ROMENTRY4	_	32-bit	Class 0x9 ROM Table Entries
0x14	ROMENTRY5	_	32-bit	Class 0x9 ROM Table Entries
0x18	ROMENTRY6	_	32-bit	Class 0x9 ROM Table Entries
0x1C	ROMENTRY7	_	32-bit	Class 0x9 ROM Table Entries
0xF00	ITCTRL	_	32-bit	Integration Mode Control Register
0xFA0	CLAIMSET	_	32-bit	Claim Tag Set Register
0xFA4	CLAIMCLR	_	32-bit	Claim Tag Clear Register
0xFA8	DEVAFF0	_	32-bit	Device Affinity Register 0
0xFAC	DEVAFF1	_	32-bit	Device Affinity Register 1
0xFB0	LAR	_	32-bit	Software Lock Access Register
0xFB4	LSR	_	32-bit	Software Lock Status Register
0xFB8	AUTHSTATUS	_	32-bit	Authentication Status Register
0xFBC	DEVARCH	_	32-bit	Device Architecture Register
0xFC0	DEVID2	_	32-bit	Device Configuration Register 2
0xFC4	DEVID1	_	32-bit	Device Configuration Register 1
0xFC8	DEVID	_	32-bit	Device Configuration Register
0xFCC	DEVTYPE	_	32-bit	Device Type Register
0xFD0	PIDR4	_	32-bit	Peripheral Identification Register 4
0xFD4	PIDR5	_	32-bit	Peripheral Identification Register 5
0xFD8	PIDR6	_	32-bit	Peripheral Identification Register 6
0xFDC	PIDR7	_	32-bit	Peripheral Identification Register 7
0xFE0	PIDRO	_	32-bit	Peripheral Identification Register 0
0xFE4	PIDR1		32-bit	Peripheral Identification Register 1
0xFE8	PIDR2	_	32-bit	Peripheral Identification Register 2
0xFEC	PIDR3	_	32-bit	Peripheral Identification Register 3
0xFF0	CIDRO	_	32-bit	Component Identification Register 0
0xFF4	CIDR1		32-bit	Component Identification Register 1

Offset	Name	Reset	Width	Description
0xFF8	CIDR2	_	32-bit	Component Identification Register 2
OxFFC	CIDR3	_	32-bit	Component Identification Register 3

D.6.1 ROMENTRYO, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ext-ROMENTRY<n>, provides the address offset of the address space of one CoreSight component, component *n*, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table.

The first entry, entry 0, has offset 0x000, then ext-ROMENTRY<n> has the offset 0x000 + $n \times 4$, where $0 \le n \le 511$.

If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:

- ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
- The ext-ROMENTRY<n> at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.

If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If ext-DEVID.FORMAT has the value 0x0, ext-ROMENTRY<n> are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x0

Access type

Read

R

Write

RESERVED

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-112: ext_romentry0 bit assignments



Table D-231: ROMENTRY0 bit descriptions

Bits	Name	Description	Reset			
[31:12]	OFFSET	The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:	20{x}			
		Component Address = ROM Table Base Address + (OFFSET << 12).				
		f a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.				
		legative values of OFFSET are permitted, using two's complement.				
		рь000000000000010000				
		Core 0 Debug				
[11:3]	RESO	Reserved	RES0			
[2]	POWERIDVALID	Indicates if the Power domain ID field contains a Power domain ID.	х			
		0ь0				
		A power domain ID is not provided.				
[1:0]	PRESENT	Indicates whether an entry is present at this location in the ROM Table.				
		0b11				
		The ROM Entry is present.				

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset
ROM table	0x0

This interface is accessible as follows:

RO

D.6.2 ROMENTRY1, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ext-ROMENTRY<n>, provides the address offset of the address space of one CoreSight component, component n, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table.

The first entry, entry 0, has offset 0x000, then ext-ROMENTRY<n> has the offset 0x000 + $n \times 4$, where $0 \le n \le 511$.

If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:

- ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
- The ext-ROMENTRY<n> at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.

If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If ext-DEVID.FORMAT has the value 0x0, ext-ROMENTRY<n> are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x4

Access type

Read

R

Write

RESERVED

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-113: ext_romentry1 bit assignments



Table D-233: ROMENTRY1 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:	20{x}
		Component Address = ROM Table Base Address + (OFFSET << 12).	
		If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.	
		Negative values of OFFSET are permitted, using two's complement.	
		0b00000000000100000	
		Core 0 PMU	
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	Indicates if the Power domain ID field contains a Power domain ID.	х
		0ь0	
		A power domain ID is not provided.	
[1:0]	PRESENT	Indicates whether an entry is present at this location in the ROM Table.	xx
		0b11	
		The ROM Entry is present.	

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset
ROM table	0x4

This interface is accessible as follows:

RO

D.6.3 ROMENTRY2, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ext-ROMENTRY<n>, provides the address offset of the address space of one CoreSight component, component n, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table.

The first entry, entry 0, has offset 0x000, then ext-ROMENTRY<n> has the offset 0x000 + $n \times 4$, where $0 \le n \le 511$.

If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:

- ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
- The ext-ROMENTRY<n> at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.

If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If ext-DEVID.FORMAT has the value 0x0, ext-ROMENTRY<n> are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x8

Access type

Read

R

Write

RESERVED

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-114: ext_romentry2 bit assignments




Table D-235: ROMENTRY2 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:	20{x}
		Component Address = ROM Table Base Address + (OFFSET << 12).	
		If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.	
		Negative values of OFFSET are permitted, using two's complement.	
		0b0000000000110000	
		Core 0 ETM	
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	Indicates if the Power domain ID field contains a Power domain ID.	х
		060	
		A power domain ID is not provided.	
[1:0]	PRESENT	Indicates whether an entry is present at this location in the ROM Table.	xx
		0b11	
		The ROM Entry is present.	

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset
ROM table	0x8

This interface is accessible as follows:

RO

D.6.4 ROMENTRY3, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ext-ROMENTRY<n>, provides the address offset of the address space of one CoreSight component, component n, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table.

The first entry, entry 0, has offset 0x000, then ext-ROMENTRY<n> has the offset 0x000 + $n \times 4$, where $0 \le n \le 511$.

If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:

- ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
- The ext-ROMENTRY<n> at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.

If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If ext-DEVID.FORMAT has the value 0x0, ext-ROMENTRY<n> are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0xC

Access type

Read

R

Write

RESERVED

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-115: ext_romentry3 bit assignments



Table D-237: ROMENTRY3 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:	20{x}
		Component Address = ROM Table Base Address + (OFFSET << 12).	
		If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.	
		Negative values of OFFSET are permitted, using two's complement.	
		0b00000000001000000	
		ELA	
[11:3]	RESO	Reserved	RES0
[2]	POWERIDVALID	Indicates if the Power domain ID field contains a Power domain ID.	х
		0ь0	
		A power domain ID is not provided.	

Bits	Name	Description	Reset
[1:0]	PRESENT	Indicates whether an entry is present at this location in the ROM Table.	xx
		0ь10	
		The ROM entry is not present, and this ext-ROMENTRY <n> is not the final entry in a ROM Table with fewer than the maximum number of entries. If PRESENT has this value, all other fields in this entry are UNKNOWN.</n>	
		0b11	
		The ROM Entry is present.	

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset
ROM table	0xC

This interface is accessible as follows:

RO

D.6.5 ROMENTRY4, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ext-ROMENTRY<n>, provides the address offset of the address space of one CoreSight component, component n, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table.

The first entry, entry 0, has offset 0x000, then ext-ROMENTRY<n> has the offset 0x000 + $n \times 4$, where $0 \le n \le 511$.

If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:

- ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
- The ext-ROMENTRY<n> at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.

If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If ext-DEVID.FORMAT has the value 0x0, ext-ROMENTRY<n> are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x10

Access type

Read

R

Write

RESERVED

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-116: ext_romentry4 bit assignments



Table D-239: ROMENTRY4 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:	20{x}
		Component Address = ROM Table Base Address + (OFFSET << 12).	
		If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.	
		Negative values of OFFSET are permitted, using two's complement.	
		0b00000000100010000	
		Core 1 Debug	
[11:3]	RESO	Reserved	RES0
[2]	POWERIDVALID	Indicates if the Power domain ID field contains a Power domain ID.	х
		0ь0	
		A power domain ID is not provided.	
[1:0]	PRESENT	Indicates whether an entry is present at this location in the ROM Table.	xx
		0b10	
		The ROM entry is not present, and this ext-ROMENTRY <n> is not the final entry in a ROM Table with fewer than the maximum number of entries. If PRESENT has this value, all other fields in this entry are UNKNOWN.</n>	
		0b11	
		The ROM Entry is present.	

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset
ROM table	0x10

This interface is accessible as follows:

RO

D.6.6 ROMENTRY5, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ext-ROMENTRY<n>, provides the address offset of the address space of one CoreSight component, component n, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table.

The first entry, entry 0, has offset 0x000, then ext-ROMENTRY<n> has the offset 0x000 + $n \times 4$, where $0 \le n \le 511$.

If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:

- ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
- The ext-ROMENTRY<n> at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.

If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If ext-DEVID.FORMAT has the value 0x0, ext-ROMENTRY<n> are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x14

Access type

Read

R

Write

RESERVED

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-117: ext_romentry5 bit assignments




Table D-241: ROMENTRY5 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:	20{x}
		Component Address = ROM Table Base Address + (OFFSET << 12).	
		If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.	
		Negative values of OFFSET are permitted, using two's complement.	
		0ь000000000100100000	
		Core 1 PMU	
[11:3]	RESO	Reserved	RES0
[2]	POWERIDVALID	Indicates if the Power domain ID field contains a Power domain ID.	х
		060	
		A power domain ID is not provided.	
[1:0]	PRESENT	Indicates whether an entry is present at this location in the ROM Table.	xx
		0b10	
		The ROM entry is not present, and this ext-ROMENTRY <n> is not the final entry in a ROM Table with fewer than the maximum number of entries. If PRESENT has this value, all other fields in this entry are UNKNOWN.</n>	
		0b11	
		The ROM Entry is present.	

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset
ROM table	0x14

This interface is accessible as follows:

RO

D.6.7 ROMENTRY6, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ext-ROMENTRY<n>, provides the address offset of the address space of one CoreSight component, component *n*, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table.

The first entry, entry 0, has offset 0x000, then ext-ROMENTRY<n> has the offset 0x000 + $n \times 4$, where $0 \le n \le 511$.

If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:

- ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
- The ext-ROMENTRY<n> at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.

If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If ext-DEVID.FORMAT has the value 0x0, ext-ROMENTRY<n> are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x18

Access type

Read

R

Write

RESERVED

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-118: ext_romentry6 bit assignments



Table D-243: ROMENTRY6 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:	20{x}
		Component Address = ROM Table Base Address + (OFFSET << 12).	
		If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.	
		Negative values of OFFSET are permitted, using two's complement.	
		0b00000000100110000	
		Core 1 ETM	
[11:3]	RESO	Reserved	RES0
[2]	POWERIDVALID	Indicates if the Power domain ID field contains a Power domain ID.	х
		0ь0	
		A power domain ID is not provided.	
[1:0]	PRESENT	Indicates whether an entry is present at this location in the ROM Table.	xx
		0b10	
		The ROM entry is not present, and this ext-ROMENTRY <n> is not the final entry in a ROM Table with fewer than the maximum number of entries. If PRESENT has this value, all other fields in this entry are UNKNOWN.</n>	
		0b11	
		The ROM Entry is present.	

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset
ROM table	0x18

This interface is accessible as follows:

RO

D.6.8 ROMENTRY7, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ext-ROMENTRY<n>, provides the address offset of the address space of one CoreSight component, component *n*, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table.

The first entry, entry 0, has offset 0x000, then ext-ROMENTRY<n> has the offset 0x000 + $n\times4$, where $0 \le n \le 511$.

If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:

- ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
- The ext-ROMENTRY<n> at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.

If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If ext-DEVID.FORMAT has the value 0x0, ext-ROMENTRY<n> are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x1C

Access type

Read

R

Write

RESERVED

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-119: ext_romentry7 bit assignments



Table D-245: ROMENTRY7 bit descriptions

Bits	Name	Description Control of the Control o	
[31:2]	RES0	served	
[1:0]	PRESENT	ndicates whether an entry is present at this location in the ROM Table.	
		0500	
		The ROM entry is not present, and this ext-ROMENTRY <n> is the final entry in the ROM Table. If PRESENT has this value, all other fields in this ext-ROMENTRY<n> must be zero.</n></n>	

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset
ROM table	0x1C

This interface is accessible as follows:

RO

D.6.9 DEVARCH, Device Architecture Register

Identifies the architect and architecture of a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

OxFBC

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-120: ext_devarch bit assignments



Table D-247: DEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	:21] ARCHITECT Architect.		11{x}
		0b01000111011	
		JEP106 continuation code 0x4, ID code 0x3B. Arm Limited.	
[20]	PRESENT	Present.	Х
		0b1	
		DEVARCH information present.	
[19:16]	REVISION	Revision.	xxxx
		0ь0000	
		Revision 0.	
[15:0]	ARCHID	Architecture ID.	16{x}
		0ь0000101011110111	
		ROM Table v0. The debug tool must inspect ext-DEVTYPE and ext-DEVID to determine further information about the ROM Table.	

Accessibility

Component	Offset
ROM table	0xFBC

This interface is accessible as follows:

RO

D.6.10 DEVID2, Device Configuration Register 2

Indicates the capabilities of the component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFC0

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-121: ext_devid2 bit assignments



Table D-249: DEVID2 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset
ROM table	0xFC0

This interface is accessible as follows:

RO

D.6.11 DEVID1, Device Configuration Register 1

Indicates the capabilities of the component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFC4

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-122: ext_devid1 bit assignments



Table D-251: DEVID1 bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RES0

Accessibility

Component	Offset
ROM table	0xFC4

This interface is accessible as follows:

RO

D.6.12 DEVID, Device Configuration Register

Indicates the capabilities of the component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFC8

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-123: ext_devid bit assignments



Table D-253: DEVID bit descriptions

Bits	Name	Description	Reset		
[31:6]	RESO	Reserved			
[5]	PRR	Power Request functionality included.	х		
		0ъ0			
		Power Request functionality not included.			
		If any ROM Table entries contain power domain IDs, a GPR must be present, and pointed to by the ROM Table. The GPR provides functionality to control the power domains.			
		ext-PRIDRO is not implemented.			
[4]	SYSMEM System memory present. Indicates whether system memory is present on the bus that connects to the RON Table.		Х		
		0ь0			
		System memory is not present on the bus. This value indicates that the bus is a dedicated debug bus.			
		The ROM Table indicates all the valid addresses in the memory system that the ADI is connected to, and the result of accessing any other address is UNPREDICTABLE.			
[3:0]	FORMAT	T ROM format.			
		0ь0000			
		32-bit format 0.			

Accessibility

Component	Offset
ROM table	0xFC8

This interface is accessible as follows:

RO

D.6.13 DEVTYPE, Device Type Register

A debugger can use DEVTYPE to obtain information about a component that has an unrecognized part number.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

OxFCC

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-124: ext_devtype bit assignments



Table D-255: DEVTYPE bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RESO
[7:4]	SUB	Sub number	xxxx
		0ь0000	
		Other, undefined.	
[3:0]	MAJOR	Major number	xxxx
		0ь0000	
		Miscellaneous.	

Accessibility

Component	Offset
ROM table	0xFCC

This interface is accessible as follows:

RO

D.6.14 PIDR4, Peripheral Identification Register 4

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFD0

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-125: ext_pidr4 bit assignments



Table D-257: PIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SIZE	ze of the component. RAZ . Log ₂ of the number of 4KB pages from the start of the component to the end of the omponent ID registers.	
		0ь0000	
		A ROM Table occupies a single 4KB block of memory.	
[3:0]	DES_2	Designer, JEP106 continuation code, least significant nibble. For Arm Limited, this field is 0b0100.	xxxx
		0ь0100	
		Arm Limited	

Accessibility

Component	Offset
ROM table	0xFD0

This interface is accessible as follows:

RO

D.6.15 PIDR5, Peripheral Identification Register 5

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFD4

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-126: ext_pidr5 bit assignments



Table D-259: PIDR5 bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RESO

Accessibility

Component	Offset
ROM table	0xFD4

This interface is accessible as follows:

RO

D.6.16 PIDR6, Peripheral Identification Register 6

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFD8

Access type

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-127: ext_pidr6 bit assignments



Table D-261: PIDR6 bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RES0

Accessibility

Component	Offset
ROM table	0xFD8

This interface is accessible as follows:

RO

D.6.17 PIDR7, Peripheral Identification Register 7

Provide information to identify a CoreSight componentn.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFDC

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-128: ext_pidr7 bit assignments



Table D-263: PIDR7 bit descriptions

Bits	Name	Description	Reset
[31:0]	RESO	Reserved	RES0

Accessibility

Component	Offset
ROM table	0xFDC

This interface is accessible as follows:

RO

D.6.18 PIDRO, Peripheral Identification Register 0

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFE0

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-129: ext_pidr0 bit assignments



Table D-265: PIDRO bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	
[7:0]	PART_0	Part number, least significant byte.	
		0ь01000110	
		Cortex-A510 Core	

Accessibility

Component	Offset
ROM table	0xFE0

This interface is accessible as follows:

RO

D.6.19 PIDR1, Peripheral Identification Register 1

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFE4

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-130: ext_pidr1 bit assignments



Table D-267: PIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	Designer, least significant nibble of JEP106 ID code. For Arm Limited, this field is 0b1011.	xxxx
		0ь1011	
		Arm Limited	
[3:0]	PART_1	Part number, most significant nibble.	
		0b1101	
		Cortex-A510 Core	

Accessibility

Component	Offset
ROM table	0xFE4

This interface is accessible as follows:

D.6.20 PIDR2, Peripheral Identification Register 2

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFE8

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-131: ext_pidr2 bit assignments



Table D-269: PIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RES0
[7:4]	REVISION	Part major revision. Parts can also use this field to extend Part number to 16-bits.	
		0ь0001	
		r1p2	
[3]	JEDEC	RAO. Indicates a JEP106 identity code is used.	х

Bits	Name	Description	Reset
[2:0]	DES_1	Designer, most significant bits of JEP106 ID code. For Arm Limited, this field is 0b011.	
		0ь011	
		Arm Limited	

Accessibility

Component	Offset
ROM table	0xFE8

This interface is accessible as follows:

RO

D.6.21 PIDR3, Peripheral Identification Register 3

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

OxFEC

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-132: ext_pidr3 bit assignments



Table D-271: PIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]		Part minor revision. Parts using ext-PIDR2.REVISION as an extension to the Part number must use this field as a major revision number.	
		r1p2	
[3:0]	CMOD	Customer modified. Indicates someone other than the Designer has modified the component.	
		0ь0000	

Accessibility

Component	Offset
ROM table	OxFEC

This interface is accessible as follows:

RO

D.6.22 CIDRO, Component Identification Register 0

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFF0

Access type

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-133: ext_cidr0 bit assignments



Table D-273: CIDRO bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RESO
[7:0]	PRMBL_0	CoreSight component identification preamble.	8 { x }
	0ь00001101		
		CoreSight component identification preamble.	

Accessibility

Component	Offset	Instance
ROM table	0xFF0	CIDRO

This interface is accessible as follows:

RO

D.6.23 CIDR1, Component Identification Register 1

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFF4

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-134: ext_cidr1 bit assignments



Table D-275: CIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RESO
[7:4]	CLASS	CoreSight component class.	xxxx
		0ь1001	
		CoreSight component.	
[3:0]	PRMBL_1	CoreSight component identification preamble.	xxxx
		0ь0000	
		CoreSight component identification preamble.	

Accessibility

Component	Offset
ROM table	0xFF4

This interface is accessible as follows:

D.6.24 CIDR2, Component Identification Register 2

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFF8

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-135: ext_cidr2 bit assignments



Table D-277: CIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RESO
[7:0]	PRMBL_2	CoreSight component identification preamble.	8 { x }
		0ь00000101	
		CoreSight component identification preamble.	

Accessibility

Component	Offset
ROM table	0xFF8

This interface is accessible as follows:

RO

D.6.25 CIDR3, Component Identification Register 3

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

OxFFC

Access type

RO

Reset value

XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits

Bit descriptions

Figure D-136: ext_cidr3 bit assignments



Table D-279: CIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RESO	Reserved	RES0
[7:0]	PRMBL_3	CoreSight component identification preamble.	8 { x }
		0ь10110001	
		CoreSight component identification preamble.	

Accessibility

Component	Offset
ROM table	0xFFC

This interface is accessible as follows:

Appendix E Document revisions

This appendix records the changes between released issues of this document.

E.1 Revisions

Changes between released issues of this book are summarized in tables.

Table E-1: Issue 0000-01

Change	Location
First Confidential alpha release for r0p0	-

Table E-2: Differences between issue 0000-01 and issue 0000-02

Change	Location
First Confidential beta release for rOpO	-
Various additions and clarifications	2. The Cortex-A510 core on page 23
Various additions and clarifications	3. Technical overview on page 33
Minor edits	4. Clocks and resets on page 39
Edits to diagrams and other clarifications	5.1 Voltage and power domains on page 40
Various additions and clarifications	5.2 Architectural clock gating modes on page 44
Added Warm reset to power modes table	5.4 Core power modes on page 47
Clarified description	5.4.2 Off mode on page 49
Clarified description	5.4.4 Functional retention mode on page 50
Clarified description	5.4.5 Full retention mode on page 50
Various additions and clarifications	5.5 Complex power modes on page 52
Various additions and clarifications to chapter, including new information about <i>Common not Private</i> (CnP) and new section TLB match process	6. Memory management on page 58
Clarified description of L1 instruction memory system features	7. L1 instruction memory system on page 67
Various additions and clarifications to chapter, including data cache behavior, transient memory, and non-temporal loads	8. L1 data memory system on page 71
Added a note about Direct connect feature, and clarified description of the optional integrated L2 cache	9. L2 memory system on page 78
Added new chapter	10. Direct access to internal memory on page 82
Clarified description of uncorrected faults	11.3 Fault detection and reporting on page 87

Change	Location
Added new registers	15. System control on page 95
	18.5 Trace unit register interfaces on page 128

Table E-3: Differences between issue 0000-02 and issue 0000-08

Change	Location
First Confidential limited access release for rOpO	-
Minor modifications to introduction text and figures	2. The Cortex-A510 core on page 23
Minor modifications to features lists	2.1 Cortex-A510 core features on page 24
Added L2 cache, L2 slices, L2 cache data RAM partitions, and Evict/Allocate feature parameters	2.2 Cortex-A510 core configuration options on page 25
Clarified status description of Arm®v9.0-A SVE2 support	2.4 Supported standards and specifications on page 27
Clarified sentence about using EDA tool	2.5 Test features on page 30
Added L1 instruction memory system, <i>TRace Buffer Extension</i> (TRBE), L2 cache, and <i>Embedded Logic Analyzer</i> (ELA) to components list	3. Technical overview on page 33
Modified introduction text to refer to a complex rather than a core.	3.1 Core Components on page 33
Modified the components block diagram	
Clarified descriptions of various components throughout section	
Clarified descriptions of clock gating and Warm reset	4. Clocks and resets on page 39
Modified introduction text to refer to a complex rather than a core	5. Power management on page 40
Various clarifications, including addition of separate voltage and power domain figures	5.1 Voltage and power domains on page 40
Minor clarifications	5.2.1 WFI and WFE on page 44
Minor clarifications	5.2.2 Low-power state behavior considerations on page 45
Clarified the applicability to cores and complexes. Other minor clarifications.	5.3 Power control on page 46
Clarified the applicability to the shared logic and other minor clarifications	5.4 Core power modes on page 47
Clarified descriptions of Off mode, Emulated off mode, Full retention mode, and Debug recovery mode	
Minor clarifications to introduction text	5.5 Complex power modes on page 52
Renamed section and added minor clarifications	5.6 Cortex-A510 core powerup and powerdown sequence on page 54
Minor clarifications	6.1 MMU components on page 58
Modifications to list of translation regimes and list of conditions	6.3 TLB match process on page 60
Minor clarifications	6.4 Translation table walks on page 61
Clarified description of External aborts and Conflict aborts	6.6 Responses on page 63
Minor clarifications	6.7 Memory behavior and supported memory types on page 64
Minor modifications to introduction text and table	7. L1 instruction memory system on page 67
Minor clarifications	7.3 Program flow prediction on page 68
Various clarifications	8.1 L1 data cache behavior on page 71
Renamed atomic instructions subsection and modified description. Clarified Non-temporal loads description.	8.3 Memory system implementation on page 73

Change	Location
Minor clarifications	8.5 Data prefetching on page 76
Minor modifications to introduction text and table	9. L2 memory system on page 78
Added a note about allocations to L2 cache and other minor clarifications.	9.1 Optional integrated L2 cache on page 79
Added new section	9.3 Transaction capabilities on page 80
Major revisions	10. Direct access to internal memory on page 82
Added cache protection information to introduction text	11. RAS extension support on page 85
Minor clarifications to introduction text and modified subsection titles	11.3 Fault detection and reporting on page 87
Modified list of error detection and reporting registers	11.4 Error detection and reporting on page 87
Modified description of error reporting and performance monitoring	
Added information about different error types	11.5 Error injection on page 88
Added register summary table	11.7 RAS registers 2 on page 89
Added register summary table	12.2 GIC register summary on page 92
Minor modifications to introduction text	14. Scalable Vector Extensions support on page 94
Modified Debug register core interface introduction text and added information about ELA registers	16. Debug on page 97
Added new section	16.5 ROM table on page 102
Added new section	16.7 ROM table register summary on page 103
Added performance events tables and register summary	17. Performance Monitors Extension support on page 105
Added new section	18.7 Embedded Trace Extension events on page 129
Added new section	18.8 ETE register summary on page 129
Added register summary table	19.3 Unknown register summary on page 131
Minor correction	20.2 Activity monitors counters on page 134
Added new section	20.4 Activity monitors register summary on page 135
Added new section	20.5 AMU register summary on page 136
Added new appendix	B. AArch64 registers on page 138
Added new appendix	D. External registers on page 586

Table E-4: Differences between issue 0000-08 and issue 0001-10

Change	Location
First Confidential early access release for rOp1	-
Added a note about cache indices	2.2 Cortex-A510 core configuration options on page 25
Changed voltage domain names to VCLUSTER and VCOMPLEX	5.1 Voltage and power domains on page 40
Clarified description of shared logic clock behavior	5.2.2 Low-power state behavior considerations on page 45
Added information about the Maximum Power Mitigation Mechanism (MPMM)	5.3 Power control on page 46
Clarified description of Warm reset	5.4 Core power modes on page 47

Change	Location
Added general TLB information and L1 <i>TRace Buffer Extension</i> (TRBE) TLB entry to table	6.1 MMU components on page 58
Added additional information after the table	
Added new section	8.2 Write streaming mode on page 72
Clarified introduction text in section	10. Direct access to internal memory on page 82
Added encoding column to table	
Clarified descriptions of how to read RAMs throughout chapter	
Clarified introduction text in section	16.2.1 Core interfaces on page 99
Clarified description of Warm reset	16.2.2 Effects of resets on Debug registers on page 100
Added new section	16.2.3 External access permissions to Debug registers on page 100
Added new section	16.6 CoreSight component identification on page 102
Renamed ROM table registers	16.7 ROM table register summary on page 103
Modified description of performance monitors events 0x00D0 and 0x00D1. Removed events 0x00D2 and 0x00D3.	17.1.3 implementation defined performance monitors events on page 116
Modified description of PRESENT bit in the table	D.6.5 ROMENTRY4, Class 0x9 ROM Table Entries on page 778
	D.6.6 ROMENTRY5, Class 0x9 ROM Table Entries on page 780
	D.6.7 ROMENTRY6, Class 0x9 ROM Table Entries on page 782

Table E-5: Differences between issue 0001-10 and issue 0002-11

Change	Location
First Confidential early access release for rOp2	-
Added new section	2.3 DSU-110 dependent features on page 26
Added new section	5.3.1 Maximum Power Mitigation Mechanism on page 46
Added tables about PCSM power states	5.5 Complex power modes on page 52
Clarified description of cache line allocation into L2 cache for transient memory and for non-temporal loads	8.3 Memory system implementation on page 73
Clarified description of allocation of writes into L2 cache when transient bit is set	9.2 Support for memory types on page 79

Table E-6: Differences between issue 0002-11 and issue 0100-15

Change	Location
First limited access release for r1p0	-
Added AArch32 Execution state to feature list	2.1 Cortex-A510 core features on page 24
Clarified note about cache indices	2.2 Cortex-A510 core configuration options on page 25
Added statement about AArch32 support	2.4 Supported standards and specifications on page 27
Added Enhanced PAN and MTE Asymmetric Fault Handling to feature support tables	

Change	Location	
Removed Armv8.2-VPIPT from table		
Added statement about AArch32 support	3.3 Programmers model on page 37	
Clarified the meaning of n in COMPLEXCLK<n></n>	4. Clocks and resets on page 39	
Removed EVENTI list item. This signal is already included in the list, as part of architecturally defined WFI or WFE wakeup events.	5.2.1 WFI and WFE on page 44	
Clarified description of Debug recovery mode.	5.4.6 Debug recovery mode on page 51	
Clarified descriptions of TLB hits	6.1 MMU components on page 58	
Minor clarifications and corrections	6.5 Hardware management of the Access flag and dirty state on page 62	
Added a note about cache maintenance operations	7.1 L1 instruction cache behavior on page 67	
	8.1 L1 data cache behavior on page 71	
Clarified the location of the link register value in the description of return stack	7.3 Program flow prediction on page 68	
Added AArch32 information, including a new subsection AArch32 conditional branches		
Clarified the Preload instructions description	8.5 Data prefetching on page 76	
Clarified description of nodes	11. RAS extension support on page 85	
Added a sentence about System register access from AArch32	15. System control on page 95	
Clarified description of the debug system	16. Debug on page 97	
Added information about watchpoints	16.2.4 Breakpoints and watchpoints on page 101	
Clarified note about event export to the trace unit	17.1.1 Architectural performance monitors events on	
Modified description of CID_WRITE_RETIRED and TTBR_WRITE_RETIRED	page 105	
Modified description of TRCEXTOUT events		
Clarified the Arm recommendations for using the event numbers	17.1.2 Arm recommended implementation defined performance monitors events on page 113	
Modified previously incorrect event name to be STALL_BACKEND_ILOCK_VPU. Clarified description of STALL_BACKEND_VPU_HAZARD.	17.1.3 implementation defined performance monitors events on page 116	
Modified MPMM event names and descriptions	20.3 Activity monitors events on page 134	
Added 32-bit registers to table	17.4 Performance monitors register summary on page 120	
Added new register	B.1.9 IMP_CPUACTLR3_EL1, CPU Auxiliary Control Register 3 on page 161	
Added new register	IMP_CLUSTERCFR2_EL1	
Added missing field [30:4] for table relating to IMP_CDBGDR0_EL3 bit descriptions after a SYS IMP_CDBGL2TR1 operation	B.3.1 IMP_CDBGDR0_EL3, Cache Debug Data Register 0 on page 214	
Minor edits throughout section	B.5 AArch64 Identification registers summary on page 247	
Added new appendix	C. AArch32 registers on page 543	

Table E-7: Differences between issue 0100-15 and issue 0101-19

Change	Location
First early access release for r1p1	-
Added Physical Address (PA) and Virtual Address (VA) information	2.1 Cortex-A510 core features on page 24

Change	Location
Changed section title	2.2 Cortex-A510 core configuration options on page 25
Updated tables to use new architectural feature names	2.4 Supported standards and specifications on page 27
Clarified description of MPMM with regard to L1 data memory system	5.3 Power control on page 46
Clarified description of MPMM with regard to L1 load-store events	5.3.1 Maximum Power Mitigation Mechanism on page 46
Clarified sentence about instruction cache misses	7.2 L1 instruction cache Speculative memory access on page 68
Modified the following events to include Ex2 stage in the event description:	17.1.3 implementation defined
STALL_BACKEND_LD	performance monitors events on page 116
STALL_BACKEND_ST	page 110
STALL_BACKEND_LD_CACHE	
STALL_BACKEND_LD_TLB	
STALL_BACKEND_ST_STB	
STALL_BACKEND_ST_TLB	
Modified table values for r1p1	16.6 CoreSight component identification on page 102
Modified document to refer to trace unit instead of Embedded Trace Macrocell (ETM).	Throughout document, and in particular 18. Embedded Trace Extension support on page 123
Added clarifications to subsection on external memory-mapped access	20.1 Activity monitors access on page 133
Revised entire section	B.3.1 IMP_CDBGDR0_EL3, Cache Debug Data Register 0 on page 214
Clarified register descriptions throughout section to include information about the corresponding cache and node. Also clarified bit descriptions to add Cortex®-A510-specific information for content that was previously documented as IMPLEMENTATION DEFINED .	B.13 Memory-mapped RAS registers summary on page 431

Table E-8: Differences between issue 0101-19 and issue 0102-20

Change	Location
First release for r1p2	-
Updated sentence about number of cores that a cluster can contain	2.1 Cortex-A510 core features on page 24
Clarified section introduction sentence and also the descriptions of Vector datapath size, L2 cache, L2 cache size, L2 slices, and L2 cache data RAM partitions	2.2 Cortex-A510 core configuration options on page 25
Updated the other standards table to mention support for FEAT_Debugy8p4 and FEAT_ECBHB.	2.4 Supported standards and specifications on page 27
Various clarifications	5.2.2 Low-power state behavior considerations on page 45
Added new section	6.8 Page-based hardware attributes on page 65
Amended condition list for atomic instructions being performed	8.3 Memory system implementation on page 73
Clarified description of SECDED ECC	11.1 Cache protection behavior on page 85

Change	Location
Added new paragraph about data errors	11.2 Error containment on page 87
Fixed incorrect location of <i>Reliability, Availability, and Serviceability</i> (RAS) registers. Moved RAS registers from External registers appendix to AArch64 registers appendix.	11.7 RAS registers 2 on page 89
Modified Peripheral ID and Revision values	16.6 CoreSight component identification on page 102
Amended event names and descriptions for activity monitor counters AMEVCNTR10 - AMEVCNTR12	20.3 Activity monitors events on page 134
Changed value of EVT field to 0b0000	B.5.18 ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4 on page 288
Added bits[63:60], ECBHB	B.5.34 ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1 on page 325
Changed value of REVISION to 1	B.14.10 TRCIDR1, ID Register 1 on page 514
Changed value of WFXMODE to 1	B.14.11 TRCIDR2, ID Register 2 on page 516
Changed value of EXLEVEL_EX_EL2 to 1	B.14.12 TRCIDR3, ID Register 3 on page 518
Changed value of REVISION to 1	D.5.10 TRCIDR1, ID Register 1 on page 728
Changed value of WFXMODE to 1	D.5.11 TRCIDR2, ID Register 2 on page 730
Changed value of EXLEVEL_EX_EL2 to 1	D.5.12 TRCIDR3, ID Register 3 on page 731

Table E-9: Differences between issue 0101-20 and issue 0102-21

Change	Location
First non-confidential release for r1p2	-
Updated product name to Cortex-A510 core	Throughout the document
Updated confidentiality to non-confidential	Throughout the document
Updated inclusive language	Throughout the document
Updated FEAT_ECBHB descreption and note	2.4 Supported standards and specifications on page 27
Updated FEAT_ECBHB, Exploitative Control using Branch History Buffer descreption	2.7 Product revisions on page 32
Updated information for L1 data cache tag Ram direct reads	B.3.1 IMP_CDBGDR0_EL3, Cache Debug Data Register 0 on page 214