



Mali-G710 Performance Counters

1.0

Reference Guide

Non-Confidential

Copyright © 2022 Arm Limited (or its affiliates).
All rights reserved.

Issue

102813_0100_en



Mali-G710 Performance Counters

Reference Guide

Copyright © 2022 Arm Limited (or its affiliates). All rights reserved.

Release information

Document history

Issue	Date	Confidentiality	Change
1.0	17 February 2022	Non-Confidential	Initial release

Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws

and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to Arm’s customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm’s trademark usage guidelines at <https://www.arm.com/company/policies/trademarks>.

Copyright © 2022 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349)

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

Product Status

The information in this document is Final, that is for a developed product.

Feedback

Arm® welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on <https://support.developer.arm.com>

To provide feedback on the document, fill the following survey: <https://developer.arm.com/documentation-feedback-survey>.

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

We believe that this document contains no offensive language. To report offensive language in this document, email terms@arm.com.

Contents

1 Mali-G710 performance counter reference.....	7
1.1 CPU performance.....	8
1.1.1 CPU activity.....	8
1.1.2 CPU cycles.....	8
1.2 GPU activity.....	9
1.2.1 GPU usage.....	10
1.2.2 GPU utilization.....	12
1.2.3 External memory bandwidth.....	15
1.2.4 External memory stalls.....	16
1.2.5 External memory read latency.....	16
1.3 Content behavior.....	18
1.3.1 Geometry usage.....	18
1.3.2 Geometry culling.....	19
1.3.3 IDVS shading.....	21
1.3.4 Fragment overview.....	23
1.3.5 Fragment depth and stencil testing.....	25
1.4 Shader core data path.....	27
1.4.1 Shader core workload.....	27
1.4.2 Shader core throughput.....	28
1.4.3 Shader core data path utilization.....	29
1.5 Shader core functional units.....	30
1.5.1 Functional unit utilization.....	31
1.5.2 Shader workload properties.....	33
1.6 Shader core varying unit.....	34
1.6.1 Varying unit usage.....	34
1.7 Shader core texture unit.....	35
1.7.1 Texture unit usage.....	35
1.7.2 Texture unit memory usage.....	36
1.8 Shader core load/store unit.....	37
1.8.1 Load/store unit usage.....	38
1.8.2 Load/store unit memory usage.....	39
1.9 Shader core memory traffic.....	40

1.9.1 Read access from L2 cache.....40

1.9.2 Read access from external memory..... 41

1.9.3 Write access.....42

1.10 GPU configuration..... 42

1.10.1 GPU configuration counters..... 42

1 Mali-G710 performance counter reference

This guide explains the Mali performance counters found in the Arm Streamline profiling template for the Mali-G710 GPU, which is part of the Valhall architecture family. For each counter, this guide documents the meaning of the counter and provides the Streamline variable name or expression associated with that counter.

The counter template in Streamline follows a step-by-step analysis workflow, starting with a coarse analysis of the overall GPU workload, before moving on to a more detailed analysis of the rendering content the application is passing to the GPU, and how the GPU shader cores are processing that workload.

Note that the Streamline template only shows a subset of the available performance counters. However, it covers the most common types of GPU workload performance analysis.

This guide contains the following sections:

- **CPU performance:** look at how to analyze the overall usage of the CPU by observing the activity on the CPU clusters and cores in the system, and which application threads cause the workload.
- **GPU activity:** look at how to analyze the overall usage of the GPU by observing the activity on the GPU processing queues, and the workload split between non-fragment and fragment processing.
- **Content behavior:** look at how to analyze content efficiency by observing the number of vertices being processed, the number of primitives being culled, and the number of pixels being processed.
- **Shader core data path:** look at the Mali shader core workload scheduling, and data path throughput.
- **Shader core functional units:** look at the overall usage of the shader core by observing the effectiveness of fragment depth and stencil testing, the number of threads spawned for shading, and the relative loading of the programmable core processing pipelines.
- **Shader core varying unit:** look at performance of the varying interpolation unit, and how the unit is being used by the shader programs that are running. This can be used to find optimization opportunities for varying-bound content that has been identified in the shader core functional units section.
- **Shader core texture unit:** look at performance of the texture filtering unit, and how the unit is being used by the shader programs that are running. This can be used to find optimization opportunities for texture-bound content that has been identified in the shader core functional units section.
- **Shader core load/store unit:** look at performance of the load/store unit, and how the unit is being used by the shader programs that are running. This can be used to find optimization opportunities for texture-bound content that has been identified in the shader core functional units section.

- **Shader core memory traffic:** look at the breakdown of the memory traffic between the shader core and the L2 cache, and the shader core and the external memory system. This can be used to identify which type of workload is causing GPU memory accesses, helping to narrow down where optimizations should be targeted.
- **GPU configuration:** these utility counters expose the GPU configuration of the platform, allowing Streamline expressions to be created based on the specific platform configuration in the target device.

1.1 CPU performance

The first charts in the analysis template look at the performance of the CPUs in the system, as many graphics performance issues are caused by high CPU load or poor scheduling of workloads across the CPU and GPU.

1.1.1 CPU activity

The CPU activity charts show the usage of each processor cluster, displaying the percentage of each time slice that the CPUs in the cluster were running. The default view shows the activity of each cluster, which may consist of multiple CPU cores. Expand the chart group to show the individual cores present inside the cluster. Note that this chart only shows percentage of the time slice at whatever CPU frequency was being used, it does not show the percentage of peak performance.

For CPU bound applications it is common that a single thread is running all of the time, becoming the bottleneck for overall application performance. The thread activity panel below the counter charts can be used to see when each application thread was running. Selecting one or more threads in this view will filter CPU activity and counter charts to show the load attributed to the selected threads.

Scheduling bound applications, where neither CPU nor GPU is busy all of the time due to poor synchronization, can be identified in this view as activity oscillating between the impacted CPU thread and the Mali GPU. The CPU thread will block and wait for the GPU to complete, and then the GPU will go idle waiting for the CPU to submit more work to process.

```
$CPUActivityUser.Cluster[0..N]
```

1.1.2 CPU cycles

The CPU cycle charts show the activity of each processor cluster, presented as the number of clock cycles used. Using this in conjunction with the activity information above can give an indication of the operating CPU frequency.

```
$CyclesCPUCycles.Cluster[0..N]
```



1.2 GPU activity

The Mali workloads running on Mali-G710 are coordinated by the GPU Command Stream Front-end (CSF). The front-end schedules command streams submitted by the driver on to three hardware work queues, called iterators, which dispatch processing tasks to the Mali GPU shader cores and tiling unit. There are three iterators, one for general purpose compute shading, one for vertex shading and tiling, and one for fragment shading.

The CSF runs asynchronously to the CPU and the three iterator queues can run in parallel to each other, provided that sufficient work is available.

The diagram below shows the basic processing pipeline data paths through the GPU for different kinds of workload, and the performance counters for each data path or major block in the hierarchy.

Figure 1-1: Valhall CSF GPU top level




Some counters track activity in an entire data path, not just a single hardware unit. For example, the *Fragment iterator active* counter will increment every cycle that there is any fragment workload queued to run anywhere in the GPU. Activity counters for a data path will increment every cycle a workload is queued in that data path on the hardware, even if the workload makes no forward progress in that clock cycle.

Some counters are common to multiple data paths; for example, both non-fragment and fragment shader programs will run on the same unified shader core. If these different workload types are overlapping in the same counter sample, then shader core counter data will include contributions from both types of workload and cannot distinguish them individually.

The swim lane diagram below shows how the top-level GPU counters will increment for overlapping render passes.

Figure 1-2: Valhall CSF GPU top level timeline



This diagram shows two render passes per frame, shown in different shades of blue, each consisting of a single piece of non-fragment work that is executed before a single fragment shading can start. An interrupt is raised back to the CPU at the end of each piece of work on each queue. The *GPU active cycles* counter will increment whenever any queue contains work.

1.2.1 GPU usage

This set of performance counters provides an overview of the overall load on the GPU, and how the workload is split between non-fragment and fragment processing.

These counters can be used to determine if an application is GPU bound, as they show if the GPU is being kept busy, and the workload distribution across the two main processing queues.

1.2.1.1 GPU active cycles

This counter increments every clock cycle where the GPU has any pending workload present in one of its processing queues, and therefore shows the overall GPU processing load requested by the application.

This counter will increment every clock cycle where any workload is present in a processing queue, even if the GPU is stalled waiting for external memory to return data; this is still counted as active time even though no forward progress is being made.

```
$MaliGPUCyclesGPUActive
```

1.2.1.2 MCU active cycles

This counter increments every clock cycle where the GPU command stream microcontroller is executing. Cycles waiting for interrupts or events are not counted.

```
$MaliGPUCyclesMCUActive
```

1.2.1.3 Vertex iterator active

This counter increments every clock cycle that the command stream vertex shading iterator was active.

```
$MaliGPUCyclesVertexActive
```

1.2.1.4 Fragment iterator active

This counter increments every clock cycle that the command stream fragment iterator was active.

```
$MaliGPUCyclesFragmentActive
```

1.2.1.5 Compute iterator active

This counter increments every clock cycle that the command stream compute iterator was active.

```
$MaliGPUCyclesComputeActive
```

1.2.1.6 Tiler active cycles

This counter increments every cycle the tiler has a workload in its processing queue. The tiler is responsible for coordinating geometry processing as well as providing the fixed-function tiling needed for Mali's tile-based rendering pipeline. It can run in parallel to vertex shading and fragment shading.

A high cycle count here does not necessarily imply a bottleneck, unless the *Non-fragment active cycles* counters in the shader cores are very low relative to this.

```
$MaliGPUCyclesTilerActive
```

1.2.1.7 GPU interrupt pending cycles

This counter increments every cycle that the GPU has an interrupt pending and is waiting for the CPU to process it.

Cycles with a pending interrupt do not necessarily indicate lost performance because the GPU can process other queued work in parallel. However, if *GPU interrupt pending cycles* is a high percentage of *GPU active cycles*, there could be an underlying problem that is preventing the CPU from handling interrupts efficiently. This is normally a system integration issue, which cannot be worked around by an application developer.

```
$MaliGPUCyclesGPUInterruptActive
```

1.2.2 GPU utilization

These counters provide views of the data path activity cycles, normalized against the total GPU active cycle count.

These counters provide an alternative view of the data path activity cycles, normalizing the queue usage against the total GPU active cycle count.

For GPU bound content that is achieving good parallelism, it is expected that one of the queues should be close to 100% utilization, with the other running in parallel to it only some of the time. The most heavily loaded queue should be the highest priority target for content optimization, as it is the critical path workload.

For GPU bound content where the GPU is always busy, but the queues are running serially for all or part of the frame, application API usage may be preventing parallel processing. When optimizing GPU bound content aim to minimize scheduling bubbles, ensuring the workloads are executing in parallel across the two queues, before optimizing the dominant queue's workload. This can be caused by:

- The application blocking and waiting for GPU activity to complete, for example by waiting on a query object result which is not yet available. This may cause one or more of the work queues to run out of new work to process.
- The application using conservative Vulkan pipeline barriers that prevent vertex workloads from a later render passes from overlapping with the fragment processing of an earlier render pass.
- The application submitting rendering workloads that have data dependencies across the queues which prevent parallel execution. For example, a fragment-compute-fragment data flow may mean that no processing can be executed in the fragment queue while the compute shader is running, if no non-dependent work is available.

Mobile systems use dynamic voltage and frequency scaling (DVFS), reducing voltage and clock frequency for light workloads, to improve energy efficiency. When seeing a workload with high percentage utilization always check the *GPU active cycles* counter, because the GPU might be highly utilized but running at a low clock frequency.

1.2.2.1 Microcontroller utilization

This expression defines the microcontroller utilization compared against the GPU active cycles. High microcontroller load can be indicative of content using many emulated commands, such as API command stream synchronization primitives.

```
max(min(($MaliGPUCyclesMCUActive / $MaliGPUCyclesGPUActive) * 100, 100), 0)
```

1.2.2.2 Vertex iterator utilization

This expression defines the vertex iterator utilization compared against the GPU active cycles. For GPU bound content it is expected that the GPU iterators will process work in parallel, so the dominant iterator should be close to 100% utilized. If no iterator is dominant, but the GPU is close to 100% utilized, then there could be a serialization or dependency problem preventing better overlap across the iterators.

```
max(min(($MaliGPUCyclesVertexActive / $MaliGPUCyclesGPUActive) * 100, 100), 0)
```

1.2.2.3 Fragment iterator utilization

This expression defines the fragment iterator utilization compared against the GPU active cycles. For GPU bound content it is expected that the GPU iterators will process work in parallel, so the dominant iterator should be close to 100% utilized. If no iterator is dominant, but the GPU is close to 100% utilized, then there could be a serialization or dependency problem preventing better overlap across the iterators.

```
max(min(($MaliGPUCyclesFragmentActive / $MaliGPUCyclesGPUActive) * 100, 100), 0)
```

1.2.2.4 Compute iterator utilization

This expression defines the compute iterator utilization compared against the GPU active cycles. For GPU bound content it is expected that the GPU iterators will process work in parallel, so the dominant iterator should be close to 100% utilized. If no iterator is dominant, but the GPU is close to 100% utilized, then there could be a serialization or dependency problem preventing better overlap across the iterators.

```
max(min(($MaliGPUCyclesComputeActive / $MaliGPUCyclesGPUActive) * 100, 100), 0)
```

1.2.2.5 Tiler utilization

This expression defines the tiler utilization compared to the total GPU active cycles.

Note that this measures the overall processing time for index-driven vertex shading (IDVS) workloads, in addition to the fixed function tiling process. It is not necessarily indicative of the runtime of the fixed-function tiling process itself.

```
max(min(($MaliGPUCyclesTilerActive / $MaliGPUCyclesGPUActive) * 100, 100), 0)
```

1.2.2.6 Interrupt pending utilization


This expression defines the IRQ pending utilization compared against the GPU active cycles. In a well-functioning system this expression should be less than approximately 2% of the total cycles. If the value is much higher than this then there may be a system issue preventing the CPU from efficiently handling interrupts.

```
max(min(($MaliGPUCyclesGPUInterruptActive / $MaliGPUCyclesGPUActive) * 100, 100), 0)
```

1.2.3 External memory bandwidth

These counters show the memory bandwidth between the GPU and the downstream memory system outside of the GPU. These memory access may go directly to external DRAM, or may be buffered by additional levels of system cache that exist outside of the GPU.

Figure 1-3: Valhall GPU memory system



Memory accesses to external DRAM are very power intensive. A good rule of thumb is that external DRAM access costs between 80mW and 100mW per GB/s of bandwidth used. Assuming a typical 650mW power budget for DRAM access, an application can only sustainably use a total of 100 MB per frame at 60 FPS. Optimizations that help to minimize GPU memory bandwidth consumption are a high priority for mobile application development.

1.2.3.1 Output external read bytes

This expression defines the total output read bandwidth for the GPU.

```
$MaliExternalBusBeatsReadBeat * ($MaliConstantsBusWidthBits / 8)
```

1.2.3.2 Output external write bytes

This expression defines the total output write bandwidth for the GPU.

```
$MaliExternalBusBeatsWriteBeat * ($MaliConstantsBusWidthBits / 8)
```

1.2.4 External memory stalls

These counters show the memory stall rate seen by the GPU when attempting to make accesses to the downstream memory system. A stall cycle is a cycle where the GPU has a memory request ready, but the downstream memory system cannot accept it. A high stall rate is indicative of content which is requesting more data bandwidth than the memory system can provide, so optimizations that reduce memory bandwidth usage should be attempted.

1.2.4.1 Output external read stall rate

This expression defines the percentage of GPU cycles with a memory stall on an external read transaction.

Stall rates can be reduced by reducing the size of data resources, such as textures or models.

```
max(min(($MaliExternalBusStallsReadStallCycles / ($MaliConstantsL2SliceCount *  
$MaliGPUCyclesGPUActive)) * 100, 100), 0)
```

1.2.4.2 Output external write stall rate

This expression defines the percentage of GPU cycles with a memory stall on an external write transaction.

Stall rates can be reduced by reducing geometry complexity, or the size of framebuffers in memory.

```
max(min(($MaliExternalBusStallsWriteStallCycles / ($MaliConstantsL2SliceCount *  
$MaliGPUCyclesGPUActive)) * 100, 100), 0)
```

1.2.5 External memory read latency

These counters show the memory read latency seen by the GPU when making reads from the external memory system. GPUs are designed to be latency tolerant, but a high percentage of transactions with a read latency over 256 cycles will impact performance.

High latency is normally an indication that the application is requesting more data than the memory system can provide, so optimizations that reduce memory bandwidth usage should be attempted.

1.2.5.1 Output external read latency 0-127 cycles

This counter increments for every data beat that is returned between 0 and 127 cycles after the read transaction started. This is considered a fast access response speed.

```
$MaliExternalBusReadLatency0127Cycles
```

1.2.5.2 Output external read latency 128-191 cycles

This counter increments for every data beat that is returned between 128 and 191 cycles after the read transaction started. This is considered a normal access response speed.

```
$MaliExternalBusReadLatency128191Cycles
```

1.2.5.3 Output external read latency 192-255 cycles

This counter increments for every data beat that is returned between 192 and 255 cycles after the read transaction started. This is considered a normal access response speed.

```
$MaliExternalBusReadLatency192255Cycles
```

1.2.5.4 Output external read latency 256-319 cycles

This counter increments for every data beat that is returned between 256 and 319 cycles after the read transaction started. This is considered a slow access response speed.

```
$MaliExternalBusReadLatency256319Cycles
```

1.2.5.5 Output external read latency 320-383 cycles

This counter increments for every data beat that is returned between 320 and 383 cycles after the read transaction started. This is considered a slow access response speed.

```
$MaliExternalBusReadLatency320383Cycles
```

1.2.5.6 Output external read latency 384+ cycles

This expression increments for every read beat that is returned at least 384 cycles after the transaction started. This is considered a very slow access response speed.

```
$MaliExternalBusBeatsReadBeat - $MaliExternalBusReadLatency0127Cycles -  
$MaliExternalBusReadLatency128191Cycles - $MaliExternalBusReadLatency192255Cycles -  
$MaliExternalBusReadLatency256319Cycles - $MaliExternalBusReadLatency320383Cycles
```

1.3 Content behavior

Slow rendering performance has three common causes:

- Content which is efficiently written, but doing too much processing given the capabilities of the target device.
- Content which is inefficiently written, with redundancy in the workload submitted for rendering, which means it takes longer to render than it should.
- Application API usage which triggers high workload, or causes idle bubbles, due to GPU-specific or driver-specific behaviors.

This section of the Streamline template aims to focus on the first two of these bullets, looking at the size and efficiency of the workload that has been submitted.

1.3.1 Geometry usage

The first application input processed by the GPU rendering pipeline is the vertex stream. This set of counters looks at the amount of geometry being processed, and how much is discarded due to culling.

Geometry is one of the most expensive inputs to the GPU, as vertices typically need 32-64 bytes of input data and data access is expensive. It is important that high detail geometry is used only when needed. Pseudo-geometry techniques, such as normal mapping, should be preferred to using vertex-based geometry whenever possible. Dynamic mesh level-of-detail, using simpler meshes when objects are further from the camera, should be used to avoid micro-triangle geometry ending up on-screen.

1.3.1.1 Total input primitives

This expression defines the total number of input primitives to the rendering process.

```
$MaliPrimitiveCullingFacingAndXYPlaneTestCulledPrimitives  
+ $MaliPrimitiveCullingZPlaneTestCulledPrimitives  
+ $MaliPrimitiveCullingSampleTestCulledPrimitives +  
$MaliPrimitiveCullingVisiblePrimitives
```

1.3.1.2 Culled primitives

This expression defines the number of primitives that were culled during the rendering process, for any reason.

For 3D content it is expected that approximately 50% of the primitives are culled due to the facing test. If a significantly higher percentage are culled, then the GPU performance is being lost shading objects which are not visible. In this scenario review the efficiency of CPU-side culling techniques, and for overly large batch sizes.

```
$MaliPrimitiveCullingFacingAndXYPlaneTestCulledPrimitives  
+ $MaliPrimitiveCullingZPlaneTestCulledPrimitives +  
$MaliPrimitiveCullingSampleTestCulledPrimitives
```

1.3.1.3 Visible primitives

This counter increments for every visible primitive that survives all culling stages.

Note that visible means only that the primitive is front-facing and inside the visible clip volume. It still may produce no visible output on the screen if it is occluded by other primitives closer to the camera.


Application software techniques, such as portal culling, can often be used to efficiently cull occluded objects inside the frustum. This can reduce the amount of redundant vertex processing that the GPU has to do.

```
$MaliPrimitiveCullingVisiblePrimitives
```

1.3.2 Geometry culling

All geometry must be processed by the GPU to determine its position in clip-space before it can be put through the culling process. Geometry which is culled therefore has a significant processing and bandwidth cost, even though it contributes no visual output to the final render. This set of counters helps to identify the reasons why triangles are being culled, allowing you to correctly target optimizations at the area causing problems.

The Mali culling pipeline executes in the order shown below, and the counters in this section show the percentage the primitives that enter each pipeline stage that are killed by it. Note that the percentages are relative to the per-stage input, not the total geometry input, so do not add up to 100%.

Figure 1-4: Valhall GPU culling pipeline

1.3.2.1 Visible primitives after culling

This expression defines the percentage of primitives that are visible after culling.

For 3D content it is typically expected that 50% of primitives are visible, due to the use of back-face culling. Significantly lower visibility rates may indicate missing optimizations.

```

max(min((($MaliPrimitiveCullingVisiblePrimitives /
($MaliPrimitiveCullingFacingAndXYPlaneTestCulledPrimitives
+ $MaliPrimitiveCullingZPlaneTestCulledPrimitives
+ $MaliPrimitiveCullingSampleTestCulledPrimitives +
$MaliPrimitiveCullingVisiblePrimitives)) * 100, 100), 0)

```

1.3.2.2 Facing or XY plane test cull rate

This expression defines the percentage of primitives entering the facing and XY plane test that are killed by it. This is triggered by primitives that are outside of the view frustum in the X or Y axis, or triangles which are inside the frustum and facing away from the camera (back-facing).

It is expected that approximately 50% of primitives are killed at this stage; these are triangles that are in-frustum, but back-facing. Seeing significantly more than 50% are killed can be indicative of insufficient software culling, resulting in out-of-frustum meshes being sent to the GPU.

```

max(min((($MaliPrimitiveCullingFacingAndXYPlaneTestCulledPrimitives /
($MaliPrimitiveCullingFacingAndXYPlaneTestCulledPrimitives
+ $MaliPrimitiveCullingZPlaneTestCulledPrimitives
+ $MaliPrimitiveCullingSampleTestCulledPrimitives +
$MaliPrimitiveCullingVisiblePrimitives)) * 100, 100), 0)

```

1.3.2.3 Z plane test cull rate

This expression defines the percentage of primitives entering the Z plane culling test that are killed by it. This is triggered by primitives that are closer than the frustum near clip plane, or further away than the frustum far clip plane.

Seeing a significant proportion of triangles are killed at this stage can be indicative of insufficient application software culling, resulting in out-of- frustum meshes being sent to the GPU.

```
max(min((($MaliPrimitiveCullingZPlaneTestCulledPrimitives /
($MaliPrimitiveCullingFacingAndXYPlaneTestCulledPrimitives
+ $MaliPrimitiveCullingZPlaneTestCulledPrimitives
+ $MaliPrimitiveCullingSampleTestCulledPrimitives +
$MaliPrimitiveCullingVisiblePrimitives) -
$MaliPrimitiveCullingFacingAndXYPlaneTestCulledPrimitives)) * 100, 100), 0)
```

1.3.2.4 Sample test cull rate

This expression defines the percentage of primitives entering the sample coverage test that are killed by it. This is triggered by triangles that are so small that they hit no rasterizer sample points.

If a significant proportion of triangles are killed at this stage, it is indicative that the application is using geometry meshes that are too complex for their screen coverage. Aim to keep triangle screen area above 10 pixels, using schemes such as dynamic mesh level-of-detail to select simpler meshes as objects move further away from the camera.


```
max(min((($MaliPrimitiveCullingSampleTestCulledPrimitives /
($MaliPrimitiveCullingFacingAndXYPlaneTestCulledPrimitives
+ $MaliPrimitiveCullingZPlaneTestCulledPrimitives
+ $MaliPrimitiveCullingSampleTestCulledPrimitives +
$MaliPrimitiveCullingVisiblePrimitives) -
$MaliPrimitiveCullingFacingAndXYPlaneTestCulledPrimitives -
$MaliPrimitiveCullingZPlaneTestCulledPrimitives)) * 100, 100), 0)
```

1.3.3 IDVS shading

Mali Valhall GPUs uses an optimized index-driven vertex shading (IDVS) processing pipeline. In this pipeline vertex shading is split into two pieces - position shading, and varying shading. Position

shading runs first, computing the vertex location in clip-space. Varying shading runs after culling, and only occurs for vertices that are part of a visible triangle.

Figure 1-5: Valhall GPU tiling pipeline



This pipeline uses a post-transform vertex cache, which contains the positions of recently shaded vertices, to avoid reshading vertices that are common to multiple primitives more than once. Poor temporal locality of index reuse in the index buffer can result in a vertex being shaded multiple times, because it can be evicted from the cache before it can be reused.

This pipeline submits shading requests in groups of 4 contiguous index values. Unused index locations may be shaded if they are adjacent to used index locations. Reduce redundant shading by ensuring meshes use every index between the min and max index, without any holes.

1.3.3.1 Position shader thread invocations

This expression defines the number of position shader thread invocations.

```
$MaliTilerShadingRequestsPositionShadingRequests * 4
```

1.3.3.2 Varying shader thread invocations

This expression defines the number of varying shader thread invocations.

```
$MaliTilerShadingRequestsVaryingShadingRequests * 4
```

We can usefully normalize these counters to show the amount of shading per primitive, which gives a direct measure of mesh encoding efficiency.

1.3.3.3 Position threads per input primitive

This expression defines the number of position shader threads per input primitive. Minimize this number by reusing vertices for multiple adjacent primitives, improving temporal locality of index reuse in the index buffer, and avoiding unused index values in the active index range.

Efficient meshes with a high degree of vertex reuse tend to have average less than 1.5 vertices shaded per triangle, as the vertex computation can be shared by multiple adjacent primitives.

Inefficient meshes with no vertex reuse will shade at 3 vertices per triangle, but may require more than 3 if positions are reshaded or if redundant index locations are shaded.

```
($MaliTilerShadingRequestsPositionShadingRequests * 4) /  
($MaliPrimitiveCullingFacingAndXYPlaneTestCulledPrimitives  
+ $MaliPrimitiveCullingZPlaneTestCulledPrimitives  
+ $MaliPrimitiveCullingSampleTestCulledPrimitives +  
$MaliPrimitiveCullingVisiblePrimitives)
```

1.3.3.4 Varying threads per input primitive

This expression defines the number of varying shader invocations per visible primitive. Minimize this number by reusing vertices for multiple adjacent primitives, improving temporal locality of index reuse in the index buffer, and avoiding unused index values in the active index range.

Efficient meshes with a high degree of vertex reuse tend to have average less than 1.5 vertices shaded per visible triangle, as the vertex computation can be shared by multiple adjacent primitives.

Inefficient meshes with no vertex reuse will shade at 3 vertices per visible triangle, but may require more than 3 if positions are reshaded or if redundant index locations are shaded.

```
($MaliTilerShadingRequestsVaryingShadingRequests * 4) /  
$MaliPrimitiveCullingVisiblePrimitives
```

1.3.4 Fragment overview

These counters look at the GPU processing workload being requested in terms of the total number of output pixels shaded, the average number of GPU cycles spent per pixel, and the average numbers of fragments shaded per output pixel.

It can be a useful exercise to set a cycle budget for an application, measured in terms of cycles per pixel. Compute the maximum possible cycle budget using this equation:

```
shaderCyclesPerSecond = MaliCoreCount MaliFrequency  
pixelsPerSecond = Screen_Resolution * Target_FPS  
  
// Max cycle budget assuming perfect execution  
maxBudget = shaderCyclesPerSecond / pixelsPerSecond  
  
// Real-world cycle budget assuming 85% utilization
```

```
realBudget = 0.85 * maxBudget
```

This can help set expectations of what is possible. For example, consider a mass-market device with a 3 core Mali GPU running at 500MHz. At 1080p60 this device will have a cycle budget of just 10 cycles per pixel, which must cover all processing costs - including vertex shading and fragment shading. It's definitely possible to write content inside this budget, but care must be taken to spend every cycle wisely if the best graphics fidelity is to be achieved.

1.3.4.1 Pixels

This expression defines the total number of pixels that are shaded by the GPU, including on-screen and off-screen render passes.

This measure can be a slight overestimate because the underlying hardware counter rounds the width and height values of the rendered surface to be 32-pixel aligned, even if those pixels are not actually processed during shading because they are out of the active viewport and/or scissor region.

```
$MaliGPUTasksFragmentTasks * 1024
```

1.3.4.2 Cycles per pixel

This expression defines the average number of GPU cycles being spent per pixel rendered, including any vertex shading cost.

It can be a useful exercise to set a cycle budget for each render pass in your game, based on the target resolution and frame rate you want to achieve. Rendering 1080p at 60 FPS is possible in a mass-market device, but the number of cycles per pixel you have to work with can be small, especially if you have multiple render passes per frame, so those cycles must be used wisely.

```
$MaliGPUCyclesGPUActive / ($MaliGPUTasksFragmentTasks * 1024)
```

1.3.4.3 Fragments per pixel

This expression computes the number of fragments shaded per output pixel.

GPU processing cost per pixel accumulates with the layer count, so high overdraw can build up to a significant overall processing cost. This is especially true when rendering to a high-resolution framebuffer, because the total overdraw cost is scaled by the pixel count. Minimize overdraw by rendering opaque objects front-to-back and minimizing use of blended transparent layers.

```
($MaliCoreWarpsFragmentWarps * 16 * $MaliConstantsShaderCoreCount) /  
($MaliGPUTasksFragmentTasks * 1024)
```


1.3.5 Fragment depth and stencil testing

This section looks at how fragment quads to be shaded interact with depth (Z) and stencil (S) testing. It is important that as many fragments as possible are early-ZS tested before shading, as this is more efficient than testing and killing things later using late-ZS.

To maximize the efficiency of early-ZS testing it is recommended to draw opaque objects starting with those closest to camera and then working further away, and then rendering transparent objects from back-to-front in a second pass.

1.3.5.1 Early ZS tested quad percentage

This expression defines the percentage of rasterized quads that were subjected to early depth and stencil testing.

You achieve the best early test rates by ensuring depth testing is enabled, and avoiding draw calls that can modify their own depth value by writing to the fragment depth.

```
max(min(($MaliCoreQuadsEarlyZSTestedQuads / $MaliCoreQuadsRasterizedFineQuads) *  
100, 100), 0)
```

1.3.5.2 Early ZS updated quad percentage

This expression defines the percentage of rasterized quads that update the framebuffer during early depth and stencil testing.

You achieve the best early update rates by ensuring depth testing is enabled, and avoiding draw calls that can modify their own coverage by using shader discard or alpha-to-coverage, or that modify their own depth value by writing to the fragment depth.

```
max(min(($MaliCoreQuadsEarlyZSUpdatedQuads / $MaliCoreQuadsRasterizedFineQuads) *  
100, 100), 0)
```

1.3.5.3 Early ZS killed quad percentage

This expression defines the percentage of rasterized quads that are killed by early depth and stencil testing.

Quads killed at this stage are killed before shading, so a high percentage here is not generally a performance problem. However, it may be indicative of an opportunity to use software culling techniques such as a portal culling to avoid sending occluded draw calls to the CPU.

```
max(min(($MaliCoreQuadsEarlyZSKilledQuads / $MaliCoreQuadsRasterizedFineQuads) *  
100, 100), 0)
```

1.3.5.4 FPK killed quad percentage

This expression defines the percentage of rasterized quads that are killed by Mali's forward pixel kill (FPK) hidden surface removal scheme.

Quads killed at this stage are killed before shading, so a high percentage here is not generally a performance problem. However, it may be indicative of an opportunity to use software culling techniques such as a portal culling to avoid sending occluded draw calls to the CPU.

```
max(min(((($MaliCoreQuadsRasterizedFineQuads - $MaliCoreQuadsEarlyZSKilledQuads -
($MaliCoreWarpsFragmentWarps * 16) / 4)) / $MaliCoreQuadsRasterizedFineQuads) *
100, 100), 0)
```

1.3.5.5 Late ZS tested quad percentage

This expression defines the percentage of rasterized quads that are tested by late depth and stencil testing. A high percentage of fragments hitting late-ZS can cause slow performance, even if fragments are not killed, as younger fragments at a coordinate cannot complete early-ZS until all older fragments at that coordinate have completed any pending late ZS operations.

For application shaders, use of late-ZS testing can be caused by shaders with mutable coverage, mutable depth, or side-effects on shared resources in memory. The driver will also generate late-ZS updates to load a depth or stencil attachment from memory at the start of a render pass, which is needed if the pass does not start from a cleared depth value.

```
max(min(($MaliCoreQuadsLateZSTestedQuads / $MaliCoreQuadsRasterizedFineQuads) * 100,
100), 0)
```

1.3.5.6 Late ZS killed quad percentage

This expression defines the percentage of rasterized quads that are killed by late depth and stencil testing. Quads killed by late ZS testing will execute at least some of their fragment program before being killed, so a significant number of quads being killed at late ZS testing can indicate a significant overhead. Aim to minimize the number of quads using and being killed by late ZS testing.

For application shaders, use of late-ZS testing can be caused by shaders with mutable coverage, mutable depth, or side-effects on shared resources in memory.


The driver will also generate late-ZS updates to load a depth or stencil attachment from memory at the start of a render pass, which is needed if the pass does not start from a cleared depth value. These fragments will show as a late-ZS kill, as no shader execution is needed once the depth or stencil value has been set.

```
max(min(($MaliCoreQuadsLateZSKilledQuads / $MaliCoreQuadsRasterizedFineQuads) * 100,
100), 0)
```

1.4 Shader core data path

This section describes the counters implemented by the Mali shader core thread issue units for both non-fragment and fragment workloads.

Figure 1-6: Valhall GPU shader core



1.4.1 Shader core workload

These counters count the number of warps issued for the two workload types. For Mali-G710 each warp contains 16 threads.

1.4.1.1 Non-fragment warps

This counter increments for every created non-fragment warp. For this GPU warps contain 16 threads.

For compute shaders, to ensure full utilization of the warp capacity any compute work groups should be a multiple of warp size.

```
$MaliCoreWarpsNonFragmentWarps
```

1.4.1.2 Fragment warps

This counter increments for every created fragment warp. For this GPU warps contain 16 threads.

Fragment warps are populated with fragment quads, where each quad corresponds to a 2x2 fragment region from a single triangle. Threads in a quad which correspond to a sample point outside of the triangle will still consume shader resource, which makes small triangles disproportionately expensive.

```
$MaliCoreWarpsFragmentWarps
```

1.4.2 Shader core throughput

These counters show the average number of cycles it takes to get a single thread shaded by the shader core. Note that this chart shows average throughput, not average cost, so includes impacts of processing latency and of resource sharing across the two workload types.

1.4.2.1 Non-fragment cycles per thread

This expression defines the average number of shader core cycles per non- fragment thread.

Note that this measurement captures the average throughput, which may not be a direct measure of processing cost for content that is sensitive to memory access latency. In addition there will be some crosstalk caused by non-fragment and fragment workloads running concurrently on the same hardware. This expression is therefore indicative of cost, but does not reflect precise costing.

```
$MaliCoreCyclesNonFragmentActive / ($MaliCoreWarpsNonFragmentWarps * 16)
```

1.4.2.2 Fragment cycles per thread

This expression defines the average number of shader core cycles per fragment thread. Note that this measurement captures the average throughput, which may not be a direct measure of processing cost for content which is sensitive to memory access latency. In addition there will be

some crosstalk caused by non-fragment and fragment workloads running concurrently on the same hardware. This expression is therefore indicative of cost, but does not reflect precise costing.

```
$MaliCoreCyclesFragmentActive / ($MaliCoreWarpsFragmentWarps * 16)
```

1.4.3 Shader core data path utilization

These counters show the total activity level of the major data paths in the shader core. These can help indicate which workload type which should be reviewed, and whether they are any scheduling issues.

1.4.3.1 Non-fragment utilization

This expression defines the percentage utilization of the shader core non-fragment path. This counter will monitor any cycle where a non-fragment workload is active in either the non-fragment shader core front-end, or in the programmable core itself.

```
max(min(($MaliCoreCyclesNonFragmentActive / $MaliCoreCyclesAnyActive) * 100, 100), 0)
```

1.4.3.2 Fragment utilization

This expression defines the percentage utilization of the shader core fragment path. This counter will monitor any cycle where a fragment workload is active in either the fragment shader core front-end, or in the programmable core itself.

```
max(min(($MaliCoreCyclesFragmentActive / $MaliCoreCyclesAnyActive) * 100, 100), 0)
```

1.4.3.3 Fragment FPK buffer utilization

This expression defines the percentage of cycles where the forward pixel kill (FPK) quad buffer, which is located after early-ZS but before the execution core, contains at least one fragment quad.

During fragment shading this counter should be close to 100%, indicating that the fragment front-end is able to keep up with the shader core fragment shading rate. This counter commonly drops below 100% for three reasons:

- The running workload has many empty tiles with no geometry to render. This can be common in shadow maps, for any screen region with no shadow casters.
- The application consists of simple shaders but a high percentage of microtriangles. This causes the shader core to complete fragments faster than they can be rasterized, so the quad buffer will start to drain,

- The application consists of layers which stall at early-ZS due to a dependency on an earlier fragment layer which is still in flight. This prevents new fragments entering the quad buffer, so the quad buffer will start to drain.

```
max(min(($MaliCoreCyclesFragmentFPKBAActive / $MaliCoreCyclesFragmentActive) * 100, 100), 0)
```

1.4.3.4 Execution core utilization

This expression defines the percentage utilization of the programmable execution core, monitoring any cycle where the shader core contains at least one warp. A low utilization here indicates lost performance, because there are spare shader core cycles that could be used.


In some use cases an idle core is unavoidable. For example, a clear color tile that contains no shaded geometry, or a shadow map that can be resolved entirely using early ZS depth updates.

Improve execution core utilization by parallel processing of the non-fragment and fragment queues, running overlapping workloads from multiple render passes. Also aim to keep the FPK buffer utilization as high as possible, ensuring constant forward-pressure on fragment shading.

```
max(min(($MaliCoreCyclesExecutionCoreActive / $MaliCoreCyclesAnyActive) * 100, 100), 0)
```

1.5 Shader core functional units

These counters provide views of the activity for the various programmable and fixed-function units inside the programmable shader core, which are responsible for executing shader programs. The various units inside the shader core run in parallel, so for shader-bound content the general technique is to identify the unit with the highest loading and optimize that. For thermally-bound content, reducing load on any functional unit will help improve energy efficiency.

Figure 1-7: Valhall GPU execution core

1.5.1 Functional unit utilization

These counters provide normalized views of the functional unit activity inside the shader core. The functional units run in parallel, and the most heavily utilized functional unit should be the target for optimizations to improve performance, although reducing any of the units' load will be good for energy efficiency.

1.5.1.1 Arithmetic unit utilization

This expression estimates the percentage utilization of the arithmetic unit in the execution engine.

The most effective technique for reducing arithmetic load is reducing the complexity of your shader programs. Increasing shader usage of 16-bit (medium) variables can also help.

Valhall GPUs consist of multiple parallel pipelines. This expression assumes the overall load on the arithmetic unit is the same as the load on the most heavily loaded pipeline, assuming that the other pipelines can run in parallel to it. This can be an optimistic estimate.

```
max(min((max($MaliCoreInstructionsFMAInstructions +
  $MaliCoreInstructionsCVTInstructions + $MaliCoreInstructionsSFUInstructions,
  $MaliCoreInstructionsSFUInstructions * 4) / $MaliCoreCyclesExecutionCoreActive) *
  100, 100), 0)
```

1.5.1.2 Varying unit utilization

This expression defines the percentage utilization of the varying unit.

The most effective technique for reducing varying load is reducing the number of interpolated values read by the fragment shading. Increasing shader usage of 16-bit (medium) input variables also helps, as they can be interpolated as twice the speed of 32-bit variables

```
max(min((( $MaliCoreVaryingCycles32BitInterpolationActive
  + $MaliCoreVaryingCycles16BitInterpolationActive) /
  $MaliCoreCyclesExecutionCoreActive) * 100, 100), 0)
```

1.5.1.3 Texture unit utilization

This expression defines the percentage utilization of the texturing unit.

The most effective technique for reducing texturing unit load is reducing the number of texture samples read by the fragment shader. Using simpler texture filters can reduce filtering cost. Using 32bpp color formats, and the ASTC decode mode extensions can reduce data access cost.

```
max(min(($MaliCoreTextureCyclesTexturingActive / $MaliCoreCyclesExecutionCoreActive)
  * 100, 100), 0)
```

1.5.1.4 Load/store unit utilization

This expression defines the percentage utilization of the load/store unit. The load/store unit is used for general purpose memory accesses, such as vertex attribute access, buffer access, work group shared memory access, and stack access. This unit also implements imageLoad/Store and atomic access functionality.

For most traditional vertex and fragment content the most significant contributor to load/store usage is vertex data, so simplifying mesh complexity (fewer triangles, fewer vertices, and/or fewer bytes per vertex) is recommended. However, this is dependent on the application workload.

```
max(min((( $MaliCoreLoadStoreCyclesFullReadCycles +
  $MaliCoreLoadStoreCyclesPartialReadCycles + $MaliCoreLoadStoreCyclesFullWriteCycles
  + $MaliCoreLoadStoreCyclesPartialWriteCycles +
```



```
$MaliCoreLoadStoreCyclesAtomicAccessCycles) / $MaliCoreCyclesExecutionCoreActive) * 100, 100), 0)
```

1.5.2 Shader workload properties

These counters provide normalized views of specific workload properties that can impact efficiency or hint at potential opportunities to optimize.

1.5.2.1 Partial coverage rate

This expression defines the percentage of fragment quads that contain samples with no coverage. A high percentage can indicate that the content has a high density of small triangles, which are expensive to process. To avoid this, use mesh level-of-detail algorithms to select simpler meshes as objects move further from the camera.

```
max(min(($MaliCoreQuadsPartialRasterizedFineQuads / $MaliCoreQuadsRasterizedFineQuads) * 100, 100), 0)
```

1.5.2.2 Full quad warp rate

This expression defines the percentage of warps that are fully populated with quads. If there are many warps that are not full then performance may be lower, because thread slots in the warp are unused. Full warps are more likely if:

- Compute shaders have work groups that are a multiple of warp size.
- Draw calls avoid high numbers of small primitives.

```
max(min(($MaliCoreWarpsFullQuadWarps / ($MaliCoreWarpsNonFragmentWarps + $MaliCoreWarpsFragmentWarps)) * 100, 100), 0)
```

1.5.2.3 Warp divergence percentage

This expression defines the percentage of instructions that have control flow divergence across the warp.

```
max(min(($MaliCoreInstructionsDivergedInstructions / ($MaliCoreInstructionsFMAInstructions + $MaliCoreInstructionsCVTInstructions + $MaliCoreInstructionsSFUInstructions)) * 100, 100), 0)
```

1.5.2.4 All registers warp rate

This expression defines the percentage of warps that use more than 32 registers, requiring the full register allocation of 64 registers. Warps that require more than 32 registers halve the peak thread

occupancy of the shader core, which can make shader performance more sensitive to cache misses and memory stalls.

```
max(min(($MaliCoreWarpsAllRegisterWarps / ($MaliCoreWarpsNonFragmentWarps +
$MaliCoreWarpsFragmentWarps)) * 100, 100), 0)
```

1.5.2.5 Unchanged tile kill rate

This expression defines the percentage of tiles that are killed by the transaction elimination CRC check because the content of a tile matches the content already stored in memory.

A high percentage of tile writes being killed indicates that a significant part of the framebuffer is static from frame to frame. Consider using scissor rectangles to reduce the area that is redrawn. To help manage the partial frame updates for window surfaces consider using the EGL extensions such as:

- EGL_KHR_partial_update
- EGL_EXT_swap_buffers_with_damage

```
max(min(($MaliCoreTilesUnchangedTilesKilled / (4 * $MaliCoreTilesTiles)) * 100,
100), 0)
```

1.6 Shader core varying unit

These counters show the usage of the varying unit, which is used for varying interpolation in fragment shaders. If the shader core utilization counters show that this unit is a bottleneck, these counters might provide some indication of optimization opportunities.

The interpolator has a 32-bit data path per thread, which can be used to interpolate a vec2 16-bit value in a single cycle, so 16-bit interpolation is twice as fast as 32-bit interpolation. It is recommended to use 16-bit (mediump) varying inputs to fragment shaders whenever possible. It is recommended to pack 16-bit values into vec2 or vec4 values; e.g. a single vec4 will interpolate faster than a separate vec3 + float pair.

1.6.1 Varying unit usage

These counters show the usage of the varying unit, which is used for all vertex attribute interpolation in fragment shaders.

1.6.1.1 Varying cycles

This expression defines the total number of cycles where the varying interpolator is active.

```
$MaliCoreVaryingCycles32BitInterpolationActive +  
$MaliCoreVaryingCycles16BitInterpolationActive
```

1.6.1.2 16-bit interpolation active

This counter increments for every 16-bit interpolation cycle processed by the varying unit.

```
$MaliCoreVaryingCycles16BitInterpolationActive
```

1.6.1.3 32-bit interpolation active

This counter increments for every 32-bit interpolation cycle processed by the varying unit. 32-bit interpolation is half the performance of 16-bit interpolation, so if content is varying bound consider reducing precision of varying inputs to fragment shaders.

```
$MaliCoreVaryingCycles32BitInterpolationActive
```

1.7 Shader core texture unit

These counters show the usage of the texturing unit, which is used for all texture sampling and filtering. If the shader core utilization counters show that this unit is a bottleneck, these counters might provide some indication of optimization opportunities.

1.7.1 Texture unit usage

These counters show the usage of the texturing unit, and the average number of cycles per instruction. For Mali-G710 the best case performance (bilinear filtered samples) is 0.125 cycles per sample.

1.7.1.1 Texture filtering cycles

This counter increments for every texture filtering issue cycle. This GPU can do 8 2D bilinear texture samples per clock. More complex filtering operations are composed of multiple 2D bilinear samples, and will take proportionally more filtering time to complete. The costs per sampled quad are:

- 2D bilinear filtering takes half a cycle.

- 2D trilinear filtering takes one cycles.
- 3D bilinear filtering takes one cycles.
- 3D trilinear filtering takes two cycles.

Using anisotropic filtering will make multiple filtered sub-samples which are combined to make the final output sample color. For a filter with MAX_ANISOTROPY of “N”, up to N times the cycles of the base filter are required.

```
$MaliCoreTextureCyclesTexturingActive
```

1.7.1.2 Texture filtering cycles using 4x bilinear

This counter increments for every cycle where the filtering unit uses the 4x path to implement nearest or bilinear filtering. This provides four filtered samples per clock.

```
$MaliCoreTextureCycles4xBilinearFilteringActive
```

1.7.1.3 Texture filtering cycles using 2x trilinear

This counter increments for every cycle where the filtering unit uses the 4x path to implement trilinear filtering. This provides two filtered samples per clock.

```
$MaliCoreTextureCycles2xTrilinearFilteringActive
```

1.7.1.4 Texture filtering cycles per instruction

This expression defines the average number of texture filtering cycles per instruction. For texture-limited content that has a CPI higher than the optimal throughout of this core (8 sample(s) per cycle), consider using simpler texture filters. See *Texture filtering cycles* for details of the expected performance for different types of operation.

```
$MaliCoreTextureCyclesTexturingActive / ($MaliCoreTextureQuadsTextureMessages * 2 * 4)
```

1.7.2 Texture unit memory usage

These counters show the average number of bytes read from the L2 cache or external memory per texture sample.

1.7.2.1 Texture bytes read from L2 per texture cycle

This expression defines the average number of bytes read from the L2 memory system by the texture unit per filtering cycle. This metric indicates how well textures are being cached in the L1 texture cache. If a high number of bytes are being requested per access, where high depends on the size of the texture formats you are using, it can be worth reviewing texture settings:

- Enable mipmaps for offline generated textures
- Use ASTC or ETC compression for offline generated textures
- Replace run-time generated framebuffer and texture formats with a narrower format
- Reduce use of imageLoad/Store in OpenGL ES and Vulkan, as this prevents use of framebuffer compression.
- Reduce any use of negative LOD bias used for texture sharpening
- Reduce the MAX_ANISOTROPY level for anisotropic filtering

```
($MaliCoreL2ReadsTextureL2ReadBeats * 16) / $MaliCoreTextureCyclesTexturingActive
```

1.7.2.2 Texture bytes read from external memory per texture cycle

This expression defines the average number of bytes read from the external memory system by the texture unit per filtering cycle. This metric indicates how well textures are being cached in the L2 cache. If a high number of bytes are being requested per access, where high depends on the size of the texture formats you are using, it can be worth reviewing texture settings:

- Enable mipmaps for offline generated textures
- Use ASTC or ETC compression for offline generated textures
- Replace run-time generated framebuffer and texture formats with a narrower format
- Reduce use of imageLoad/Store in OpenGL ES and Vulkan, as this prevents use of framebuffer compression.
- Reduce any use of negative LOD bias used for texture sharpening
- Reduce the MAX_ANISOTROPY level for anisotropic filtering

```
($MaliCoreExternalReadsTextureExternalReadBeats * 16) /  
$MaliCoreTextureCyclesTexturingActive
```

1.8 Shader core load/store unit

These counters show the content behavior in the load/store unit. This unit is used for all shader memory accesses except texturing and frame buffer write-back.

1.8.1 Load/store unit usage

These counters show the content behavior in the load/store unit, in terms of the number of reads and writes being made, and whether those loads use the full width of the available data path.

An important memory access optimization for compute shaders is to make effective use of the data width the load/store interface provides. It is recommended to make vector memory accesses in each thread, and to ensure that threads in the same warp access overlapping or sequential addresses inside a single 64 byte address range.

1.8.1.1 Load/store total issues

This expression defines the total number of load/store cache access cycles. This counter ignores secondary effects such as cache misses, so provides the best case cycle usage.

```
$MaliCoreLoadStoreCyclesFullReadCycles + $MaliCoreLoadStoreCyclesPartialReadCycles +  
$MaliCoreLoadStoreCyclesFullWriteCycles +  
$MaliCoreLoadStoreCyclesPartialWriteCycles +  
$MaliCoreLoadStoreCyclesAtomicAccessCycles
```

1.8.1.2 Load/store full read issues

This counter increments for every full-width load/store cache read.

```
$MaliCoreLoadStoreCyclesFullReadCycles
```

1.8.1.3 Load/store partial read issues

This counter increments for every partial-width load/store cache read. Partial data accesses do not make full use of the load/store cache capability, so efficiency can be improved by merging short accesses together to make fewer larger access requests. To do this in shader code:

- Use vector data loads
- Avoid padding in strided data accesses
- Write compute shaders so that adjacent threads in a warp access adjacent addresses in memory.

```
$MaliCoreLoadStoreCyclesPartialReadCycles
```

1.8.1.4 Load/store full write issues

This counter increments for every full-width load/store cache write.

```
$MaliCoreLoadStoreCyclesFullWriteCycles
```

1.8.1.5 Load/store partial write issues

This counter increments for every partial-width load/store cache write. Partial data accesses do not make full use of the load/store cache capability, so efficiency can be improved by merging short accesses together to make fewer larger access requests. To do this in shader code:

- Use vector data loads
- Avoid padding in strided data accesses
- Write compute shaders so that adjacent threads in a warp access adjacent addresses in memory.

```
$MaliCoreLoadStoreCyclesPartialWriteCycles
```

1.8.1.6 Load/store atomic issues

This counter increments for every load/store atomic access. Atomic memory accesses are typically multi-cycle operations per thread in the warp, so they are exceptionally expensive. Minimize the use of atomics in performance critical code.

```
$MaliCoreLoadStoreCyclesAtomicAccessCycles
```

1.8.2 Load/store unit memory usage

These counters show the average number of bytes read or written to the L2 cache per load/store read or write. This can be used to see how well workloads are using the GPU L1 and L2 caches, although knowing what “good” looks like requires knowledge of the algorithm being executed.

1.8.2.1 Load/store bytes read from L2 per access cycle

This expression defines the average number of bytes read from the L2 memory system by the load/store unit per read cycle. This metric gives some idea how well data is being cached in the L1 load/store cache. If a high number of bytes are being requested per access, where high depends on the buffer formats you are using, it can be worth reviewing data formats and access patterns.

```
($MaliCoreL2ReadsLoadStoreL2ReadBeats * 16) /  
($MaliCoreLoadStoreCyclesFullReadCycles +  
$MaliCoreLoadStoreCyclesPartialReadCycles)
```

1.8.2.2 Load/store bytes read from external memory per access cycle

This expression defines the average number of bytes read from the external memory system by the load/store unit per read cycle. This metric indicates how well data is being cached in the L2 cache. If a high number of bytes are being requested per access, where high depends on the texture formats you are using, it can be worth reviewing data formats and access patterns.

```
($MaliCoreExternalReadsLoadStoreExternalReadBeats  
* 16) / ($MaliCoreLoadStoreCyclesFullReadCycles +  
$MaliCoreLoadStoreCyclesPartialReadCycles)
```

1.8.2.3 Load/store bytes written to L2 per access cycle

This expression defines the average number of bytes written to the L2 memory system by the load/store unit per write cycle.

```
(( $MaliCoreWritesLoadStoreWritebackWriteBeats +  
$MaliCoreWritesLoadStoreOtherWriteBeats) * 16) /  
($MaliCoreLoadStoreCyclesFullWriteCycles +  
$MaliCoreLoadStoreCyclesPartialWriteCycles)
```

1.9 Shader core memory traffic

These counters show the total amount of memory access to the L2 and external memory made by the different parts of the shader core. This can be used to identify the sources of memory bandwidth, allowing targeted optimizations.

1.9.1 Read access from L2 cache

These counters show the shader core memory read traffic that is fetched from the L2 cache.

1.9.1.1 Front-end read bytes from L2 cache

This expression defines the total number of bytes read from the L2 memory system by the fragment front-end unit.

```
$MaliCoreL2ReadsFragmentL2ReadBeats * 16
```


1.9.1.2 Load/store read bytes from L2 cache

This expression defines the total number of bytes read from the L2 memory system by the load/store unit.

```
$MaliCoreL2ReadsLoadStoreL2ReadBeats * 16
```

1.9.1.3 Texture read bytes from L2 cache

This expression defines the total number of bytes read from the L2 memory system by the texture unit.

```
$MaliCoreL2ReadsTextureL2ReadBeats * 16
```

1.9.2 Read access from external memory

These counters show the shader core memory read traffic that is fetched from the external memory system. This may be fetched from a layer of system cache, external to the GPU, or from the main system DRAM.

1.9.2.1 Front-end read bytes from external memory

This expression defines the total number of bytes read from the external memory system by the fragment front-end unit.

```
$MaliCoreExternalReadsFragmentExternalReadBeats * 16
```

1.9.2.2 Load/store read bytes from external memory

This expression defines the total number of bytes read from the external memory system by the load/store unit.

```
$MaliCoreExternalReadsLoadStoreExternalReadBeats * 16
```

1.9.2.3 Texture read bytes from external memory

This expression defines the total number of bytes read from the external memory system by the texture unit.

```
$MaliCoreExternalReadsTextureExternalReadBeats * 16
```

1.9.3 Write access

These counters show the shader core memory traffic read that is fetched from the memory system, external to the GPU. This may be fetched from another layer of system cache or from external DRAM.

1.9.3.1 Load/store write bytes

This expression defines the total number of bytes written to the L2 memory system by the load/store unit.

```
($MaliCoreWritesLoadStoreWritebackWriteBeats +  
$MaliCoreWritesLoadStoreOtherWriteBeats) * 16
```

1.9.3.2 Tile buffer write bytes

This expression defines the total number of bytes written to the L2 memory system by the tile buffer writeback unit.

```
$MaliCoreWritesTileBufferWriteBeats * 16
```

1.10 GPU configuration

These counters show the configuration of the GPU in the target device. For example, showing the number of shader cores present in the design.

1.10.1 GPU configuration counters

These virtual counters can be used to scale performance results, allowing alternative data visualizations to be created. For example, multiplying a per shader core workload metric by \$MaliConstantsShaderCoreCount would give a GPU-wide total.

1.10.1.1 Shader core count

This configuration constant defines the number of shader cores in the design.

```
$MaliConstantsShaderCoreCount
```

1.10.1.2 L2 cache slice count

This configuration constant defines the number of L2 cache slices in the design.

```
$MaliConstantsL2SliceCount
```

1.10.1.3 External bus beat size

This configuration constant defines the number of bytes transferred per external bus beat.

```
($MaliConstantsBusWidthBits / 8)
```