

## Arm<sup>®</sup> Architecture Reference Manual Supplement Morello for A-profile Architecture

Document number DDI0606

Document version A.k

Document confidentiality Non-confidential

Copyright © 2019-2022 Arm Limited or its affiliates. All rights reserved.

#### Important message

Morello is a prototype architecture, which has a particular meaning to Arm of which the recipient must be aware as follows:

Subject to change without consent of all parties, and it is not committed for product development.

Includes the majority of expected features.

Includes detail on the majority of expected features.

Includes some necessary information from documentation relating to earlier architectures, but some cross-referencing might be necessary.

See the architecture release notes for more detail.

No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

## **Release information**

Date	Version	Changes
2022/Jan/17	A.k	<ul><li>PROTO_REL 04</li><li>PROTO_REL 04 external release</li></ul>
2021/Jun/25	A.j	<ul><li>PROTO_REL 03</li><li>PROTO_REL 03 external release</li></ul>
2021/Mar/19	A.i	<ul><li>PROTO_REL 02</li><li>PROTO_REL 02 external release</li></ul>
2020/Dec/18	A.h	<ul><li>PROTO_REL 01</li><li>PROTO_REL 01 external release</li></ul>
2020/Oct/28	A.g	<ul> <li>PROTO_REL 00</li> <li>PROTO_REL 00 external release</li> <li>CHERI reference updated to version 8</li> </ul>
2020/Sep/30	A.f	<ul><li>PROTO_REL 00</li><li>PROTO_REL 00 external release</li></ul>
2020/Aug/13	A.e	<ul><li>PROTO_EAC 01</li><li>PROTO_EAC 01 release, limited circulation</li></ul>
2020/Jul/02	A.d	<ul><li>PROTO_EAC 00</li><li>PROTO_EAC release, limited circulation</li></ul>
2020/May/29	A.c	<ul><li>Beta 02</li><li>Beta release, limited circulation</li></ul>
2020/Apr/09	A.b	<ul><li>Beta 01</li><li>Beta release, limited circulation</li></ul>
2020/Mar/25	A.b	<ul> <li>Beta 01 RC</li> <li>Beta release candidate, limited circulation</li> </ul>
2020/Jan/20	Beta 00	Beta draft, limited circulation
2019/Dec/09	Alpha 01	• First draft for review

#### **Non-Confidential Proprietary Notice**

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or TM are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/trademarks

Copyright © 2019-2022 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20349 version 21.0

#### **Product Status**

The information in this document is for a prototype extension to the Armv8-A architecture.

#### Changes in PROTO\_REL\_04

[1633]

The Embedded Trace Macrocell Architecture Specification expects instructions to be classified in to direct branches, indirect branches, and not a branch. The Morello specification did not contain enough information to make this classification. This has been corrected by adding a new rule KHQMC.

[1623]

The ASL of the registers CDBGDTR\_EL0 and CDLR\_EL0 is corrected with respect to the trapping due to CPTR\_EL2.CEN at EL2 and EL3.

[1618]

Rule R KDDZF step 10 references to B ie[4] and T ie[4] have been corrected to B ie[3] and T ie[3].

[1616]

In section 2.5.1 (Morello Bounds format), sub-section "Setting and encoding Bounds", the syntax used for SignExtend() when oE < 48 was incorrect, making it difficult to read. This has been corrected.

In section 2.5.2 (Representability checks), rule R LMXSB is clarified to describe the guaranteed range of the Capability Value, with respect to the base and the limit.

In section 2.8 (Capability memory relocation), rule R GFXBJ is clarified to apply the CCTLR\_ELx.DDCBO field when executing in ELx.

[1594]

AArch64.SecondStageTranslate() is corrected for the case where the first stage of translation results in a Capability fault due to a store of a valid capability (CDBM == 0 && SC == 1). The second stage translation should not perform the hardware update if the second stage entry has CDBM == 1.

[1593]

The CheckLoadTagsPermission() function is corrected to use the Exception level for the translation regime, instead of the current Exception level.

[1592]

The code in MemAttrDefaults() that initialized fields related to the handling of the LC and SC bits has been removed, because generally these fields have been initialized before this function is called. The initialization code was missing in AArch64.TranslateAddressS1Off(), and so it has been added there.

[1590]

The ASL for MSR (immediate) is corrected to show that writes of SPSel are ignored when the PE is in Restricted.

[1589]

In R KDDZF, step 5 for bounds setting contains a wrong variable E, which has been corrected to E'.

[1585]

The pseudocode functions AArch64.SysInstrInputIsCapability() was incorrectly checking for DC IVAC using op1 == 3 and crm == 6, and has been corrected to check for op1 == 0 and crm == 6.

[1584]

The ASL functions AArch64.MemSingle(), AArch64.CapabilityTag(), MemAtomicCompareAndSwapC(), and MemAtomicC() are updated to correctly handle faulting due to the LC bit on Device memory.

[1582]

The text in section 2.5.1 describing how the Capability Bounds are decoded was corrected in order to match the related pseudocode in section 5. The specific correction is in the decoding of T[15:14].

[1580]

The description for BLRS (pair of capabilities) is corrected in removing the suggestion that this instruction would perform a switch to Restricted.

[1156]

In section 2.9, Compartment ID, the informational text state BYCZR is clarified to explain the intention with respect to how an implementation might use this information.

#### **Known issues**

[635]

The pseudo-instruction "MOV Cn,CZR", which maps to "MOV Xn, XZR", is not described in the instruction set. [626]

The <extend> specifier on the following instructions is shown as a mandatory part of the syntax.

- \* ADD (extended register),
- \* Load/Store with a offset register.

This does not match the syntax for the equivalent instructions in the base architecture

# Arm<sup>®</sup> Architecture Reference Manual Supplement Morello for A-profile Architecture

	Release information  Non-Confidential Proprietary Notice  Product Status  Changes in PROTO_REL_04  Known issues
Preface	
	About this book
	Conventions
	Pseudocode descriptions
	Assembler syntax descriptions
	Rules-based writing
	Identifiers
	Examples
	Additional reading
	Arm publications
	Other publications
	Feedback
	Feedback on this book
	Progressive terminology commitment
Chapter 1	Introduction
Onapter 1	1.1 About the Morello architecture
	1.2 The CHERI protection model
	1.3 The Morello architecture in the Armv8-A profile
	1.3.1 Capability registers and memory
	1.3.2 Capability tagged memory
	1.3.3 ISA
	1.3.4 Controlled non-monotonicity
	1.3.5 Capability memory protection
	1.3.6 Capability protection for System registers and instructions
	1.3.7 Capability memory relocation
	1.3.7 Capability memory relocation
	1.3.7Capability memory relocation401.3.8Recursive immutability41.3.9The Virtual Memory System Architecture4
	1.3.7Capability memory relocation401.3.8Recursive immutability41.3.9The Virtual Memory System Architecture41.3.10Debug and trace4
	1.3.7Capability memory relocation401.3.8Recursive immutability41.3.9The Virtual Memory System Architecture4
Chapter 2	1.3.7Capability memory relocation401.3.8Recursive immutability401.3.9The Virtual Memory System Architecture401.3.10Debug and trace401.4The Morello architecture features40
Chapter 2	1.3.7 Capability memory relocation
Chapter 2	1.3.7 Capability memory relocation
Chapter 2	1.3.7       Capability memory relocation       40         1.3.8       Recursive immutability       4         1.3.9       The Virtual Memory System Architecture       4         1.3.10       Debug and trace       4         1.4       The Morello architecture features       4         Capability architecture rules         2.1       Capabilities       4         2.2       Capability registers       4
Chapter 2	1.3.7       Capability memory relocation       44         1.3.8       Recursive immutability       4         1.3.9       The Virtual Memory System Architecture       4         1.3.10       Debug and trace       4         1.4       The Morello architecture features       4         Capability architecture rules         2.1       Capabilities       4         2.2       Capability registers       4         2.3       Changes to Armv8 terminology       4
Chapter 2	1.3.7       Capability memory relocation       44         1.3.8       Recursive immutability       4         1.3.9       The Virtual Memory System Architecture       4         1.3.10       Debug and trace       4         1.4       The Morello architecture features       4         Capability architecture rules         2.1       Capabilities       4         2.2       Capability registers       4         2.3       Changes to Armv8 terminology       4         2.4       Capabilities in memory       4
Chapter 2	1.3.7       Capability memory relocation       44         1.3.8       Recursive immutability       4         1.3.9       The Virtual Memory System Architecture       4         1.3.10       Debug and trace       4         1.4       The Morello architecture features       4         Capability architecture rules         2.1       Capabilities       4         2.2       Capability registers       4         2.3       Changes to Armv8 terminology       4         2.4       Capabilities in memory       4         2.5       Capability encoding       4
Chapter 2	1.3.7 Capability memory relocation 44 1.3.8 Recursive immutability 4 1.3.9 The Virtual Memory System Architecture 4 1.3.10 Debug and trace 4 1.4 The Morello architecture features 4  Capability architecture rules 2.1 Capabilities 4 2.2 Capability registers 4 2.3 Changes to Armv8 terminology 4 2.4 Capabilities in memory 4 2.5 Capability encoding 4 2.5.1 Morello Bounds format 5
Chapter 2	1.3.7 Capability memory relocation 44 1.3.8 Recursive immutability 4 1.3.9 The Virtual Memory System Architecture 4 1.3.10 Debug and trace 4 1.4 The Morello architecture features 4  Capability architecture rules 2.1 Capabilities 4 2.2 Capability registers 4 2.3 Changes to Armv8 terminology 4 2.4 Capabilities in memory 4 2.5 Capability encoding 4 2.5.1 Morello Bounds format 5

		2.6.1	Monotonic manipulation: sealing operations	57
		2.6.2	Controlled non-monotonic manipulation	58
	2.7	Using	g capabilities	61
		2.7.1	System permission	61
		2.7.2	Capability memory protection	62
		2.7.3	Capability memory protection exceptions	63
		2.7.4	Recursive immutability	64
	2.8		bility memory relocation	65
	2.9	•	partment ID	66
	2.10		action set selection	67
	2.11		t	68
	2.11		ss to the Morello architecture	
				69
	2.13		otion model	70
		2.13.1	Non-capability exception entry or return	70
		2.13.2	Capability exception entry and return	70
		2.13.3	Exception types	71
		2.13.4	Exception routing	72
		2.13.5	Exception priorities	72
	2.14	The \	/irtual Memory System Architecture	75
		2.14.1	Translation table descriptors	77
	2.15	Self-h	nosted debug	79
		2.15.1	Watchpoints	79
	2.16	The E	Embedded Trace Macrocell architecture	80
		2.16.1	Exception instruction trace element	80
		2.16.2	Address and Context tracing packets	80
	2.17	_	rmance Monitoring Unit	83
	2.18		stical profiling extension	87
	2.10	2.18.1	The Statistical Profiling Buffer	87
		2.18.2	Statistical profiling extension packets	87
	2.10	_	· · ·	
	2.19		nal debug	88
		2.19.1	Entering Debug state	88
		2.19.2	Exiting Debug state	88
		2.19.3	Executing instructions in Debug state	88
		2.19.4	Instructions in Debug state	
		2.19.5	Debug Communications Channel (DCC) access	90
Chapter 3	Pog	ister def	initions	
Chapter 3	3.1			91
	3.1	negis	ster index	-
		3.1.1	AArch64 registers	
		3.1.2	Changes to existing registers	
		3.1.3	New registers added by Morello	
		3.1.4	External registers	
	3.2	•	abetical list of registers	
		3.2.1	CCTLR_EL0, Capability Control Register (EL0)	
		3.2.2	CCTLR_EL1, Capability Control Register (EL1)	
		3.2.3	CCTLR_EL2, Capability Control Register (EL2)	107
		3.2.4	CCTLR_EL3, Capability Control Register (EL3)	113
		3.2.5	CDBGDTR_EL0, Capability Debug Data Transfer Register, half-duplex.	117
		3.2.6	CDLR_EL0, Capability Debug Link Register	121
		3.2.7	CHCR_EL2, Capability Hypervisor Configuration Register	
		3.2.8	CID_EL0, Compartment ID Register	
		3.2.9	CNTVCT_EL0, Counter-timer Virtual Count register	
		3.2.10	CPACR_EL1, Architectural Feature Access Control Register	
		3.2.11	CPTR_EL2, Architectural Feature Trap Register (EL2)	
		3.2.12	CPTR_EL3, Architectural Feature Trap Register (EL3)	
		J.Z. 1Z	or Tr_LLO, Architectural Feature Trap negroter (ELO)	14/

3.2.13	CSCR_EL3, Capability Secure Configuration Register	
_		
	_ , , , , , , , , , , , , , , , , , , ,	
	· · · · · · · · · · · · · · · · · · ·	
	/	
	_ :	
	_ •	
	<del>-</del>	
	_ ,	
		443
-		_
_		
496		
	CACD CACAD CACALD CACLD	
4.2.7	CASB, CASAB, CASALB, CASLB	
4.2.7 4.2.8	CASH, CASAH, CASALH, CASLH	459
4.2.7 4.2.8 4.2.9	CASH, CASAH, CASALH, CASLH	459 461
4.2.7 4.2.8 4.2.9 4.2.10	CASH, CASAH, CASALH, CASLH	459 461 463
4.2.7 4.2.8 4.2.9 4.2.10 4.2.11	CASH, CASAH, CASALH, CASLH	459 461 463 464
4.2.7 4.2.8 4.2.9 4.2.10	CASH, CASAH, CASALH, CASLH	459 461 463 464 465
	3.2.14 3.2.15 3.2.16 3.2.17 3.2.18 3.2.19 3.2.20 3.2.21 3.2.22 3.2.23 3.2.24 3.2.25 3.2.26 3.2.27 3.2.28 3.2.29 3.2.30 3.2.31 3.2.32 3.2.33 3.2.34 3.2.35 3.2.36 3.2.37 3.2.38 3.2.39 3.2.40 3.2.41 3.2.42 3.2.43 3.2.44 3.2.45 3.2.44 3.2.45 3.2.46 3.2.47 3.2.48 3.2.49 3.2.50  Instruction 4.1 The	3.2.14 DBGDTR2A, Debug Data Transfer Register 2A 3.2.15 DBGDTR2B, Debug Data Transfer Register 2B 3.2.16 DDC_EL0, Default Data Capability (EL0) 3.2.17 DDC_EL1, Default Data Capability (EL1) 3.2.18 DDC_EL3, Default Data Capability (EL1) 3.2.19 DDC_EL3, Default Data Capability (EL2) 3.2.10 DDC_EL3, Default Data Capability (EL3) 3.2.20 DSPSR_EL0, Debug Saved Program Status Register 3.2.21 EDSCR2, External Debug Status and Control Register 2 3.2.22 ELR_EL1, Exception Link Register (EL1) 3.2.23 ELR_EL2, Exception Link Register (EL2) 3.2.24 ELR_EL3, Exception Link Register (EL3) 3.2.25 ESR_EL1, Exception Syndrome Register (EL3) 3.2.26 ESR_EL2, Exception Syndrome Register (EL2) 3.2.27 ESR_EL3, Exception Syndrome Register (EL2) 3.2.28 FAR_EL1, Fault Address Register (EL3) 3.2.29 FAR_EL2, Fault Address Register (EL3) 3.2.30 FAR_EL3, Fault Address Register (EL3) 3.2.31 ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1 3.2.32 PMBSR_EL1, Profiling Buffer Status/syndrome Register 1 3.2.33 RDDC_EL0, Restricted Default Data Capability 3.2.34 RSP_EL0, Restricted Stack Pointer 3.2.35 RTPIDR_EL0, Restricted Stack Pointer 3.2.36 SP_EL0, Stack Pointer (EL0) 3.2.37 SP_EL1, Stack Pointer (EL1) 3.2.38 SP_EL2, Stack Pointer (EL1) 3.2.39 SP_EL3, Stack Pointer (EL1) 3.2.30 SPS_EL3, Stack Pointer (EL1) 3.2.31 SP_EL2, Stack Pointer (EL1) 3.2.32 SP_EL3, Stack Pointer (EL1) 3.2.33 SP_EL3, Stack Pointer (EL1) 3.2.34 TPIDR_EL0, Restricted Dead/Write Software Thread ID Register 3.2.35 SP_EL3, Stack Pointer (EL1) 3.2.36 SP_EL3, Stack Pointer (EL2) 3.2.37 TPIDR_EL0, EL0 Read/Write Software Thread ID Register 3.2.38 SP_EL3, Stack Pointer (EL2) 3.2.39 SP_EL3, Stack Pointer (EL2) 3.2.40 TPIDR_EL1, EL1 Software Thread ID Register 3.2.41 TPIDR_EL2, EL2 Software Thread ID Register 4.2 SPSR_EL3, Seventer Program Status Register (EL1) 3.2.41 TPIDR_EL2, EL2 Software Thread ID Register 3.2.42 TPIDR_EL3, EL3 Software Thread ID Register 3.2.43 TPIDR_EL3, EL3 Software Thread ID Register 3.2.44 TPIDR_EL3, EL3 Software Thread ID Register 3.2.49 VBAR_EL2, V

4.2.14	LDADDB, LDADDAB, LDADDALB, LDADDLB	. 468
4.2.15	LDADDH, LDADDAH, LDADDALH, LDADDLH	. 470
4.2.16	LDAPR	
4.2.17	LDAPRB	
4.2.18	LDAPRH	
4.2.19	LDAR	
4.2.20	LDARB	
4.2.21	LDARH	
4.2.22	LDAXP	
4.2.23	LDAXR	
4.2.24	LDAXRB	
4.2.25	LDAXRH	
4.2.26	LDCLR, LDCLRA, LDCLRAL, LDCLRL	
4.2.27	LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB	
4.2.28	LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH	
4.2.29	LDEOR, LDEORA, LDEORAL, LDEORL	
4.2.29	LDEORB, LDEORAB, LDEORALB, LDEORLB	
4.2.31	LDEORH, LDEORAH, LDEORALH, LDEORLH	
4.2.32	LDLAR	
4.2.33	LDLARB	
4.2.34	LDLARH	
4.2.35	LDNP	
4.2.36	LDP	
4.2.37	LDPSW	
4.2.38	LDR (immediate)	
4.2.39	LDR (literal)	
4.2.40	LDR (register)	
4.2.41	LDRB (immediate)	
4.2.42	LDRB (register)	
4.2.43	LDRH (immediate)	
4.2.44	LDRH (register)	
4.2.45	LDRSB (immediate)	
4.2.46	LDRSB (register)	
4.2.47	LDRSH (immediate)	
4.2.48	LDRSH (register)	
4.2.49	LDRSW (immediate)	
4.2.50	LDRSW (literal)	
4.2.51	LDRSW (register)	. 543
4.2.52	LDSET, LDSETA, LDSETAL, LDSETL	
4.2.53	LDSETB, LDSETAB, LDSETALB, LDSETLB	. 547
4.2.54	LDSETH, LDSETAH, LDSETLH	. 549
4.2.55	LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL	. 551
4.2.56	LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB	. 553
4.2.57	LDSMAXH, LDSMAXAH, LDSMAXLH	. 555
4.2.58	LDSMIN, LDSMINA, LDSMINAL, LDSMINL	. 557
4.2.59	LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB	. 559
4.2.60	LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH	
4.2.61	LDTR	
4.2.62	LDTRB	
4.2.63	LDTRH	
4.2.64	LDTRSB	
4.2.65	LDTRSH	
4.2.66	LDTRSW	
4.2.67	LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL	
4.2.68	LDUMAXB. LDUMAXAB. LDUMAXALB. LDUMAXLB	

4.2.69	LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH	
4.2.70	LDUMIN, LDUMINA, LDUMINAL, LDUMINL	581
4.2.71	LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB	
4.2.72	LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH	585
4.2.73	LDUR	587
4.2.74	LDURB	589
4.2.75	LDURH	591
4.2.76	LDURSB	593
4.2.77	LDURSH	595
4.2.78	LDURSW	597
4.2.79	LDXP	599
4.2.80	LDXR	602
4.2.81	LDXRB	604
4.2.82	LDXRH	
4.2.83	PRFM (immediate)	
4.2.84	PRFM (literal)	
4.2.85	PRFM (register)	
4.2.86	PRFUM	
4.2.87	RET	
4.2.88	STADD, STADDL	
4.2.89	STADDB, STADDLB	
4.2.90	STADDH, STADDLH	
4.2.91	STCLR, STCLRL	
4.2.92	STCLRB, STCLRLB	
4.2.92	STCLRH, STCLRLH	
4.2.93	STEOR, STEORL	
_		
4.2.95	STEORB, STEORLB	
4.2.96	STEORH, STEORLH	
4.2.97	STLLR	
4.2.98	STLLRB	
4.2.99	STLLRH	
4.2.100	STLR	
4.2.101	STLRB	
4.2.102	STLRH	
4.2.103	STLXP	
4.2.104	STLXR	
4.2.105	STLXRB	
4.2.106	STLXRH	647
4.2.107	STNP	650
4.2.108		652
4.2.109	- (,	655
4.2.110	STR (register)	658
4.2.111	STRB (immediate)	661
4.2.112	STRB (register)	664
4.2.113	STRH (immediate)	666
4.2.114	STRH (register)	669
4.2.115	STSET, STSETL	671
4.2.116		673
4.2.117	STSETH, STSETLH	674
4.2.118	•	675
4.2.119	STSMAXB, STSMAXLB	
4.2.120	STSMAXH, STSMAXLH	
4.2.121	STSMIN, STSMINL	
4.2.122		
4 2 123	STSMINH STSMINI H	682

	4.2.124	STTR 683
	4.2.125	STTRB
	4.2.126	STTRH
	4.2.127	STUMAX, STUMAXL
	4.2.128	STUMAXB, STUMAXLB
	4.2.129	STUMAXH, STUMAXLH
	4.2.130	STUMIN, STUMINL
	4.2.131	STUMINB, STUMINLB
	4.2.132	STUMINH, STUMINLH
	4.2.133	STUR
	4.2.134	STURB
	4.2.135	STURH
	4.2.136	STXP
	4.2.137	STXR
	4.2.138	STXRB
	4.2.139	STXRH
	4.2.140	SWP, SWPA, SWPAL, SWPL
	4.2.141	SWPB, SWPAB, SWPLB
	4.2.142	SWPH, SWPAH, SWPALH, SWPLH
4.3		ed SIMD&FP instructions
	4.3.1	LD1 (multiple structures)
	4.3.2	LD1 (single structure)
	4.3.3	LD1R
	4.3.4	LD2 (multiple structures)
	4.3.5	LD2 (single structure)
	4.3.6	LD2R
	4.3.7	LD3 (multiple structures)
	4.3.8	LD3 (single structure)
	4.3.9	LD3R
	4.3.10	LD4 (multiple structures)
	4.3.11	LD4 (single structure)
	4.3.12	LD4R
	4.3.13	LDNP (SIMD&FP)
	4.3.14	LDP (SIMD&FP)
	4.3.15	LDR (immediate, SIMD&FP)
	4.3.16	LDR (literal, SIMD&FP)
	4.3.17	LDR (register, SIMD&FP)
	4.3.18	LDUR (SIMD&FP)
	4.3.19	ST1 (multiple structures)
	4.3.20	ST1 (single structure)
	4.3.21	ST2 (multiple structures)
	4.3.22	ST2 (single structure)
	4.3.23	ST3 (multiple structures)
	4.3.24	ST3 (single structure)
	4.3.25	ST4 (multiple structures)
	4.3.26	ST4 (single structure)
	4.3.27	STNP (SIMD&FP)
	4.3.28	STP (SIMD&FP)
	4.3.29	STR (immediate, SIMD&FP)
	4.3.29	STR (register, SIMD&FP)
	4.3.31	STUR (SIMD&FP)
4.4		nstructions
4.4	4.4.1	ADD (extended register)
	4.4.1	ADD (immediate)
	4.4.2	ADD (inimediate)
	T.T.∪	NOTED

4.4.4	ADRP	
4.4.5	ALIGND	
4.4.6	ALIGNU	812
4.4.7	BICFLGS (immediate)	813
4.4.8	BICFLGS (register)	814
4.4.9	BLR (indirect)	
4.4.10	BLR (memory indirect)	
4.4.11	BLRR	
4.4.12	BLRS (capability)	
4.4.13	BLRS (pair of capabilities)	
4.4.14	BR (indirect)	
4.4.15	BR (memory indirect)	
4.4.16	BRR	
4.4.17	BRS (capability)	
4.4.18	BRS (pair of capabilities)	
4.4.19	BUILD	
4.4.20	BX	
4.4.21	CAS	
4.4.22	CASA	
4.4.23	CASAL	
4.4.24	CASL	
4.4.25	CFHI	
4.4.26	CHKEQ	
4.4.27	CHKSLD	
4.4.28	CHKSS	
4.4.29	CHKSSU	
4.4.30	CHKTGD	
4.4.31	CLRPERM (immediate)	
4.4.32	CLRPERM (register)	
4.4.33	CLRTAG	
4.4.34	CMP	
4.4.35	CPY	
4.4.36	CPYTYPE	
4.4.37	CPYVALUE	
4.4.38	CSEAL	
4.4.36 4.4.39		
4.4.40	CSEL	
	CVT (to capability)	
4.4.41 4.4.42	CVT (to pointer)	
4.4.43	CVT (to pointer)	
4.4.44	` ' '	
4.4.45	CVTD7	
4.4.45	CVTD (to conclude)	
4.4.46 4.4.47	CVTP (to capability)	
	CVTP7	
4.4.48	CVTZ	
4.4.49	CVTZ	
4.4.50	EORFLOS (immediate)	
4.4.51	EORFLGS (register)	
4.4.52	GCBASE	
4.4.53	GCFLGS	
4.4.54	GCLEN	
4.4.55	GCLIM	
4.4.56	GCOFF	
4.4.57	GCPERM	864 865
4 4 58	GCSEAL	Xhh

4.4.59	GCTAG
4.4.60	GCTYPE
4.4.61	GCVALUE
4.4.62	LDAPR
4.4.63	LDAR (capability, alternate base)
4.4.64	LDAR (capability, normal base)
4.4.65	LDAR (integer)
4.4.66	LDARB
4.4.67	LDAXP
4.4.68	LDAXR
4.4.69	LDCT
4.4.70	LDNP
4.4.71	LDP (post-indexed)
4.4.72	LDP (pre-indexed)
4.4.73	LDP (signed offset)
4.4.74	LDPBLR
4.4.75	LDPBR
4.4.76	LDR (literal)
4.4.77	LDR (post-indexed)
4.4.78	LDR (pre-indexed)
4.4.79	LDR (register offset, capability, alternate base)
4.4.80	LDR (register offset, capability, normal base)
4.4.81	LDR (register offset, integer)
4.4.82	LDR (register offset, SIMD&FP)
4.4.83	LDR (unsigned offset, capability, alternate base)
4.4.84	LDR (unsigned offset, capability, normal base)
4.4.85	, ,
4.4.86	LDR (unsigned offset, integer)
4.4.87	
4.4.88	LDRB (unsigned offset)
	LDRH
4.4.89	LDRSB
4.4.90	LDRSH
4.4.91	LDTR
4.4.92	LDUR (capability, alternate base)
4.4.93	LDUR (capability, normal base)
4.4.94	LDUR (integer)
4.4.95	LDUR (SIMD&FP)
4.4.96	LDURB
4.4.97	LDURH
4.4.98	LDURSB
4.4.99	LDURSH
4.4.100	LDURSW
4.4.101	LDXP
4.4.102	LDXR
4.4.103	MOV
4.4.104	MRS
4.4.105	MSR
4.4.106	ORRFLGS (immediate)
4.4.107	ORRFLGS (register)
4.4.108	RET
4.4.109	RETR 927
4.4.110	RETS (capability)
4.4.111	RETS (pair of capabilities)
4.4.112	RRLEN
4.4.113	RRMASK

	5.4		64/debug/enables/AArch64.GenerateDebugExceptions
	5.3		64/debug/breakpoint/AArch64.StateMatch
	5.2		64/debug/breakpoint/AArch64.BreakpointValueMatch
Chapter 0	5.1		64/debug/breakpoint/AArch64.BreakpointMatch
Chapter 5	Реді	ıdocode	definitions
	4.5	Index	by encoding
		4.4.161	UNSEAL
		4.4.160	SWPL
		4.4.159	SWPAL
		4.4.158	SWPA
		4.4.157	SWP
		4.4.156	SUBS
		4.4.155	SUB
		4.4.154	STXR
		4.4.153	STXP981
		4.4.152	STURH
		4.4.151	STURB
		4.4.150	STUR (SIMD&FP)
		4.4.149	STUR (integer)
		4.4.148	STUR (capability, normal base)
		4.4.147	STUR (capability, alternate base)
		4.4.146	STTR
		4.4.145	STRH
		4.4.144	STRB (unsigned offset)
		4.4.143	STRB (register offset)
		4.4.142	STR (unsigned offset, integer)
		4.4.141	STR (unsigned offset, capability, normal base)
		4.4.140	STR (unsigned offset, capability, alternate base)
		4.4.139	STR (register offset, SIMD&FP)
		4.4.138	STR (register offset, integer)
		4.4.137	STR (register offset, capability, normal base)
		4.4.136	STR (register offset, capability, alternate base)
		4.4.135	STR (pre-indexed)
		4.4.134	STR (post-indexed)
		4.4.133	STP (signed offset)
		4.4.132	STP (pre-indexed)
		4.4.131	STP (post-indexed)
		4.4.130	STNP
		4.4.129	STLXR
		4.4.128	STLXP
		4.4.127	STLRB
		4.4.126	STLR (integer)
		4.4.125	STLR (capability, normal base)
		4.4.124	STLR (capability, alternate base)
		4.4.123	STCT
		4.4.122	SEAL (immediate)
		4.4.121	SEAL (capability)
		4.4.119	SCVALUE
		4.4.119	SCTAG
		4.4.117 4.4.118	SCFLGS
		4.4.116	SCBNDSE
		4.4.115	SCBNDS (register)

5.5	aarch64/debug/enables/AArch64.GenerateDebugExceptionsFrom	1102
5.6	aarch64/debug/pmu/AArch64.CheckForPMUOverflow	1102
5.7	aarch64/debug/pmu/AArch64.CountEvents	
5.8	aarch64/debug/statisticalprofiling/CheckProfilingBufferAccess	1104
5.9	aarch64/debug/statisticalprofiling/CheckStatisticalProfilingAccess	1104
5.10	aarch64/debug/statisticalprofiling/CollectContextIDR1	1104
5.11	aarch64/debug/statisticalprofiling/CollectContextIDR2	
5.12	aarch64/debug/statisticalprofiling/CollectPhysicalAddress	
5.13	aarch64/debug/statisticalprofiling/CollectRecord	
5.14	aarch64/debug/statisticalprofiling/CollectTimeStamp	
5.15	aarch64/debug/statisticalprofiling/OpType	
5.16	aarch64/debug/statisticalprofiling/ProfilingBufferEnabled	
5.17	aarch64/debug/statisticalprofiling/ProfilingBufferOwner	
5.18	aarch64/debug/statisticalprofiling/ProfilingSynchronizationBarrier	
5.19	aarch64/debug/statisticalprofiling/StatisticalProfilingEnabled	
5.20	aarch64/debug/statisticalprofiling/SysRegAccess	
5.21	aarch64/debug/statisticalprofiling/TimeStamp	
5.22	aarch64/debug/takeexceptiondbg/AArch64.TakeExceptionInDebugState .	
5.23	aarch64/debug/watchpoint/AArch64.WatchpointByteMatch	
5.24	aarch64/debug/watchpoint/AArch64.WatchpointMatch	
5.25	aarch64/exceptions/aborts/AArch64.Abort	
5.26	aarch64/exceptions/aborts/AArch64.AbortSyndrome	
5.27	aarch64/exceptions/aborts/AArch64.CheckPCAlignment	
5.28	aarch64/exceptions/aborts/AArch64.DataAbort	
5.29	aarch64/exceptions/aborts/AArch64.InstructionAbort	
5.30	aarch64/exceptions/aborts/AArch64.PCAlignmentFault	
5.31	aarch64/exceptions/aborts/AArch64.SPAlignmentFault	
5.32	aarch64/exceptions/aborts/CapabilityFault	1110
5.33	aarch64/exceptions/aborts/CheckCapability	
5.34	aarch64/exceptions/aborts/CheckPCCCapability	
5.35	aarch64/exceptions/asynch/AArch64.TakePhysicalFIQException	
5.36	aarch64/exceptions/asynch/AArch64.TakePhysicalIRQException	
5.37	aarch64/exceptions/asynch/AArch64.TakePhysicalSErrorException	
5.38	aarch64/exceptions/asynch/AArch64.TakeVirtualFIQException	
5.39	aarch64/exceptions/asynch/AArch64.TakeVirtualIRQException	
5.40	aarch64/exceptions/asynch/AArch64.TakeVirtualSErrorException	
5.41	aarch64/exceptions/debug/AArch64.BreakpointException	
5.42	aarch64/exceptions/debug/AArch64.SoftwareBreakpoint	
5.43	aarch64/exceptions/debug/AArch64.SoftwareStepException	
5.44	aarch64/exceptions/debug/AArch64.VectorCatchException	
5.45	aarch64/exceptions/debug/AArch64.WatchpointException	
5.46	aarch64/exceptions/exceptions/AArch64.ExceptionClass	
5.47	aarch64/exceptions/exceptions/AArch64.ReportException	
5.48	aarch64/exceptions/exceptions/AArch64.ResetControlRegisters	
5.49	aarch64/exceptions/exceptions/AArch64.TakeReset	
5.50	aarch64/exceptions/ieeefp/AArch64.FPTrappedException	
5.51	aarch64/exceptions/syscalls/AArch64.CallHypervisor	
5.52	aarch64/exceptions/syscalls/AArch64.CallSecureMonitor	
5.53	aarch64/exceptions/syscalls/AArch64.CallSupervisor	
5.54	aarch64/exceptions/takeexception/AArch64.TakeException	
5.55 5.55	aarch64/exceptions/traps/AArch64.AArch32SystemAccessTrap	
5.56	aarch64/exceptions/traps/AArch64.AArch32SystemAccessTrapSyndrome	
5.57	aarch64/exceptions/traps/AArch64.AdvSIMDFPAccessTrap	
5.57 5.58	aarch64/exceptions/traps/AArch64.CheckCP15InstrCoarseTraps	
5.50 5.59	aarch64/exceptions/traps/AArch64.CheckFPAdvSIMDEnabled	

5.60	aarch64/exceptions/traps/AArch64.CheckFPAdvSIMDTrap	1121
5.61	aarch64/exceptions/traps/AArch64.CheckForSMCUndefOrTrap	
5.62	aarch64/exceptions/traps/AArch64.CheckForWFxTrap	
5.63	aarch64/exceptions/traps/AArch64.CheckIllegalState	
5.64	aarch64/exceptions/traps/AArch64.MonitorModeTrap	
5.65	aarch64/exceptions/traps/AArch64.SystemAccessTrap	
5.66	aarch64/exceptions/traps/AArch64.SystemAccessTrapSyndrome	
5.67	aarch64/exceptions/traps/AArch64.UndefinedFault	
5.68	aarch64/exceptions/traps/AArch64.WFxTrap	
5.69	aarch64/exceptions/traps/CapabilityAccessTrap	
5.70	aarch64/exceptions/traps/CheckCapabilitiesEnabled	
5.71	aarch64/exceptions/traps/CheckFPAdvSIMDEnabled64	
5.72	aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL0	
5.73	aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL1	
5.74	aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL2	
5.75	aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL3	
5.76	aarch64/exceptions/traps/IsAccessToCapabilitiesEnabledAtEL	
5.77	aarch64/exceptions/traps/IsInC64	
5.78	aarch64/exceptions/traps/IsTagSettingDisabled	
5.79	aarch64/exceptions/traps/TargetELForCapabilityExceptions	
5.80	aarch64/functions/aborts/AArch64.CreateFaultRecord	
5.81	aarch64/functions/aborts/AArch64.FaultSyndrome	
5.82	aarch64/functions/exclusive/AArch64.ExclusiveMonitorsPass	
5.83	aarch64/functions/exclusive/AArch64.lsExclusiveVA	1128
5.84	aarch64/functions/exclusive/AArch64.MarkExclusiveVA	
5.85	aarch64/functions/exclusive/AArch64.SetExclusiveMonitors	
5.86	aarch64/functions/fusedrstep/FPRSqrtStepFused	
5.87	aarch64/functions/fusedrstep/FPRecipStepFused	
5.88	aarch64/functions/memory/AArch64.CheckAlignment	
5.89	aarch64/functions/memory/AArch64.MemSingle	1120
5.90	aarch64/functions/memory/AArch64.TaggedMemSingle	
5.91	aarch64/functions/memory/AArch64.TranslateAddressForAtomicAccess	
5.92	aarch64/functions/memory/CapabilityTag	
5.92	aarch64/functions/memory/CheckSPAlignment	
5.93 5.94	aarch64/functions/memory/Mem	
5.94 5.95	aarch64/functions/memory/MemAtomic	
5.96	aarch64/functions/memory/MemAtomicC	
5.97	aarch64/functions/memory/MemAtomicCompareAndSwap	
5.98	aarch64/functions/memory/MemAtomicCompareAndSwapC	
5.99	aarch64/functions/ras/AArch64.ESBOperation	
5.100	aarch64/functions/ras/AArch64.PhysicalSErrorSyndrome	
5.101	aarch64/functions/ras/AArch64.ReportDeferredSError	
5.102	aarch64/functions/ras/AArch64.vESBOperation	
5.103	aarch64/functions/registers/AArch64.MaybeZeroRegisterUppers	
5.104	aarch64/functions/registers/AArch64.ResetGeneralRegisters	
5.105	aarch64/functions/registers/AArch64.ResetSIMDFPRegisters	
5.106	aarch64/functions/registers/AArch64.ResetSpecialRegisters	
5.107	aarch64/functions/registers/AArch64.ResetSystemRegisters	
5.108	aarch64/functions/registers/C	
5.109	aarch64/functions/registers/CSP	
5.110	aarch64/functions/registers/CapIsSystemAccessEnabled	
5.111	aarch64/functions/registers/Capability	
5.112	aarch64/functions/registers/DDC	
5.113	aarch64/functions/registers/IsInRestricted	
5.114	aarch64/functions/registers/PC	1141

5.115	aarch64/functions/registers/PCC
5.116	aarch64/functions/registers/SP
5.117	aarch64/functions/registers/V
5.118	aarch64/functions/registers/VirtualAddress
5.119	aarch64/functions/registers/VirtualAddressType
5.120	aarch64/functions/registers/Vpart
5.121	aarch64/functions/registers/X
5.122	aarch64/functions/sysregisters/CCTLR
5.123	aarch64/functions/sysregisters/CELR
5.124	aarch64/functions/sysregisters/CNTKCTL
5.125	aarch64/functions/sysregisters/CNTKCTLType
5.126	aarch64/functions/sysregisters/CPACR
5.127	aarch64/functions/sysregisters/CPACRType
5.128	aarch64/functions/sysregisters/CVBAR
5.129	aarch64/functions/sysregisters/ELR
5.130	aarch64/functions/sysregisters/ESR
5.131	aarch64/functions/sysregisters/ESRType
5.132	aarch64/functions/sysregisters/FAR
5.133	aarch64/functions/sysregisters/MAIR
5.134	aarch64/functions/sysregisters/MAIRType
5.135	aarch64/functions/sysregisters/SCTLR
5.136	aarch64/functions/sysregisters/SCTLRType
5.137	aarch64/functions/sysregisters/VBAR
5.137 5.138	aarch64/functions/system/AArch64.CheckSystemAccess
5.139	aarch64/functions/system/AArch64.ExecutingATS1xPInstr
5.139	aarch64/functions/system/AArch64.SysInstr
5.140	aarch64/functions/system/AArch64.SysInstrInputIsCapability
5.141	aarch64/functions/system/AArch64.SysInstributisCapability
5.142 5.143	aarch64/functions/system/AArch64.SysInstrWithResult
5.143 5.144	aarch64/functions/system/AArch64.SysRegRead
	aarch64/functions/system/AArch64.SysRegWrite
5.145	aarch64/functions/system/AArch64.SysRegWrite
5.146	
5.147	aarch64/functions/virtualaddress/VACheckAddress
5.148	
5.149	aarch64/functions/virtualaddress/VAFromBits64
5.150	aarch64/functions/virtualaddress/VAFromCapability
5.151	aarch64/functions/virtualaddress/VAIsBits64
5.152	aarch64/functions/virtualaddress/VAIsCapability
5.153	aarch64/functions/virtualaddress/VAToBits64
5.154	aarch64/functions/virtualaddress/VAToCapability
5.155	aarch64/functions/virtualaddress/VAddress
5.156	aarch64/instrs/branch/eret/AArch64.ExceptionReturn
5.157	aarch64/instrs/branch/eret/AArch64.ExceptionReturnToCapability
5.158	aarch64/instrs/countop/CountOp
5.159	aarch64/instrs/extendreg/DecodeRegExtend
5.160	aarch64/instrs/extendreg/ExtendReg
5.161	aarch64/instrs/extendreg/ExtendType
5.162	aarch64/instrs/float/arithmetic/max-min/fpmaxminop/FPMaxMinOp
5.163	aarch64/instrs/float/arithmetic/unary/fpunaryop/FPUnaryOp
5.164	aarch64/instrs/float/convert/fpconvop/FPConvOp
5.165	aarch64/instrs/integer/bitfield/bfxpreferred/BFXPreferred
5.166	aarch64/instrs/integer/bitmasks/DecodeBitMasks
5.167	aarch64/instrs/integer/ins-ext/insert/movewide/movewideop/MoveWideOp1156
5.168	aarch64/instrs/integer/logical/movwpreferred/MoveWidePreferred
5.169	aarch64/instrs/integer/shiftreg/DecodeShift

5.170	aarch64/instrs/integer/shiftreg/ShiftReg	.1157
5.171	aarch64/instrs/integer/shiftreg/ShiftType	.1157
5.172	aarch64/instrs/logicalop/LogicalOp	
5.173	aarch64/instrs/memory/memop/MemAtomicOp	
5.174	aarch64/instrs/memory/memop/MemOp	
5.175	aarch64/instrs/memory/prefetch/Prefetch	
5.176	aarch64/instrs/system/barriers/barrierop/MemBarrierOp	
5.177	aarch64/instrs/system/hints/syshintop/SystemHintOp	
5.178	aarch64/instrs/system/register/cpsr/pstatefield/PSTATEField	
5.179	aarch64/instrs/system/sysops/sysop/SysOp	
5.180	aarch64/instrs/system/sysops/sysop/SystemOp	
5.181	aarch64/instrs/vector/arithmetic/binary/uniform/logical/bsl-eor/vbitop/VBitOp	
5.182	aarch64/instrs/vector/arithmetic/unary/cmp/compareop/CompareOp	
5.183	aarch64/instrs/vector/logical/immediateop/ImmediateOp	
5.184	aarch64/instrs/vector/reduce/reduceop/Reduce	
5.185	aarch64/instrs/vector/reduce/reduceop/ReduceOp	
5.186	aarch64/translation/attrs/AArch64.CombineS1S2Desc	
5.187	aarch64/translation/attrs/AArch64.InstructionDevice	
5.188	aarch64/translation/attrs/AArch64.S1AttrDecode	
5.189	aarch64/translation/attrs/AArch64.TranslateAddressS1Off	
5.190	aarch64/translation/checks/AArch64.AccessIsPrivileged	
5.191	aarch64/translation/checks/AArch64.AccessUsesEL	
5.192	aarch64/translation/checks/AArch64.CheckLoadTagsPermission	
5.193	aarch64/translation/checks/AArch64.CheckPermission	
5.194	aarch64/translation/checks/AArch64.CheckS2Permission	
5.195	aarch64/translation/checks/AArch64.CheckStoreTagsPermission	
5.196	aarch64/translation/debug/AArch64.CheckBreakpoint	
5.197	aarch64/translation/debug/AArch64.CheckDebug	
5.198	aarch64/translation/debug/AArch64.CheckWatchpoint	
5.199	aarch64/translation/faults/AArch64.AccessFlagFault	
5.200	aarch64/translation/faults/AArch64.AddressSizeFault	
5.201	aarch64/translation/faults/AArch64.AlignmentFault	
5.202	aarch64/translation/faults/AArch64.AsynchExternalAbort	
5.202	aarch64/translation/faults/AArch64.DebugFault	
5.204	aarch64/translation/faults/AArch64.NoFault	
5.204	aarch64/translation/faults/AArch64.PermissionFault	
5.206	aarch64/translation/faults/AArch64.TranslationFault	
5.207	aarch64/translation/translation/AArch64.CheckAndUpdateDescriptor	
5.207	aarch64/translation/translation/AArch64.FirstStageTranslate	
5.209	aarch64/translation/translation/AArch64.FirstStageTranslateWithTag	
5.210	aarch64/translation/translation/AArch64.FullTranslate	
5.211	aarch64/translation/translation/AArch64.FullTranslateWithTag	
5.212	aarch64/translation/translation/AArch64.lsStageOneEnabled	
5.212	aarch64/translation/translation/AArch64.SecondStageTranslate	
5.213	aarch64/translation/translation/AArch64.SecondStageWalk	
5.214	aarch64/translation/translation/AArch64.TranslateAddress	
5.216	aarch64/translation/translation/AArch64.TranslateAddressWithTag	
5.217	aarch64/translation/walk/AArch64.TranslationTableWalk	
5.218	aarch64/translation/walk/EffectiveHWU	
5.219	shared/debug/ClearStickyErrors/ClearStickyErrors	
5.220	shared/debug/DebugTarget/DebugTarget	
5.221	shared/debug/DebugTarget/DebugTargetFrom	
5.222	shared/debug/DoubleLockStatus/DoubleLockStatus	
5.223	shared/debug/authentication/AllowExternalDebugAccess	
5.224	Shareu/debud/adinehiicaiion/AllowExternalPMUACCess	

5.225	shared/debug/authentication/Debug_authentication	1180
5.226	shared/debug/authentication/ExternalInvasiveDebugEnabled	1180
5.227	shared/debug/authentication/ExternalNoninvasiveDebugAllowed	
5.228	shared/debug/authentication/ExternalNoninvasiveDebugEnabled	
5.229	shared/debug/authentication/ExternalSecureInvasiveDebugEnabled	
5.230	shared/debug/authentication/ExternalSecureNoninvasiveDebugEnabled	
5.231	shared/debug/authentication/IsCorePowered	
5.232	shared/debug/breakpoint/CheckValidStateMatch	
5.233	shared/debug/cti/CTI_SetEventLevel	
5.234	shared/debug/cti/CTI_SignalEvent	
5.235	shared/debug/cti/CrossTrigger	
5.236	shared/debug/dccanditr/CDBGDTR_EL0	
5.237	shared/debug/dccanditr/CheckForDCCInterrupts	
5.238	shared/debug/dccanditr/DBGDTRRX_EL0	
5.239	shared/debug/dccanditr/DBGDTRTX_EL0	
5.240	shared/debug/dccanditr/DBGDTR_EL0	
5.241	shared/debug/dccanditr/DTR	
5.242	shared/debug/dccanditr/EDITR	
5.243	shared/debug/halting/DCPSInstruction	
5.244	shared/debug/halting/DRPSInstruction	
5.245	shared/debug/halting/DebugHalt	
5.246	shared/debug/halting/Debug/Tail	
5.247	shared/debug/halting/ExecuteA64	
5.248	shared/debug/halting/ExecuteT32	
5.249	shared/debug/halting/Execute 132	
5.250	shared/debug/halting/Halt	
5.251	shared/debug/halting/HaltOnBreakpointOrWatchpoint	
5.252	shared/debug/halting/Halted	
5.253	shared/debug/halting/HaltingAllowed	
5.254	shared/debug/halting/Restarting	
5.255	shared/debug/halting/StopInstructionPrefetchAndEnableITR	
5.256	shared/debug/halting/UpdateEDSCRFields	
5.257		
5.258	shared/debug/haltingevents/CheckExceptionCatch	
	shared/debug/haltingevents/CheckHaltingStep	
5.259	shared/debug/haltingevents/CheckOSUnlockCatch	
5.260	shared/debug/haltingevents/CheckPendingOSUnlockCatch	
5.261	shared/debug/haltingevents/CheckPendingResetCatch	
5.262	shared/debug/haltingevents/CheckResetCatch	
5.263	shared/debug/haltingevents/CheckSoftwareAccessToDebugRegisters	
5.264	shared/debug/haltingevents/ExternalDebugRequest	
5.265	shared/debug/haltingevents/HaltingStep_DidNotStep	
5.266	shared/debug/haltingevents/HaltingStep_SteppedEX	
5.267	shared/debug/haltingevents/RunHaltingStep	
5.268	shared/debug/interrupts/ExternalDebugInterruptsDisabled	
5.269	shared/debug/interrupts/InterruptID	
5.270	shared/debug/interrupts/SetInterruptRequestLevel	
5.271	shared/debug/samplebasedprofiling/CreatePCSample	
5.272	shared/debug/samplebasedprofiling/EDPCSRIo	
5.273	shared/debug/samplebasedprofiling/PCSample	
5.274	shared/debug/samplebasedprofiling/PMPCSR	
5.275	shared/debug/softwarestep/CheckSoftwareStep	
5.276	shared/debug/softwarestep/DebugExceptionReturnSS	
5.277	shared/debug/softwarestep/SSAdvance	
5.278	shared/debug/softwarestep/SoftwareStep_DidNotStep	
5.279	shared/debug/softwarestep/SoftwareStep SteppedEX	1194

5.280	shared/exceptions/exceptions/ConditionSyndrome	1195
5.281	shared/exceptions/exceptions/Exception	
5.282	shared/exceptions/exceptions/ExceptionRecord	
5.283	shared/exceptions/exceptions/ExceptionSyndrome	1196
5.284	shared/exceptions/traps/ReservedValue	
5.285	shared/exceptions/traps/UnallocatedEncoding	1196
5.286	shared/functions/aborts/EncodeLDFSC	
5.287	shared/functions/aborts/IPAValid	
5.288	shared/functions/aborts/IsAsyncAbort	
5.289	shared/functions/aborts/IsDebugException	
5.290	shared/functions/aborts/IsExternalAbort	
5.291	shared/functions/aborts/IsExternalSyncAbort	
5.292	shared/functions/aborts/IsFault	1198
5.293	shared/functions/aborts/IsSErrorInterrupt	1198
5.294	shared/functions/aborts/IsSecondStage	
5.295	shared/functions/aborts/LSInstructionSyndrome	
5.296	shared/functions/capability/CAP_BASE_EXP_HI_BIT	
5.297	shared/functions/capability/CAP_BASE_HI_BIT	1199
5.298	shared/functions/capability/CAP_BASE_LO_BIT	1199
5.299	shared/functions/capability/CAP_BASE_MANTISSA_LO_BIT	
5.300	shared/functions/capability/CAP_BASE_MANTISSA_NUM_BITS	
5.301	shared/functions/capability/CAP_BOUND_MAX	
5.302	shared/functions/capability/CAP_BOUND_MIN	
5.303	shared/functions/capability/CAP_BOUND_NUM_BITS	
5.304	shared/functions/capability/CAP_FLAGS_HI_BIT	
5.305	shared/functions/capability/CAP_FLAGS_LO_BIT	1199
5.306	shared/functions/capability/CAP_IE_BIT	1199
5.307	shared/functions/capability/CAP_LENGTH_NUM_BITS	
5.308	shared/functions/capability/CAP_LIMIT_EXP_HI_BIT	1200
5.309	shared/functions/capability/CAP_LIMIT_HI_BIT	
5.310	shared/functions/capability/CAP_LIMIT_LO_BIT	
5.311	shared/functions/capability/CAP_LIMIT_MANTISSA_LO_BIT	
5.312	shared/functions/capability/CAP_LIMIT_MANTISSA_NUM_BITS	
5.313	shared/functions/capability/CAP_LIMIT_NUM_BITS	
5.314	shared/functions/capability/CAP_MAX_ENCODEABLE_EXPONENT	
5.315	shared/functions/capability/CAP_MAX_EXPONENT	
5.316	shared/functions/capability/CAP_MAX_FIXED_SEAL_TYPE	
5.317	shared/functions/capability/CAP_MAX_OBJECT_TYPE	
5.318	shared/functions/capability/CAP_MW	
5.319	shared/functions/capability/CAP_NO_SEALING	
5.320	shared/functions/capability/CAP_OTYPE_HI_BIT	
5.321	shared/functions/capability/CAP_OTYPE_LO_BIT	
5.322	shared/functions/capability/CAP_OTYPE_NUM_BITS	
5.323	shared/functions/capability/CAP_PERMS_HI_BIT	
5.324	shared/functions/capability/CAP_PERMS_LO_BIT	
5.325	shared/functions/capability/CAP_PERMS_NUM_BITS	
5.326	shared/functions/capability/CAP PERM BRANCH SEALED PAIR .	
5.327	shared/functions/capability/CAP_PERM_COMPARTMENT_ID	
5.328	shared/functions/capability/CAP_PERM_EXECUTE	
5.329	shared/functions/capability/CAP_PERM_EXECUTIVE	
5.330	shared/functions/capability/CAP_PERM_GLOBAL	
5.331	shared/functions/capability/CAP_PERM_LOAD	
5.332	shared/functions/capability/CAP_PERM_LOAD_CAP	
5.333	shared/functions/capability/CAP_PERM_MUTABLE_LOAD	
5.334	shared/functions/capability/CAP_PERM_NONE	

5.335	shared/functions/capability/CAP_PERM_SEAL	
5.336	shared/functions/capability/CAP_PERM_STORE	1202
5.337	shared/functions/capability/CAP_PERM_STORE_CAP	
5.338	shared/functions/capability/CAP_PERM_STORE_LOCAL	
5.339	shared/functions/capability/CAP_PERM_SYSTEM	
5.340	shared/functions/capability/CAP_PERM_UNSEAL	
5.341	shared/functions/capability/CAP_SEAL_TYPE_LB	
5.342	shared/functions/capability/CAP_SEAL_TYPE_LPB	
5.343	shared/functions/capability/CAP_SEAL_TYPE_RB	
5.344	shared/functions/capability/CAP_TAG_BIT	
5.345	shared/functions/capability/CAP VALUE FOR BOUND HI BIT	
5.346	shared/functions/capability/CAP VALUE FOR BOUND NUM BITS	
5.347	shared/functions/capability/CAP_VALUE_HI_BIT	
5.348	shared/functions/capability/CAP_VALUE_LO_BIT	
5.349	shared/functions/capability/CAP_VALUE_NUM_BITS	
5.350	shared/functions/capability/CapAdd	
5.351	shared/functions/capability/CapBoundsAddress	
5.352	shared/functions/capability/CapBoundsEqual	
5.353	shared/functions/capability/CapBoundsUsesValue	
5.354	shared/functions/capability/CapCheckPermissions	
5.355	shared/functions/capability/CapClearPerms	
5.356	shared/functions/capability/CapGetBase	
5.357	shared/functions/capability/CapGetBottom	
5.358	shared/functions/capability/CapGetBounds	
5.359	shared/functions/capability/CapGetExponent	
5.360	shared/functions/capability/CapGetLength	
5.361	shared/functions/capability/CapGetObjectType	
5.362	shared/functions/capability/CapGetOffset	
5.363	shared/functions/capability/CapGetPermissions	
5.364	shared/functions/capability/CapGetRepresentableMask	
5.365	shared/functions/capability/CapGetTag	
5.366	shared/functions/capability/CapGetTop	
5.367	shared/functions/capability/CaplaRagaAboval imit	
5.368	shared/functions/capability/CaplsBaseAboveLimit	
5.369	shared/functions/capability/CaplaEvagutaParmitted	
5.370	shared/functions/capability/CaplaExecutePermitted	
5.371	shared/functions/capability/Caplala Rounda	
5.372	shared/functions/capability/CapIsInBounds	
5.373	shared/functions/capability/Caplal and	
5.374	shared/functions/capability/CapIsLocal	
5.375	shared/functions/capability/CapIsMutableLoadPermitted	
5.376	shared/functions/capability/CapIsRangeInBounds	
5.377	shared/functions/capability/CapIsRepresentable	
5.378	shared/functions/capability/CapIsRepresentableFast	
5.379	shared/functions/capability/CapIsSealed	
5.380	shared/functions/capability/CapIsSubSetOf	
5.381	shared/functions/capability/CapIsSystemAccessPermitted	
5.382	shared/functions/capability/CapIsTagClear	
5.383	shared/functions/capability/CapIsTagSet	
5.384	shared/functions/capability/CapNull	
5.385	shared/functions/capability/CapPermsInclude	
5.386	shared/functions/capability/CapSetBounds	
5.387	shared/functions/capability/CapSetObjectType	
5.388	shared/functions/capability/CapSetOffset	
5.389	shared/functions/capability/CapSetTag	1213

5.390	shared/functions/capability/CapSetValue	
5.391	shared/functions/capability/CapSquashPostLoadCap	.1214
5.392	shared/functions/capability/CapUnseal	.1214
5.393	shared/functions/capability/CapUnsignedGreaterThan	.1214
5.394	shared/functions/capability/CapUnsignedGreaterThanOrEqual	.1214
5.395	shared/functions/capability/CapUnsignedLessThan	.1215
5.396	shared/functions/capability/CapUnsignedLessThanOrEqual	
5.397	shared/functions/capability/CapWithTagClear	
5.398	shared/functions/capability/CapWithTagSet	
5.399	shared/functions/capability/CapabilityFromData	
5.400	shared/functions/capability/DataFromCapability	
5.401	shared/functions/common/ASR	
5.402	shared/functions/common/ASR_C	
5.403	shared/functions/common/Abs	
5.404	shared/functions/common/Align	
5.405	shared/functions/common/BitCount	
5.406	shared/functions/common/CountLeadingSignBits	
5.407	shared/functions/common/CountLeadingZeroBits	
5.408	shared/functions/common/Elem	
5.409	shared/functions/common/Extend	
5.410	shared/functions/common/HighestSetBit	
5.411	shared/functions/common/Int	
5.412	shared/functions/common/IsOnes	
5.413	shared/functions/common/IsZero	
5.414	shared/functions/common/IsZeroBit	
5.414	shared/functions/common/LSL	
5.416	shared/functions/common/LSL_C	
5.417	shared/functions/common/LSR	
5.418	shared/functions/common/LSR_C	
5.419	shared/functions/common/LowestSetBit	
5.420	shared/functions/common/Max	
5.421	shared/functions/common/Min	
5.422	shared/functions/common/Ones	
5.423	shared/functions/common/ROR	
5.424	shared/functions/common/ROR_C	
5.425	shared/functions/common/Replicate	
5.426	shared/functions/common/RoundDown	
5.427	shared/functions/common/RoundTowardsZero	
5.428	shared/functions/common/RoundUp	
5.429	shared/functions/common/SInt	
5.430	shared/functions/common/SignExtend	
5.431	shared/functions/common/UInt	
5.432	shared/functions/common/ZeroExtend	
5.433	shared/functions/common/Zeros	
5.434	shared/functions/crc/BitReverse	
5.435	shared/functions/crc/HaveCRCExt	
5.436	shared/functions/crc/Poly32Mod2	
5.437	shared/functions/crypto/AESInvMixColumns	.1222
5.438	shared/functions/crypto/AESInvShiftRows	.1223
5.439	shared/functions/crypto/AESInvSubBytes	.1223
5.440	shared/functions/crypto/AESMixColumns	.1223
5.441	shared/functions/crypto/AESShiftRows	.1224
5.442	shared/functions/crypto/AESSubBytes	
5.443	shared/functions/crypto/FFmul02	
5.444	shared/functions/crypto/FFmul03	

5.445	shared/functions/crypto/FFmul09	 1225
5.446	shared/functions/crypto/FFmul0B	 1226
5.447	shared/functions/crypto/FFmul0D	 1226
5.448	shared/functions/crypto/FFmul0E	 1226
5.449	shared/functions/crypto/HaveAESExt	 1227
5.450	shared/functions/crypto/HaveBit128PMULLExt	 1227
5.451	shared/functions/crypto/HaveSHA1Ext	
5.452	shared/functions/crypto/HaveSHA256Ext	
5.453	shared/functions/crypto/HaveSHA3Ext	
5.454	shared/functions/crypto/HaveSHA512Ext	
5.455	shared/functions/crypto/HaveSM3Ext	
5.456	shared/functions/crypto/HaveSM4Ext	
5.457	shared/functions/crypto/ROL	
5.458	shared/functions/crypto/SHA256hash	
5.459	shared/functions/crypto/SHAchoose	
5.460	shared/functions/crypto/SHAhashSIGMA0	
5.461	shared/functions/crypto/SHAhashSIGMA1	
5.462	shared/functions/crypto/SHAmajority	
5.463	shared/functions/crypto/SHAparity	
5.464	shared/functions/crypto/Sbox	
5.465	shared/functions/exclusive/ClearExclusiveByAddress	
5.466	shared/functions/exclusive/ClearExclusiveLocal	
5.467	shared/functions/exclusive/ClearExclusiveMonitors	
5.468	shared/functions/exclusive/ExclusiveMonitorsStatus	
5.469	shared/functions/exclusive/lsExclusiveGlobal	
5.470	shared/functions/exclusive/IsExclusiveGlobal	
5.471	shared/functions/exclusive/MarkExclusiveGlobal	
5.471	shared/functions/exclusive/MarkExclusiveGlobal	
5.472 5.473	shared/functions/exclusive/markExclusiveLocal	
5.473 5.474	shared/functions/exclusive/Processorid	
5.475	shared/functions/extension/AArch64.HaveHPDExt shared/functions/extension/Have52BitVAExt	
5.476		
5.477	shared/functions/extension/HaveAArch32BF16Ext	
5.478	shared/functions/extension/HaveAArch32Int8MatMulExt	
5.479	shared/functions/extension/HaveAtomicExt	
5.480	shared/functions/extension/HaveCapabilitiesExt	
5.481	shared/functions/extension/HaveCommonNotPrivateTransExt	
5.482	shared/functions/extension/HaveDOTPExt	
5.483	shared/functions/extension/HaveDoubleLock	
5.484	shared/functions/extension/HaveExtendedECDebugEvents	
5.485	shared/functions/extension/HaveExtendedExecuteNeverExt	
5.486	shared/functions/extension/HaveFP16MulNoRoundingToFP32Ext	
5.487	shared/functions/extension/HaveHPMDExt	
5.488	shared/functions/extension/HaveIESB	
5.489	shared/functions/extension/HaveMPAMExt	
5.490	shared/functions/extension/HaveNoSecurePMUDisableOverride	
5.491	shared/functions/extension/HavePANExt	
5.492	shared/functions/extension/HavePageBasedHardwareAttributes	
5.493	shared/functions/extension/HavePrivATExt	
5.494	shared/functions/extension/HaveQRDMLAHExt	
5.495	shared/functions/extension/HaveRASExt	
5.496	shared/functions/extension/HaveSBExt	
5.497	shared/functions/extension/HaveSSBSExt	
5.498	shared/functions/extension/HaveStatisticalProfiling	
5.499	shared/functions/extension/HaveTraceExt	 1234

5.500	shared/functions/extension/HaveUAOExt
5.501	shared/functions/extension/HaveVirtHostExt
5.502	shared/functions/extension/InsertIESBBeforeException
5.503	shared/functions/float/bfloat/BFAdd
5.504	shared/functions/float/bfloat/BFMatMulAdd
5.505	shared/functions/float/bfloat/BFMul
5.506	shared/functions/float/bfloat/BFRound
5.507	shared/functions/float/bfloat/BFUnpack
5.508	shared/functions/float/bfloat/FPConvertBF
5.509	shared/functions/float/bfloat/FPRoundCVBF
5.510	shared/functions/float/fixedtofp/FixedToFP
5.511	shared/functions/float/fpabs/FPAbs
5.512	shared/functions/float/fpadd/FPAdd
5.513	shared/functions/float/fpcompare/FPCompare
5.514	shared/functions/float/fpcompareeq/FPCompareEQ
5.515	shared/functions/float/fpcomparege/FPCompareGE
5.516	shared/functions/float/fpcomparegt/FPCompareGT
5.517	shared/functions/float/fpconvert/FPConvert
5.518	shared/functions/float/fpconvertnan/FPConvertNaN
5.519	shared/functions/float/fpcrtype/FPCRType
5.520	shared/functions/float/fpdecoderm/FPDecodeRM
5.521	shared/functions/float/fpdecoderounding/FPDecodeRounding
5.522	shared/functions/float/fpdefaultnan/FPDefaultNaN
5.523	shared/functions/float/fpdiv/FPDiv
5.524	shared/functions/float/fpexc/FPExc
5.525	shared/functions/float/fpinfinity/FPInfinity
5.526	shared/functions/float/fpmax/FPMax
5.527	shared/functions/float/fpmaxnormal/FPMaxNormal
5.528	shared/functions/float/fpmaxnum/FPMaxNum
5.529	shared/functions/float/fpmin/FPMin
5.530	shared/functions/float/fpminnum/FPMinNum
5.531	shared/functions/float/fpmul/FPMul
5.532	shared/functions/float/fpmuladd/FPMulAdd
5.533	shared/functions/float/fpmuladdh/FPMulAddH
5.534	shared/functions/float/fpmuladdh/FPProcessNaNs3H
5.535	shared/functions/float/fpmulx/FPMulX
5.536	shared/functions/float/fpneg/FPNeg
5.537	shared/functions/float/fponepointfive/FPOnePointFive
5.538	shared/functions/float/fpprocessexception/FPProcessException
5.539	shared/functions/float/fpprocessnan/FPProcessNaN
5.540	shared/functions/float/fpprocessnans/FPProcessNaNs
5.541	shared/functions/float/fpprocessnans3/FPProcessNaNs3
5.542	shared/functions/float/fprecipestimate/FPRecipEstimate
5.543	shared/functions/float/fprecipestimate/RecipEstimate
5.544	shared/functions/float/fprecpx/FPRecpX
5.545	shared/functions/float/fpround/FPRound
5.546	shared/functions/float/fpround/FPRoundCV
5.547	shared/functions/float/fprounding/FPRounding
5.548	shared/functions/float/fproundingmode/FPRoundingMode
5.549	shared/functions/float/fproundint/FPRoundInt
5.550	shared/functions/float/fproundintn/FPRoundIntN
5.551	shared/functions/float/fprsqrtestimate/FPRSqrtEstimate
5.552	shared/functions/float/fprsqrtestimate/RecipSqrtEstimate
5.553	shared/functions/float/fpsqrt/FPSqrt
5.554	shared/functions/float/fpsub/FPSub

5.555	shared/functions/float/fpthree/FPThree	 1255
5.556	shared/functions/float/fptofixed/FPToFixed	 1255
5.557	shared/functions/float/fptwo/FPTwo	 1256
5.558	shared/functions/float/fptype/FPType	 1256
5.559	shared/functions/float/fpunpack/FPUnpack	 1256
5.560	shared/functions/float/fpunpack/FPUnpackBase	 1257
5.561	shared/functions/float/fpunpack/FPUnpackCV	
5.562	shared/functions/float/fpzero/FPZero	
5.563	shared/functions/float/vfpexpandimm/VFPExpandImm	
5.564	shared/functions/integer/AddWithCarry	
5.565	shared/functions/memory/AArch64.BranchAddr	 1259
5.566	shared/functions/memory/AccType	
5.567	shared/functions/memory/AccessDescriptor	
5.568	shared/functions/memory/AddrTop	
5.569	shared/functions/memory/AddressDescriptor	
5.570	shared/functions/memory/Allocation	
5.571	shared/functions/memory/BigEndian	
5.572	shared/functions/memory/BigEndianReverse	
5.573	shared/functions/memory/BranchAddr	
5.574	shared/functions/memory/Cacheability	
5.575	shared/functions/memory/CreateAccessDescriptor	
5.576	shared/functions/memory/CreateAccessDescriptorPTW	
5.577	shared/functions/memory/DataMemoryBarrier	
5.578	shared/functions/memory/DataSynchronizationBarrier	
5.579	shared/functions/memory/DescriptorUpdate	
5.580	shared/functions/memory/DeviceType	
5.581	shared/functions/memory/EffectiveTBI	
5.582	shared/functions/memory/EffectiveTGEN	
5.583	shared/functions/memory/Fault	
5.584	shared/functions/memory/FaultRecord	
5.585	shared/functions/memory/FullAddress	
5.586	shared/functions/memory/Hint_Prefetch	
5.587	shared/functions/memory/MBReqDomain	
5.588	shared/functions/memory/MBRegTypes	
5.589	shared/functions/memory/MemAttrHints	
5.590	shared/functions/memory/MemType	
5.591	shared/functions/memory/MemoryAttributes	
5.592	shared/functions/memory/Permissions	
5.593	shared/functions/memory/PrefetchHint	
5.594	shared/functions/memory/SpeculativeStoreBypassBarrierToPA	
5.595	shared/functions/memory/SpeculativeStoreBypassBarrierToVA	 1264
5.596	shared/functions/memory/TLBRecord	
5.597	shared/functions/memory/_Mem	
5.598	shared/functions/mpam/DefaultMPAMinfo	
5.599	shared/functions/mpam/DefaultPARTID	
5.600	shared/functions/mpam/DefaultPMG	
5.601	shared/functions/mpam/GenMPAMcurEL	
5.602	shared/functions/mpam/MAP_vPARTID	
5.603	shared/functions/mpam/MPAMisEnabled	
5.604	shared/functions/mpam/MPAMisVirtual	
5.605	shared/functions/mpam/genMPAM	
5.606	shared/functions/mpam/genMPAMel	
5.607	shared/functions/mpam/genPARTID	
5.608	shared/functions/mpam/genPMG	 1267
5.609	shared/functions/mpam/getMPAM_PARTID	

5.610	shared/functions/mpam/getMPAM_PMG	1268
5.611	shared/functions/mpam/mapvpmw	1268
5.612	shared/functions/registers/BranchTo	1269
5.613	shared/functions/registers/BranchToAddr	1269
5.614	shared/functions/registers/BranchToOffset	1269
5.615	shared/functions/registers/BranchType	1270
5.616	shared/functions/registers/Hint_Branch	1270
5.617	shared/functions/registers/NextInstrAddr	
5.618	shared/functions/registers/ResetExternalDebugRegisters	1270
5.619	shared/functions/registers/ThisInstrAddr	1270
5.620	shared/functions/registers/_PC	
5.621	shared/functions/registers/_R	
5.622	shared/functions/registers/_V	
5.623	shared/functions/sysregisters/SPSR	
5.624	shared/functions/system/ArchVersion	
5.625	shared/functions/system/ClearEventRegister	
5.626	shared/functions/system/ClearPendingPhysicalSError	
5.627	shared/functions/system/ClearPendingVirtualSError	
5.628	shared/functions/system/ConditionHolds	1272
5.629	shared/functions/system/ConsumptionOfSpeculativeDataBarrier	
5.630	shared/functions/system/CurrentInstrSet	
5.631	shared/functions/system/EL0	
5.632	shared/functions/system/EL2Enabled	
5.633	shared/functions/system/ELFromSPSR	
5.634	shared/functions/system/ELIsInHost	
5.635	shared/functions/system/ELStateUsingAArch32	
5.636	shared/functions/system/ELStateUsingAArch32K	
5.637	shared/functions/system/ELUsingAArch32	
5.638	shared/functions/system/ELUsingAArch32K	
5.639	shared/functions/system/EndOfInstruction	
5.640	shared/functions/system/EnterLowPowerState	
5.641	shared/functions/system/EventRegister	
5.642	shared/functions/system/GetPSRFromPSTATE	
5.643	shared/functions/system/HasArchVersion	
5.644	shared/functions/system/HaveAArch32EL	
5.645	shared/functions/system/HaveAnyAArch32	
5.646	shared/functions/system/HaveAnyAArch64	
5.647	shared/functions/system/HaveEL	
5.648	shared/functions/system/HaveELUsingSecurityState	
5.649	shared/functions/system/HaveFP16Ext	
5.650	shared/functions/system/HighestEL	
5.651	shared/functions/system/HighestELUsingAArch32	1276
5.652	shared/functions/system/Hint_Yield	
5.653	shared/functions/system/IllegalExceptionReturn	
5.654	shared/functions/system/InstrSet	
5.655	shared/functions/system/InstructionSynchronizationBarrier	
5.656	shared/functions/system/InterruptPending	
5.657	shared/functions/system/lisEventRegisterSet	
5.658	shared/functions/system/IsHighestEL	
5.659	shared/functions/system/IsInHost	
5.660	shared/functions/system/IsPhysicalSErrorPending	
5.661	shared/functions/system/IsSecure	
5.662	shared/functions/system/IsSecureBelowEL3	
5.663	shared/functions/system/IsSecureDeriowEES	
5.664	shared/functions/system/Mode_Bits	
J.JJ¬	- characteriorio/oyotoni/iviodo_bito	

5.665	shared/functions/system/PSTATE	.1279
5.666	shared/functions/system/PrivilegeLevel	
5.667	shared/functions/system/ProcState	
5.668	shared/functions/system/SCRType	
5.669	shared/functions/system/SCR_GEN	
5.670	shared/functions/system/SendEvent	
5.671	shared/functions/system/SendEventLocal	
5.672	shared/functions/system/SetPSTATEFromPSR	
5.673	shared/functions/system/ShouldAdvanceIT	
5.674	shared/functions/system/SpeculationBarrier	
5.675	shared/functions/system/SynchronizeContext	
5.676	shared/functions/system/SynchronizeErrors	
5.677	shared/functions/system/TakeUnmaskedPhysicalSErrorInterrupts	
5.678	shared/functions/system/TakeUnmaskedSErrorInterrupts	
5.679	shared/functions/system/ThisInstr	
5.680	shared/functions/system/ThisInstrLength	
5.681	shared/functions/system/Unreachable	
5.682	shared/functions/system/UsingAArch32	
5.683	shared/functions/system/WaitForEvent	
5.684	shared/functions/system/WaitForInterrupt	
5.685	shared/functions/unpredictable/ConstrainUnpredictable	
5.686	shared/functions/unpredictable/ConstrainUnpredictableBits	
5.687	shared/functions/unpredictable/ConstrainUnpredictableBool	
5.688	shared/functions/unpredictable/ConstrainUnpredictableInteger	
5.689	shared/functions/unpredictable/Constraint	
5.690	shared/functions/unpredictable/Unpredictable	
5.691	shared/functions/vector/AdvSIMDExpandImm	
5.692	shared/functions/vector/MatMulAdd	.1286
5.693	shared/functions/vector/PolynomialMult	
5.694	shared/functions/vector/SatQ	
5.695	shared/functions/vector/SignedSatQ	
5.696	shared/functions/vector/UnsignedRSqrtEstimate	
5.697	shared/functions/vector/UnsignedRecipEstimate	
5.698	shared/functions/vector/UnsignedSatQ	
5.699	shared/translation/attrs/CanonicalizeMemoryAttributes	
5.700	shared/translation/attrs/CombineS1S2AttrHints	
5.701	shared/translation/attrs/CombineS1S2Device	
5.702	shared/translation/attrs/CombineS1S2LCSC	.1288
5.703	shared/translation/attrs/LongConvertAttrsHints	
5.704	shared/translation/attrs/S1CacheDisabled	
5.705	shared/translation/attrs/S2AttrDecode	.1289
5.706	shared/translation/attrs/S2CacheDisabled	
5.707	shared/translation/attrs/S2ConvertAttrsHints	.1290
5.708	shared/translation/attrs/ShortConvertAttrsHints	.1290
5.709	shared/translation/attrs/WalkAttrDecode	.1291
5.710	shared/translation/translation/HasS2Translation	
5.711	shared/translation/translation/Have16bitVMID	
5.712	shared/translation/translation/PAMax	
5.713	shared/translation/translation/S1TranslationRegime	
5.714	shared/translation/translation/VAMax	

## Chapter 6 Glossary

## **Preface**

## **About this book**

This book is the Arm® Architecture Reference Manual Supplement Morello for A-profile Architecture. This book describes only the architectural changes that are introduced by Morello to the Armv8-A architecture. Therefore, this supplement must be read in conjunction with the specific version of Arm® Architecture Reference Manual, Armv8-A, for Armv8-A architecture profile listed in the Additional reading section of this supplement. Together, the manual and this supplement provide a full description of the Armv8-A architecture, including Morello functionality. For details about the base Armv8-A architecture, the Arm® Architecture Reference Manual is the definitive source of information.

It is assumed that the reader is familiar with the Armv8-A architecture.

### **Conventions**

Typographical conventions

The typographical conventions are:

italic

Introduces special terminology, and denotes citations.

#### bold

Denotes signal names, and is used for terms in descriptive lists, where appropriate.

monospace

Used for assembler syntax descriptions, pseudocode, and source code examples.

Also used in the main text for instruction mnemonics and for references to other items appearing in assembler syntax descriptions, pseudocode, and source code examples.

#### SMALL CAPITALS

Used for some common terms such as IMPLEMENTATION DEFINED.

Used for a few terms that have specific technical meanings, and are included in the Glossary.

#### Colored text

Indicates a link. This can be:

- A URL, for example http://developer.arm.com
- A cross-reference to another location within the document
- A link, to a chapter or appendix, or to a glossary entry, or to the section of the document that defines the colored term.

{ and }

Braces, { and }, have two distinct uses:

#### **Optional items**

In syntax descriptions braces enclose optional items. In the following example they indicate that the <shift> parameter is optional:

```
ADD <Wd|WSP>, <Wn|WSP>, #<imm>{, <shift>}
```

Similarly they can be used in generalized field descriptions, for example TCR\_ELx.{I}PS refers to a field in the TCR\_ELx registers that is called either IPS or PS.

#### **Sets of items**

Braces can be used to enclose sets. For example, HCR\_EL2.{E2H, TGE} refers to a set of two register fields, HCR\_EL2.E2H and HCR\_EL2.TGE

#### Notes

Notes are formatted as:

#### Note

This is a note.

In this Manual, Notes are used only to provide additional information, usually to help understanding of the text. While a Note may repeat architectural information given elsewhere in the Manual, a Note never provides any part of the definition of the architecture.

#### **Signals**

In general this specification does not define hardware signals, but it does include some signal examples and recommendations. The signal conventions are:

#### Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- · LOW for active-LOW signals.

#### Lower-case n

At the start or end of a signal name denotes an active-LOW signal.

#### **Numbers**

Numbers are normally written in decimal. Binary numbers are preceded by ob, and hexadecimal numbers by ox. In both cases, the prefix and the associated value are written in a monospace font, for example <code>oxfffff0000</code>. To improve readability, long numbers can be written with an underscore separator between every four characters, for example <code>oxfffff\_0000\_0000\_0000</code>. Ignore any underscores when interpreting the value of a number.

#### **Pseudocode descriptions**

This book uses a form of pseudocode to provide precise descriptions of the specified functionality. This pseudocode is written in a monospace font. The pseudocode language is described in the Arm Architecture Reference Manual.

#### **Assembler syntax descriptions**

This book contains numerous syntax descriptions for assembler instructions and for components of assembler instructions. These are shown in a monospace font.

## **Rules-based writing**

This specification consists of a set of individual rules. Each rule is clearly identified by the letter R.

Rules must not be read in isolation, and where more than one rule relating to a particular feature exists, individual rules are grouped into sections and subsections to provide the proper context. Where appropriate, these sections contain a short introduction to aid the reader. An implementation which is compliant with the architecture must conform to all of the rules in this specification.

Some architecture rules are accompanied by rationale statements which explain why the architecture was specified as it was. Rationale statements are identified by the letter X.

Some sections contain additional information and guidance that do not constitute rules. This information and guidance is provided purely as an aid to understanding the architecture. Information statements are clearly identified by the letter I.

Implementation notes are identified by the letter U.

Software usage descriptions are identified by the letter S.

Arm strongly recommends that implementers read *all* chapters and sections of this document to ensure that an implementation is compliant.

Rules, rationale statements, information statements, implementation notes and software usage statements are collectively referred to as *content items*.

#### **Identifiers**

Each content item may have an associated identifier which is unique within the context of this specification.

When the document is prior to beta status:

- Content items are assigned numerical identifiers, in ascending order through the document (0001, 0002, ...).
- · Identifiers are volatile: the identifier for a given content item may change between versions of the document.

After the document reaches beta status:

- Content items are assigned random alphabetical identifiers (*HJQS*, *PZWL*, ...).
- Identifiers are preserved: a given content item has the same identifier across versions of the document.

#### **Examples**

Below are examples showing the appearance of each type of content item.

R This is a rule statement.

 $R_{X001}$  This is a rule statement.

I This is an information statement.

X This is a rationale statement.

U This is an implementation note.

S This is a software usage description.

## **Additional reading**

This section lists publications by Arm and by third parties.

See Arm Developer http://developer.arm.com for access to Arm documentation.

#### **Arm publications**

- Arm® Architecture Reference Manual, Armv8-A, for Armv8-A architecture profile (ARM DDI 0487 F.c).
- Arm® Embedded Trace Macrocell Architecture Specification, ETMv4.0 to ETMv4.5 (ARM IHI 0064 G.b).

#### Other publications

Robert N. M. Watson, Peter G. Neumann, Jonathan Woodruff, Michael Roe, Hesham Almatary, Jonathan Anderson, John Baldwin, Graeme Barnes, David Chisnall, Jessica Clarke, Brooks Davis, Lee Eisen, Nathaniel Wesley Filardo, Richard Grisenthwaite, Alexandre Joannou, Ben Laurie, A. Theodore Markettos, Simon W. Moore, Steven J. Murdoch, Kyndylan Nienhuis, Robert Norton, Alexander Richardson, Peter Rugg, Peter Sewell, Stacey Son, and Hongyan Xia. Technical Report Number 951, Hardware Enhanced RISC Instructions: CHERI Instruction- Set Architecture (Version 8), the University of Cambridge, Computer Laboratory, September 2020.

## **Feedback**

Arm welcomes feedback on its documentation.

#### Feedback on this book

If you have comments on the content of this book, send your feedback using the Support Portal. Alternatively, send an e-mail to support-morello@arm.com. For us to address your comments accurately, provide the following information:

- The title (Arm® Architecture Reference Manual Supplement Morello for A-profile Architecture).
- The number (DDI0606 A.k).
- The page numbers to which your comments apply.
- The rule identifiers to which your comments apply, if applicable.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.

#### Note

Arm tests PDFs only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the appearance or behavior of any document when viewed with any other PDF reader.

## **Progressive terminology commitment**

Arm values inclusive communities. Arm recognizes that we and our industry have used terms that can be offensive. Arm strives to lead the industry and create change.

We believe that this document contains no offensive terms. If you find offensive terms in this document, please contact terms@arm.com.

# Chapter 1 Introduction

#### 1.1 About the Morello architecture

The Morello architecture aims to improve the robustness and security of systems using the following design goals:

- Fine-grained memory protection leading to increased memory safety.
- Scalable compartmentalization.

To achieve these goals, the Morello architecture introduces the principles defined in the Technical Report Number 951, Hardware Enhanced RISC Instructions: CHERI Instruction- Set Architecture (Version 8), including the principles of least privilege and intentional use. The Morello architecture is backwards compatible with and complementary to the existing Armv8-A architecture.

The CHERI model introduces *architectural capabilities*. Capabilities are tokens of authority that are unforgeable and delegable. In the CHERI model, they are integer values that have been extended with metadata to protect their integrity, limit how they are manipulated, and control their use.

This introduction summarizes the concept of capabilities by extracting content from Technical Report Number 951, Hardware Enhanced RISC Instructions: CHERI Instruction- Set Architecture (Version 8). It also illustrates how the existing system incorporates the addition of capabilities, in order to benefit from the security features provided. The subsequent chapters expand this introduction in broadly two parts: the first part provides definition a conceptual of a new data type, the capability; the second part delineates expected hardware behavior in the context of the Armv8-A system. A list of registers that are changed by or added to the Morello architecture is added, followed by A64 and C64 instruction sets, as well as pseudocode for the functional description.

Arm acknowledges the contribution of the following named individuals and institutions in the derivation of the concepts within this architecture: Robert N. M. Watson, Peter G. Neumann, Jonathan Woodruff, Michael Roe, Hesham Almatary, Jonathan Anderson, John Baldwin, David Chisnall, Jessica Clarke, Brooks Davis, Nathaniel

1.1. About the Morello architecture

Wesley Filardo, Alexandre Joannou, Ben Laurie, A. Theodore Markettos, Simon W. Moore, Steven Murdoch, Kyndylan Nienhuis, Robert Norton, Alex Richardson, Peter Rugg, Peter Sewell, Stacey Son, and Hongyan Xia, the University of Cambridge, and SRI International.

The Morello architecture is based on concepts first described and developed in the Technical Report Number 927, Hardware Enhanced RISC Instructions: CHERI Instruction- Set Architecture, developed by the University of Cambridge and SRI International, with support from DARPA. In this supplement, some material from the Technical Report Number 927, Hardware Enhanced RISC Instructions: CHERI Instruction- Set Architecture has been extracted and modified. The incorporation of these concepts in Morello is in accordance with an existing agreement between Arm Limited and the Department of Computer Science and Technology, the University of Cambridge.

# 1.2 The CHERI protection model

A capability in the CHERI model consists of a value and the following additional metadata:

- Validity Tag: Providing integrity protection.
- Permissions: Limiting operations that can be performed.
- Bounds: Limiting how the value can be used, for example, for memory access.
- An object type: Supporting higher-level software encapsulation.

The CHERI model enforces several important security properties on changes to capability metadata:

- Provenance validity: Valid capabilities can only be constructed by instructions that do so explicitly, for example, from other valid capabilities.
- Capability monotonicity: Instructions cannot exceed the permissions and bounds of the original capability when creating valid capabilities, other than in controlled non-monotonicity, such as exception entry.

and a number of important security properties on sets of capabilities:

- Reachable capability monotonicity: In any execution of arbitrary code, until execution is yielded to another domain, the set of accessible capabilities cannot increase.
- Controlled non-monotonicity: Enables access to more capabilities on a control-flow transfer to a protected entry point.

Capabilities can be held in registers or in memory, and are accessed, manipulated, loaded, stored, and used as memory addresses by instructions that expect capability operands rather than integer values. The CHERI model adds new instructions to perform the following operations:

- Retrieving capability fields: Retrieves properties defined by capabilities, for example, a lower bound.
- Manipulating capability fields: Sets or modifies capability fields within the constraints of monotonicity.
- Loading or storing using capabilities: Loads or stores integer, capability, or other values using a suitably authorized capability.
- Controlling execution flow: Performs a branch or branch-and-link-register to a capability destination.
- Non-monotonic execution flow: Transferring control to a domain with a different set of accessible capabilities.

### See also:

• Technical Report Number 951, Hardware Enhanced RISC Instructions: CHERI Instruction-Set Architecture (Version 8) listed in Other publications.

# 1.3 The Morello architecture in the Armv8-A profile

The Morello architecture extends the Armv8.2-A profile with features that implement the CHERI protection model. It implements 129-bit CHERI capabilities, simplified as capabilities in this supplement, with compressed bounds which provide a compromise between memory consumption and bounds precision.

The Morello architecture inherits the rules for architectural features and extensions from Armv8.2-A. This supplement describes changes to those rules, and defines any new features added.

The Morello Architecture is only supported in AArch64 state. An implementation supporting Morello does not support AArch32. To support the properties of the Morello architecture, some existing definitions of terms are modified.

### See also:

• 2.3 Changes to Armv8 terminology

### 1.3.1 Capability registers and memory

General-purpose registers, certain System registers, and certain Special-purpose registers are extended to 129 bits to hold capabilities. A Program Counter Capability(PCC) extends the existing Program Counter(PC) to be a capability, providing validity, permission, bounds, and other checks on instruction fetch, along with some ambient permissions on certain classes of instructions.

# 1.3.2 Capability tagged memory

To prevent forgery, when a Capability is stored in memory, bit 128 of a capability, containing the Capability Tag, is stored in a separate location that is not accessible by normal load and store instructions. The other 128 bits of the capability are stored in regular memory locations.

### See also:

• 2.2 Capability registers

### 1.3.3 ISA

The Morello Architecture is supported in AArch64 state. The A64 ISA is extended with instructions to manipulate, copy, and retrieve fields from capabilities. To a limited extent, the A64 ISA also allows using capabilities for instruction fetch and memory access. A variant of the A64 ISA, C64, is added to provide a richer set of instructions to use capabilities, at the expense of instructions using 64-bit values as address to access memory.

#### See also:

• Chapter 4 Instruction definitions

# 1.3.4 Controlled non-monotonicity

The Morello architecture provides the following methods for controlled non-monotonicity:

• Exception handling: The addition of capability exception handling registers enables access to new sets of capabilities via capability exception entry.

#### 1.3. The Morello architecture in the Armv8-A profile

- Executive/Restricted: The PE can switch between two states, Executive and Restricted, on a capability branch or return. This option provides controlled access to a selection of capability registers within an Exception level.
- Unsealing operations: The operations allowing sealed capabilities to be unsealed for different purposes as defined by the Capability ObjectType field. Unsealing operations include the following operations:
  - Unseal pair of capabilities and branch.
  - Unseal using an unsealing capability.
  - Unseal, Load pair of capabilities and branch.
  - Check subset and unseal.
  - Unseal and branch.

### See also:

• 2.6.2 Controlled non-monotonic manipulation

# 1.3.5 Capability memory protection

The Morello architecture provides an additional layer of memory protection, requiring that any access using a virtual address is checked implicitly or explicitly against a capability. Instructions using a capability as an address check every location accessed against that capability. Instructions not using a capability as an address, check every location accessed against the capability in a Default Data Capability (DDC).

For instruction fetch, and loads relative to the PC, the memory protection is provided by the capability in PCC.

#### See also:

• 2.7.2 Capability memory protection

### 1.3.6 Capability protection for System registers and instructions

Particularly at higher Exception levels, access to System registers and System instructions gives significant privilege. The Morello architecture provides a capability System permission which, when absent from the capability in PCC, prevents access to most System registers and System instructions.

### See also:

• 2.7.1 System permission

# 1.3.7 Capability memory relocation

The Morello architecture adds controls to support a degree of relocation of capability-unaware code, and its access to data, within an address space, facilitating compartmentalization of that code.

### See also:

• 2.8 Capability memory relocation

### 1.3.8 Recursive immutability

The Morello architecture introduces a capability mutability permission which, when absent from a capability used to load other capabilities, removes both write and mutability permission from any valid unsealed capability that is loaded.

This feature provides a recursive property on capabilities such that any memory reachable from an initial capability, other than via controlled non-monotonicity, can be made read-only.

### See also:

• 2.7.4 Recursive immutability

# 1.3.9 The Virtual Memory System Architecture

The Morello architecture extends the virtual memory system with new permissions in page table entries to control access to capabilities in memory, and also to track the writing of capabilities to memory.

### See also:

• 2.14 The Virtual Memory System Architecture

### 1.3.10 Debug and trace

The external debug architecture is extended to allow both capability-aware and capability-unaware debuggers.

Performance monitoring events are added monitor Morello specific architectural and micro-architectural behavior.

The Statistical Profiling Extension is extended to track loads and stores of capabilities.

### See also:

- 2.16 The Embedded Trace Macrocell architecture
- 2.17 Performance Monitoring Unit
- 2.19 External debug

### 1.4 The Morello architecture features

The Morello architecture is an extension to the Armv8-A architecture version Armv8.2-A.

An implementation of the Morello architecture includes all of the mandatory Armv8.2-A features, and the following optional features:

- FEAT\_FP16, Half-precision floating-point data processing.
- FEAT\_DotProd, SIMD Dot Product.
- FEAT\_HPDS2, Translation table page-based hardware attributes.
- FEAT\_LVA, Large VA support.
- FEAT\_IESB, Implicit error synchronization event.
- FEAT\_EVT, Enhanced Virtualization Traps.

In addition to the Armv8.2-A extension, a Morello implementation includes the following additional features:

- The Statistical Profiling Extension.
- FEAT\_LRCPC, Load-acquire RCpc instructions.
- FEAT\_SSBS, Speculative Store Bypass Safe.

Other features defined in the Arm architecture after Armv8.2-A are not supported in the Morello architecture.

An implementation of the Morello architecture does not support the following:

- The AArch32 state.
- Mixed-endian at any Exception level.
- Fixed big-endian. The architecture only supports fixed little-endian.

The feature names have been changed in the *Arm*<sup>®</sup> *Architecture Reference Manual, Armv8-A* and this document uses the feature names updated in the *Arm*<sup>®</sup> *Architecture Reference Manual, Armv8-A* listed in Arm publications. A mapping between the legacy feature names and new names has been provided.

See also:

• Appendix K13, *Legacy Feature Naming Convention*, *Arm*® *Architecture Reference Manual*, *Armv8-A*: Mapping of the legacy feature names for the Armv8.x extensions.

# Chapter 2

# Capability architecture rules

# 2.1 Capabilities

 $R_{GGSXN}$  A capability is a composite data type with the following fields:

Name	Description
Value	Provides values used in capability-based operations.
Bounds	Limits how the Capability Value can be used.
Permissions	Limits how the capability can be used.
ObjectType	Determines whether a capability is sealed and, for a sealed capability, how the capability is sealed.
Global	Restricts the locations where a capability can be stored.
Executive	Controls banking of certain System registers.
Flags	Holds unrestricted user data.
Tag	Defines the validity of a capability.

 $R_{GKNXV}$  The Capability Value is 64 bits.

 $R_{VHRRV}$  The Capability Value can be accessed as one of the following:

- An absolute value.
- An offset from the bounds base defined by the Capability Bounds.

### Chapter 2. Capability architecture rules

### 2.1. Capabilities

IHTNES The Capability Bounds define a 65-bit upper and 64-bit lower bound, depending on how a capability is used.

 $R_{YSBDT}$  The Capability Tag defines the validity of a capability in one of the following ways:

• If the Capability Tag is 1, the capability is valid.

• If the Capability Tag is 0, the capability is invalid.

 $R_{KFRHT}$  The Capability Permissions contain all of the following permission controls:

Name	Permission
Load	Load from memory
Store	Store to memory
Execute	Execute instructions
LoadCap	Load a valid capabilty to a Capability register
StoreCap	Store a valid capabilty from a Capability register
StoreLocalCap	Store a Local capability to memory
Seal	Seal an unsealed capability
Unseal	Unseal a sealed capability
System	Access System registers and instructions
BranchSealedPair	Use in an unsealing branch
CompartmentID	Use as a compartment ID
MutableLoad	Load to a Capability register with mutable permissions
User[N]	Software defined permissions

 ${\sf R}_{{\tt VYQWL}} \qquad \quad \textbf{A capability is either sealed or unsealed.}$ 

 $R_{RVFDY}$  The ObjectType of a capability determines if that capability is sealed:

- If the ObjectType of a capability is 0, the capability is unsealed.
- If the ObjectType of a capability is nonzero, the capability is sealed.

# 2.2 Capability registers

R<sub>BVJJF</sub> The Morello architecture introduces the term "Capability register" to define a register that can hold a capability.

R<sub>NWDGC</sub> Capability registers are 129 bits.

RYXLPL When Morello is implemented, general-purpose registers, some System registers, and some Special-purpose registers, are extended to be Capability registers.

R<sub>PMLYT</sub> Capability registers can have the following access views:

- 129-bit: the Capability access view.
- 64-bit.
- 32-bit.

R<sub>JXNGH</sub> The following table provides an overview of general-purpose registers when the Morello architecture is implemented:

General-purpose register name (n=0-30)	Access view provided (bits)	Register names based on access view (n=0-30)
Rn	64	Xn
	32	Wn
	129	Cn

In a general-purpose register field, the value 31 represents either the current stack pointer or the zero register, depending on the instruction and the operand position, as summarized in the following tables:

Access view provided (bits)	Register names based on access view
64	SP
32	WSP
129	CSP

Register size (bits)	Register names based on size accessed
64	XZR
32	WZR
129	CZR

ITSPCV The Morello architecture adds a set of Default Data Capability registers:

- DDC\_EL0.
- DDC\_EL1.
- DDC\_EL2.
- DDC\_EL3.
- RDDC\_EL0.

The mnemonic DDC is used as an accessor to refer to the current (R)DDC\_ELx register based on other contexts and settings.

# Chapter 2. Capability architecture rules 2.2. Capability registers

IHXBKV The Program Counter (PC) is extended to be a Program Counter Capability register (PCC).

R<sub>VJSVC</sub> No explicit synchronization is required between accessing a System register using different access views.

When writing to a register using an access view narrower than the maximum access view, the upper bits, including the Capability Tag, of the register are set to 0.

### See also:

R<sub>RWCXN</sub>

- Chapter B1.2, Registers in AArch64 Execution state, Arm® Architecture Reference Manual, Armv8-A: more details about Armv8-A registers.
- Chapter C5.1.5, op0==0b11, Moves to and from Special-purpose registers, Arm® Architecture Reference Manual, Armv8-A: more details about special-purpose registers.

# 2.3 Changes to Armv8 terminology

 $R_{TRWTV}$  If an UNPREDICTABLE operation writes a capability register, the write does not increase the set of reachable capabilities.

 $R_{ exttt{TSNJF}}$  If an UNKNOWN value is written to a capability register or to capability-tagged memory, the write does not increase the Capability defined rights available to software.

# 2.4 Capabilities in memory

R<sub>MPSCL</sub> The Morello architecture introduces capability tag locations, separate to byte locations.

RRBKYF A capability-tagged location is a byte location associated with a capability tag location.

R<sub>PSBDR</sub> The set of 16 contiguous capability-tagged locations starting at a 16-byte aligned address is associated with the same distinct Capability Tag.

In a system implementing the Morello architecture extension, all byte locations in general-purpose memory are capability-tagged locations.

 $R_{BYQDV}$  The lower 128 bits of a capability in memory are in little-endian byte order.

R<sub>DHDNX</sub> A capability store to a 16-byte aligned address, N, atomically stores the following:

- The lower 128 bits of the capability to the 16 byte locations starting at N.
- The Capability Tag to the capability tag location associated with those byte locations.

RRVNCT A capability load from a 16-byte aligned address, N, atomically loads the following:

- The lower 128 bits of the capability from the 16 byte locations starting at N.
- The Capability Tag from the capability tag location associated with those byte locations.

R<sub>VRTNV</sub> If a capability store is not to a 16-byte aligned address, the store generates an alignment fault.

 $R_{\text{WQKKP}}$  If a capability load is not from a 16-byte aligned address, the load generates an alignment fault.

 $R_{\text{HGFYZ}}$  A non-capability store to a capability-tagged location atomically writes the capability tag location associated with that capability-tagged location to 0.

If a capability is written to a non-capability-tagged location, it is IMPLEMENTATION DEFINED which of the following applies:

- The byte locations are written and the Capability Tag is ignored.
- The byte locations become UNKNOWN and the Capability Tag is ignored.
- An External abort is generated.

If a capability is read from a non-capability-tagged location, it is IMPLEMENTATION DEFINED which one of the following applies:

- The byte locations are read and the Capability Tag is read as 0.
- The destination Capability register becomes UNKNOWN.
- An External abort is generated.

For a non-capability atomic operation writing to a byte location associated with a capability tag location, if the operation does not change the value in the byte location, it is IMPLEMENTATION DEFINED whether the capability tag location is written to 0.

See also:

- Chapter B2.3.1 Basic definitions, Arm® Architecture Reference Manual: Definition of byte location.
- Chapter B2.3 *Definition of the Armv8 memory model*, *Arm® Architecture Reference Manual*: Introduction to the concept of locations in Armv8-A architecture.

R<sub>DYYBT</sub>

R<sub>PKWPL</sub>

 $R_{\text{DLCPG}}$ 

# 2.5 Capability encoding

 $I_{PQHKQ}$  The Morello Capability format is similar but not identical to the CHERI-concentrate format.

 $R_{\mbox{\scriptsize HRVBQ}}$  A Capability value comprises the following fields:

Value: 64 bits. Bounds: 87 bits. Flags: 8 bits. ObjectType: 15 bits. Permissions: 16 bits.

Tag: 1 bit. Global: 1 bit. Executive: 1 bit.

The Flags and the lower 56 bits of the Capability Bounds share encoding with the Capability Value.

 $R_{\rm ZLYBF}$ 



For the encoding of a capability, the following fields are encoded together:

- Global [0].
- Executive [1].
- Permissions [17:2]

The Permissions field [17:2] is encoded as the following:

Bits	Permission
17	Load
16	Store
15	Execute
14	LoadCap
13	StoreCap
12	StoreLocalCap
11	Seal
10	Unseal
9	System
8	BranchSealedPair
7	CompartmentID

Bits	Permission
6	MutableLoad
5:2	User[4]

### See also:

• CHERI Instruction-Set Architecture.

#### 2.5.1 **Morello Bounds format**

The 87 bits of Capability Bounds can be accessed as one of the following:  $I_{\text{DWRPY}}$ 

- A base, b, and limit, t.
- A base and length, l.


For the base, limit, and length of bounds, all of the following are true:

- Base is a 64-bit quantity.
- Limit is a 65-bit quantity.
- Length is a 65-bit quantity.

 $R_{XKVDF}$ 

The Bounds field encodes the following 5 values used to encode and decode the base and limit of a capability:

Element	Description
Bottom(B)	16-bit quantity used to derive the base.
The Internal Exponent(IE)	<ul> <li>The value of IE determines if E is encoded in the bounds or treated as 0:</li> <li>When IE is 0: E is treated as 0.</li> <li>When IE is 1: E is encoded in the lower bits of T and B.</li> <li>This bit is stored inverted.</li> </ul>
Top(T)	A 16-bit quantity used to derive the limit. T[15:14] are encoded using B, IE, and the other bits of T.
The Exponent(E)	A 6-bit quantity that determines the position at which B and T are inserted into A to recover base and limit. E is stored inverted.
A	A 66-bit value used to define the base and limit when E<48. Bits [55:0] are encoded in Bounds, the other bits are derived from A[55] or are set to 0.



### R<sub>SFKZW</sub> A, B, T, E, and IE are decoded in the following ways:

• A is derived using the following:

$$A[65:64] = 0$$

$$A[63:0] = SignExtend(Value[55:0], 64)$$

• IE is derived using the following:

$$IE = \sim Bounds[86]$$

• E is derived using the following:

$$E[5:0] = \begin{cases} 0, & \text{if } IE == 0\\ \sim Bounds[74:72] : \sim Bounds[58:56], & \text{if } IE == 1 \end{cases}$$

• The T and B values are decoded as follows:

$$B[15:3] = Bounds[71:59]$$

$$B[2:0] = \begin{cases} Bounds[58:56], & \text{if } IE == 0 \\ 0, & \text{if } IE == 1 \end{cases}$$

$$T[13:3] = Bounds[85:75]$$

$$T[2:0] = \begin{cases} Bounds[74:72], & \text{if } IE == 0\\ 0, & \text{if } IE == 1 \end{cases}$$

T[15:14] is decoded as follows:

$$T[15:14] = \begin{cases} B[15:14], & \text{if } (T[13:0] \geq B[13:0]) \land (IE == 0) \\ B[15:14] + 1, & \text{if } (T[13:0] < B[13:0]) \land (IE == 0) \\ B[15:14] + 1, & \text{if } (T[13:3] \geq B[13:3]) \land (IE == 1) \\ B[15:14] + 2, & \text{if } (T[13:3] < B[13:3]) \land (IE == 1) \end{cases}$$

# $R_{\text{DJZDW}}$ A, B, T, E, and IE are encoded into the Capability Bounds field as the following:

$$Bounds[86] = \sim IE$$

$$Bounds[85:75] = T[13:3]$$

$$Bounds[74:72] = \begin{cases} T[2:0], & \text{if } IE == 0 \\ \sim E[5:3], & \text{if } IE == 1 \end{cases}$$

$$Bounds[71:59] = B[15:3]$$

$$Bounds[58:56] = \begin{cases} B[2:0], & \text{if } IE == 0 \\ \sim E[2:0], & \text{if } IE == 1 \end{cases}$$

# Chapter 2. Capability architecture rules

### 2.5. Capability encoding

$$Bounds[55:0] = A[55:0]$$

 $I_{CKZPG}$ 

The Capability Bounds are valid or invalid.

R<sub>FPZNM</sub>

If any of the following is true, the Capability Bounds are valid:


- The value of the Exponent equals to 63.
- The value of the Exponent is less than 51.

Otherwise, the Capability Bounds are invalid.

### **Decoding Bounds**

 $R_{GZYKG}$ 

- 1. The Capability Bounds field is decoded to the Capability Base, base, and the Capability Limit, limit. Base and limit are derived from A, B, T, and E. Base is a 64-bit value. Limit is a 65-bit value.
  - If E == 63:
    - base = 0
    - $limit = 2^{64}$
    - The Capability Bounds are valid.
  - If  $51 \le E \le 62$ :
    - base = 0
    - $limit = 2^{64}$
    - The Capability Bounds are invalid.
  - If E<51:
    - $base[65:0] = (A[65:(E+16)] + C_b) : B[15:0] : Zeros(E)$
    - $limit[65:0] = (A[65:(E+16)] + C_t) : T[15:0] : Zeros(E)$
    - The Capability Bounds are valid.



 $0 \le E \le 50$  and bounds are aligned to  $2^E$ 

The upper regions of base and limit (those derived from A) are subject to a correction factor of  $\pm$ 1, where  $\pm$ 2 and  $\pm$ 4 are derived using the following:

$$A3 = A[E + 15 : E + 13]$$

$$B3 = B[15:13]$$

$$T3 = T[15:13]$$

$$R3 = B3 - 0b001$$

$$aHi = \begin{cases} 1, & \text{if } A3 < R3 \\ 0, & \text{otherwise} \end{cases}$$

$$bHi = \begin{cases} 1, & \text{if } B3 < R3 \\ 0, & \text{otherwise} \end{cases}$$

$$tHi = \begin{cases} 1, & \text{if } T3 < R3 \\ 0, & \text{otherwise} \end{cases}$$

$$C_b = bHi - aHi$$

$$C_t = tHi - aHi$$

2. The base and limit are generated as follows:

$$base[65:0] = (A[65:(E+16)] + C_b) : B[15:0] : Zeros(E)$$
$$limit[65:0] = (A[65:(E+16)] + C_t) : T[15:0] : Zeros(E)$$

### **Setting and encoding Bounds**

RKDDZF

Bounds setting uses a Capability Value, Value, and an Exponent, oE, to derive a requested base, nb, along with a requested length, nl, to derive a requested limit, nt. The requested base and limit are used to generate A, B, T, E, and IE fields, to be encoded in a Capability Bounds field.

The encoded A, B, T, E, and IE are generated as follows:

1. Calculate the requested base, nb:

$$\begin{split} nb[65:64] &= 0 \\ nb[63:0] &= \begin{cases} SignExtend(Value[55:0],64), & \text{if } oE < 48 \\ Value[63:0], & \text{otherwise} \end{cases} \end{split}$$

2. Calculate the requested limit, nt:

$$nt[65:0] = nb[65:0] + 0:nl[64:0]$$

3. Calculate A:

$$A = SignExtend(Value[55:0], 66)$$

4. Calculate a candidate exponent, E':

$$E' = 50 - CountLeadingZeroes(nl[64:15])$$

Lengths less than  $2^{15}$  are encoded with E' == 0

5. Calculate IE:

$$IE = \begin{cases} 0, & \text{if } (E' == 0) \land (nl[14] == 0) \\ 1, & \text{otherwise} \end{cases}$$

6. Calculate a candidate Bottom, B ne, and a candidate Top, T ne, for the no internal exponent encoding:

$$B_ne[15:0] = nb[15:0]$$
  
 $T_ne[15:0] = nt[15:0]$ 

7. Calculate a candidate Bottom, B\_ie, and a candidate Top, T\_ie, for the internal exponent encoding:

$$B_ie[15:0] = nb[E' + 15:E' + 3]:000$$

$$T_ie[15:0] = nt[E' + 15:E' + 3]:000$$

8. Calculate rounded base and rounded limit to check whether rounding is required on the new base and limit in the internal exponent encoding, and a new candidate top that is rounded up, not down:

$$\begin{split} rounded\_base &= nb[E'+2:0] \neq 0 \\ rounded\_limit &= nt[E'+2:0] \neq 0 \\ T\_ie' &= \begin{cases} T\_ie+8, & \text{if } rounded\_limit \\ T\_ie, & \text{otherwise} \end{cases} \end{split}$$

9. Calculate a new candidate exponent, E", for the internal exponent encoding, increased by 1 if the candidate Top has the top bit set:

$$adjust\_E = T\_ie' - B\_ie \ge 2^{15}$$
 
$$E'' = \begin{cases} E' + 1, & \text{if } adjust\_E \\ E', & \text{otherwise} \end{cases}$$

10. Calculate a new candidate Top, T\_ie", a new candidate Bottom, B\_ie', rounded\_base, and rounded\_limit, based on whether E was adjusted. Again ensure that the candidate Top is rounded up, not down:

$$T\_ie'' = \begin{cases} nt[E'' + 15 : E'' + 3] : 000, & \text{if } adjust\_E \\ T\_ie', & \text{otherwise} \end{cases}$$
 
$$B\_ie' = \begin{cases} nb[E'' + 15 : E'' + 3] : 000, & \text{if } adjust\_E \\ B\_ie, & \text{otherwise} \end{cases}$$
 
$$rounded\_base' = \begin{cases} True, & \text{if } (adjust\_E) \land (B\_ie[3] == 1) \\ rounded\_base, & \text{otherwise} \end{cases}$$
 
$$rounded\_limit' = \begin{cases} True, & \text{if } (adjust\_E) \land (T\_ie'[3] == 1) \\ rounded\_limit, & \text{otherwise} \end{cases}$$
 
$$T\_ie''' = \begin{cases} T\_ie'' + 8, & \text{if } (adjust\_E) \land (rounded\_limit') \\ T\_ie'', & \text{otherwise} \end{cases}$$

11. Select the appropriate candidate T, B, and E:

$$E = \begin{cases} E'', & \text{if } IE == 1 \\ E', & \text{otherwise} \end{cases}$$

$$T = \begin{cases} T\_ie''', & \text{if } IE == 1 \\ T\_ne, & \text{otherwise} \end{cases}$$

$$B = \begin{cases} B\_ie', & \text{if } IE == 1 \\ B\_ne, & \text{otherwise} \end{cases}$$

12. Calculate whether the Capability Bounds were encoded exactly:

$$inexact = \begin{cases} rounded\_base' \lor rounded\_limit', & \text{if } IE == 1 \\ False, & \text{otherwise} \end{cases}$$

A, T, B, E, and IE are then encoded in a Capability Bounds field as described in R<sub>DJZDW</sub>.

R<sub>STDNY</sub> If any of the following are true, the Bounds are considered invalid:

- The request was for exact bounds and the encoded bounds are inexact.
- The requested base is lower than the original base.

• The requested limit is above the original limit.

 $I_{OKCRL}$  If all of the following are true, the bounds are guaranteed to be exactly representable:


- (nb) AND (NOT nlMask) == 0: Where nb is the requested base and nlMask is the value returned by the RRMASK instruction when passed the requested length, nl, as its source.
- nl == Rnl: Where nl is the requested length and Rnl is the value returned by the RRLEN instruction when passed the requested length, nl, as its source.

# 2.5.2 Representability checks

 $R_{\text{CYMZJ}}$ 

Not all combinations of Capability base, limit, and Value are representable. When modifying a Capability Value field, an operation may cause the Capability Bounds to change, and the encode base and limit to become unrepresentable. If the modification causes the base and limit to become unrepresentable, the Capability Tag is set to 0.

The concept of the representability of capabilities:



The representable region covers the range of values that are between 12.5% below the base and 25% above the limit.

Note: Not all capabilities with large bounds have a contiguous representable region.

 $R_{JXHKF}$ 

A representability check is applied when manipulating a Capability Value.

R<sub>LCBNH</sub>

If modifying a Capability Value causes the base or limit to change, a representabilty check fails. Some versions of the check may fail in additional cases.

### 2.5. Capability encoding

R<sub>LMXSB</sub> If the Capability Value is modified, the encoding of the capability allows the Capability Value to change within the representable region, otherwise the base and limit may become unrepresentable.

R<sub>BYTMV</sub> If modifying a capability causes a representability check to fail, the Capability Tag on the generated capability is set to 0.

The Representable check has two versions: "full" and "fast". The full check confirms that the Capability Bounds are unchanged by a change in Capability Value. The fast check determines whether incrementing the Capability Value leads to it being unrepresentable. In some cases the fast check returns a false negative result, but never returns a false positive result.

R<sub>SVFVW</sub> None of following operations can make Capability Bounds unrepresentable:

- Modifying the Capability Flags field directly.
- Modifying the Capability Flags field indirectly by modifying the Capability Value.

### **Fast Representability Check**

 $R_{YJVDC}$  The Fast representability check uses the following elements:

- An increment, I, modified by sign extending from bit 55
- The E field encoded in the Capability Bounds.
- The A field encoded in the Capability Bounds.

The Fast representability check comprises the following tests:

BigExp:

If the Exponent is large enough, the Capability Value is not used to reconstruct base and limit:

$$BigExp == E > 48$$

2. InRange:

If the absolute value of the increment is larger than the Representable range, s, the result is not representable.

$$InRange = (I[63 : E + 16] == -1) \lor (I[63 : E + 16] == 0)$$

3. InLimit:

A Representable limit, R, is defined as the following:

$$R[15:13] = B[15:13] - 1$$
  
 $R[12:0] = 0$ 

Then a comparison is made depending on sign of the increment, as follows:

$$InLimit = \begin{cases} I[E+15:E] < R[15:0] - A[E+15:E] - 1, & \text{if } I \geq 0 \\ (I[E+15:E] \geq R[15:0] - A[E+15:E]) \wedge (R[15:0] \neq A[E+15:E]), & \text{otherwise} \end{cases}$$

4. FixedMSBVal:

If E < 48, A is used to form the base and A must not change sign:

$$FixedMSBVal = (A[55] == (A+I)[55])$$

The Fast Representability check combines the four tests as:

 $FastRep = (InRange \land InLimit \land FixedMSBVal) \lor BigExp$ 

# 2.6 Manipulating capabilities

Rhrble Manipulating a capability is defined as copying a capability, possibly changing the value of capability fields of the copy.

 $R_{PLJJR}$  A valid capability can only be created by one of the following:

- Monotonic manipulation.
- Controlled non-monotonic manipulation.

 $R_{FLXBS}$  Monotonic manipulation includes the following operations:

- Modifying the Capability Value.
- Reducing the Capability Bounds.
- Reducing the Capability Permissions.
- · Modifying the Capability Flags
- Sealing operations.

 $R_{LZSVB}$  Controlled non-monotonic manipulation includes the following operations:

- Unsealing a capability using an unsealing operation.
- Using a permitted, privileged capability creating instruction to mark a register or memory location as holding a valid capability.

 $R_{PXLGP}$  When a capability is manipulated, any of the following clears the Capability Tag:

- If the capability is sealed, an attempt to manipulate the capability other than using an unsealing operation.
- An attempt to increase the Capability Bounds.

R<sub>JGSBX</sub> Sealing and then unsealing a capability does not increase the rights granted by that capability.

### 2.6.1 Monotonic manipulation: sealing operations

 $R_{MFMKV}$  Sealing a capability restricts its use to compatible unsealing operations.

 $R_{ZJHJX}$  A valid unsealed capability can be sealed by one of the following instructions:

- Sealing with a sealing capability:
  - SEAL (capability), Seal capability.
  - CSEAL, Conditionally Seal capability.
- Sealing with a branch with link instruction.
- Sealing without a capability:
  - SEAL (immediate), Seal capability (immediate).

 $R_{\text{FJNDZ}}$  For a sealing instruction that is not CSEAL, if any of conditions in a sealing operation fails, the Capability Tag of the source capability is cleared.

For CSEAL instruction, if any of conditions in a sealing operation fails, the source capability is written to the destination capability unchanged.

R<sub>DRTLX</sub> If all of the following are true, SEAL (capability) and CSEAL generate a valid sealed capability:

- The unsealed capability is valid.
- For the sealing capability, all of the following are true:
  - The capability is valid.
  - The capability is unsealed.
  - The capability has the Seal permission.

- The Capability Value is within the Capability Bounds.
- The Capability Value is within the range of Capability ObjectType values.

RXXKYX If a capability is sealed by SEAL (capability) or CSEAL, the ObjectType of the capability to be sealed is set to the sealing Capability Value.

 $R_{DXGLZ}$  If a branch with link instruction generates a sealed capability in C30, the sealed capability ObjectType is set to 1.

R<sub>GCOCJ</sub> If all of the following are true, SEAL (immediate) generates a valid sealed capability:

- The capability to be sealed is unsealed.
- The capability to be sealed is valid.

R<sub>JBPWS</sub> If a capability is sealed by SEAL (immediate), the sealed capability ObjectType is set to the value of the form field in the instruction encoding.

### 2.6.2 Controlled non-monotonic manipulation

### Privileged capability creation:

 $R_{DBXPL}$  A privileged capability creating instruction is one of the following:

- Set the Capability Tag of a register: SCTAG.
- Store Capability Tags to memory: STCT.

If CSCR\_EL3.SETTAG is 0 and the PE is in an Exception level that is lower than EL3, a privileged capability creating instruction can not create a valid capability.

If CHCR\_EL2.SETTAG is 0 and the PE is in an Exception level that is lower than EL2, a privileged capability creating instruction can not create a valid capability.

A privileged capability creating instruction is not permitted to create capabilities in EL0: the instruction is UNDEFINED in EL0.

See also:

RNZDTP

• 2.4 Capabilities in memory

# **Unsealing operations**

R<sub>WTHDH</sub> A valid sealed capability can only be used in a capability unsealing operation.

RYOZEKX A permitted unsealing operation on a valid sealed capability generates a valid unsealed capability.

 $R_{VNPYT}$  A non-permitted unsealing operation does one of the following:

- Clears the Capability Tag of the generated capability.
- Leaves the generated capability sealed.

 $R_{SXXOW}$  All of the following are unsealing operations:

- Unsealing with an unsealing capability, UNSEAL.
- Unsealing with a check subset, setting flags and conditionally unseal instruction, CHKSSU.
- A branch or return with a capability register as the target.
- A load capability pair and branch, LDPBR, using C29.
- A load and branch, BR (memory indirect), using C29.
- A branch to sealed capability pair.

R<sub>SXVWB</sub> If all of the following are true, unsealing with an unsealing capability is a permitted unsealing operation:

- For the capability being unsealed, all of the following are true:
  - The capability is valid.
  - The capability is sealed.

### 2.6. Manipulating capabilities

- For the unsealing capability, all of the following are true:
  - The capability is valid.
  - The capability is unsealed.
  - The capability has the Unseal permission.
  - The Capability Value is within the Capability Bounds.
  - The Capability Value is within the range of Capability ObjectType values.
  - The Capability Value is equal to the ObjectType of the capability to be unsealed.

RJZTTZ If the ObjectType of a capability is 1, the following are permitted unsealing operations:

- A branch operation using that capability as a target.
- A return to that capability.

R<sub>FLNXF</sub> If all of the following are true, unsealing a sealed capability using a testing capability by a Check Subset, setting flags and conditionally unseal instruction, CHKSSU, is a permitted unsealing operation:

- The sealed capability is valid.
- The testing capability is valid.
- The testing capability is unsealed.
- The Capability Bounds of the sealed capability are a subset of Capability Bounds of the testing capability.
- The Capability Permissions of the sealed capability are a subset of the Capability Permissions of the testing capability.

R<sub>PKKBS</sub> If all of the following are true, unsealing a capability using a Load Pair of capabilities and Branch instruction, LDPBR, is a permitted unsealing operation:

- The capability is valid.
- The capability is sealed.
- The capability ObjectType is 2.
- The destination capability register of the instruction is C29.

If all of the following are true, unsealing a capability using an Unseal load and branch (immediate) instruction, BR (memory indirect), is a permitted unsealing operation:

- The capability is valid.
- · The capability is sealed.
- The capability ObjectType is 3.
- The base capability register of the load and branch is C29.

If all of the following are true, branch to sealed capability pair instruction with a first and a second capability is a permitted unsealing operation:

- The first and second capabilities are valid sealed capabilities.
- The first and second capabilities have BranchSealedPair permission.
- The first capability ObjectType is greater than 3.
- The ObjectType of the first and the second capabilities are the same.
- The first capability has Execute permission.
- The second capability does not have Execute permission.

### Executive/Restricted banking

The Executive permission in PCC determines whether the PE is in Executive or Restricted:

- 0: The PE is in Restricted.
- 1: The PE is in Executive.

RMXBDJ The combination of the Executive permission in PCC, PSTATE.SP, and the current Exception level, ELx, determines the registers selected to be accessed, as outlined in the following table:

R<sub>FWMNR</sub>

 $R_{\text{TZRYW}}$ 

R<sub>NHGSJ</sub>

Register mnemonic	Executive, when PSTATE.SP is 1	Executive, when PSTATE.SP is 0	Restricted, PSTATE.SP is treated as 0
DDC	DDC_ELx	DDC_EL0	RDDC_EL0
SP	SP_ELx	SP_EL0	RSP_EL0
TPIDR_ELx	TPIDR_ELx	TPIDR_ELx	RTPIDR_EL0

When a register is accessible using the register mnemonic listed in the register mnemonic column in the table above, accessing that register using other register mnemonics is UNDEFINED.

In Restricted, accessing the Executive registers is UNDEFINED.

Rynlze Transition from Executive to Restricted is only permitted in one of the following ways:

- A branch (restricted) instruction, BRR, BLRR.
- A Return from subroutine with possible switch to Restricted, RETR.
- Capability exception return.
- Capability exception entry.

**I**OXPDW When the PE is in Restricted, branch (restricted) instructions are UNDEFINED.

If a transition from Executive to Restricted is not permitted, the Capability Tag of PCC is cleared.

R<sub>GNBDH</sub> Transition from Restricted to Executive is only permitted in one of the following ways:

- A branch instruction that meets all of the following conditions:
  - The target of the instruction is a capability.
  - The instruction is not a branch (restricted) instruction.
- Capability exception return.
- Capability exception entry.

R<sub>VMGDS</sub> For a PE in Restricted, RDDC\_EL0 is used as the current DDC for loads and stores.

R<sub>RGKSN</sub> For a PE in Restricted, SPSel is RAZ/WI.

 $R_{QFFSK}$  For a PE in Executive in ELx, if PSTATE.SP is 1, DDC\_ELx is used as the current DDC for loads and stores in ELx.

R<sub>LHLFL</sub> For a PE in Executive in ELx, if PSTATE.SP is 0, DDC\_EL0 is used as the current DDC for loads and stores.

# 2.7 Using capabilities

Rybomj Using a capability is defined as performing an operation that relies on the rights granted by that capability.

R<sub>DHFGV</sub> A capability-restricted resource is one of the following:

- A virtual memory location.
- · A System register.
- A System instruction.

## 2.7.1 System permission

R<sub>CRYKT</sub> The System permission bit in PCC determines whether access to capability-restricted System registers and instructions is permitted:

- When the System permission of PCC is 1, System permission is enabled.
- When the System permission bit of PCC is 0, System permission is disabled and the MRS and MSR instruction access to System registers is limited in the following ways:
  - 64-bit MRS and MSR instruction access to System registers is limited to the following register mnemonics only:
    - \* TPIDR ELx.
    - \* RTPIDR EL0.
    - \* TPIDRRO\_EL0.
    - \* DCZID EL0.
    - \* CTR\_EL0.
    - \* CNTVCT\_EL0, unless CCTLR\_ELx.PERMVCT for the current Exception level is 0.
  - Capability MRS and MSR instruction access to System registers is limited to the following register mnemonics only:
    - \* CTPIDR ELx.
    - \* RCTPIDR\_EL0.
    - \* CTPIDRRO\_EL0.
    - \* CID EL0.

R<sub>SKQFC</sub> If MRS and MSR instructions are used to access System registers without the required System permission, a trap is generated based on the access view used:

- For 64-bit MRS and MSR instructions, the access generates a Trapped MSR, MRS, or System instruction execution in AArch64 state exception.
- For capability MRS and MSR instructions, the access generates a Trapped capability MSR or MRS instruction execution exception.

R<sub>NZSZL</sub> Access to Special-purpose registers is not restricted by System permission.

 $R_{WRJDH}$  If the System permission of PCC is 0, it is IMPLEMENTATION DEFINED which IMPLEMENTATION DEFINED System registers and System instructions are trapped.

In the condition mentioned in  $R_{WRJDH}$ , it is expected that most, if not all, IMPLEMENTATION DEFINED System registers and instructions are trapped.

If the System permission of PCC is 0, any of the following generate a Trapped MSR, MRS, or System instruction execution in AArch64 state exception:

- Data cache operations, other than operations by VA.
- Instruction cache operations, other than operations by VA.
- · TLBI operations.

 $R_{\text{DFMNS}}$ 

• AT operations.

 $R_{BFSBO}$  If the System permission of PCC is 0, all of the following are true:

- ERET causes the Capability Tag on the capability written to PCC to be cleared.
- SCTAG does not set the Capability Tag on the destination register.
- STCT treats the Capability Value in the transfer register as 0.

 $I_{\text{DMBKP}}$  The behavior of SVC, HVC, and SMC are not affected by System permission.

# 2.7.2 Capability memory protection

R<sub>GMYFJ</sub> Every access to a memory location using a VA is restricted by a capability.

R<sub>CLBHX</sub> If a load, store, or cache maintenance by VA instruction uses a capability base register, all of the following are true:

- The instruction uses the Capability Value of that capability base register as the base address for the operation.
- Memory locations accessed by the instruction are restricted by that capability base register.

 $I_{NRTCV}$  Following  $R_{CLBHX}$ , the full 64 bits of the Capability Value, including the Capability Flags, is used as the base address. To avoid an address size fault, software must ensure one of the following:

- The Capability Flags are canonicalized before using these bits in a memory access instruction.
- The MMU is configured to ignore bits [63:56] of the address.
- R<sub>QWGWC</sub> For a load, store, or cache maintenance by VA instruction using a 64-bit base register, memory locations accessed by the instruction are restricted by the capability in the current DDC.
- R<sub>KBMFJ</sub> For the purpose of Capability memory protection, the STCT instruction is treated as a store of capabilities.
- R<sub>BLNHL</sub> For the purpose of Capability memory protection, the LDCT instruction is treated as a load of capabilities.
- R<sub>TLVCS</sub> For Load (literal), LDR, memory locations accessed by the instruction are restricted by the capability in PCC.
- R<sub>CXONV</sub> Memory locations accessed by instruction fetch are restricted by the capability in PCC.
- R<sub>CNSTH</sub> For a cache maintenance by VA instruction, the required Capability Permissions are as follows:
  - IC IVAU: Load permission.
  - DC C(I) VA\*: Load permission.
  - DC IVAC: Store permission.

For a cache maintenance by VA operation, the input capability provides an address that is contained in a contiguous set of memory locations. This set of memory locations is required to be within the bounds of that capability, with the alignment and number of memory locations in the set defined by the following fields:

- IC\*: CTR\_ELO.IminLine.
- DC\*, except DC IVA\*: CTR ELO.DminLine.
- DC IVA\*: CTR\_ELO.CWG

See also:

The requirement in  $R_{CTCDF}$  means that, for a cache clean operation or a cache clean and invalidate operation that uses a capability as an input, if the capability used does not describe all bytes of the cache line being cleaned in the Capability Bounds, the operation is not permitted by the Morello architecture.

Software must ensure that cache clean operations, and cache clean and invalidate operations, meet this requirement.

• Chapter D13.2.33 CTR\_EL0, Cache Type Register, Arm® Architecture Reference Manual.

 $R_{\text{CTCDF}}$ 

 $\text{I}_{\text{FQXVN}}$ 

# 2.7.3 Capability memory protection exceptions

- RYZYBQ If a load, store, or cache maintenance by VA instruction uses an invalid capability, the instruction generates a synchronous Data Abort with a capability tag fault.
- R<sub>GHBFX</sub> If a load, store, or cache maintenance by VA instruction uses a valid sealed capability, but the instruction is a non-permitted unsealing operation, the instruction generates a synchronous Data Abort with a capability sealed fault.
- R<sub>SZLNW</sub> If a load instruction with an unsealing operation uses a valid sealed capability, but the sealed capability has the wrong ObjectType for the instruction, the instruction generates a synchronous Data Abort with a capability sealed fault.
- R<sub>QTRFK</sub> An atomic memory access instruction always performs a load and a store operation from the perspective of capability Store, Load, StoreCap, and LoadCap permission checking.
- $R_{\text{JOYTZ}}$  A Load, store, or cache maintenance by VA instruction uses the Capability Bounds as an upper and lower limit on the memory locations that can be accessed.
- R<sub>PWQTJ</sub> If a load, store, or cache maintenance by VA instruction accesses any location at a VA outside of the Capability Bounds, the instruction generates a synchronous Data Abort with a capability bounds fault.
- R<sub>ZCYYB</sub> If all of the following are true, a store of a valid capability to memory generates a synchronous Data Abort with a capability permission fault:
  - The source Capability Global bit is set to 0.
  - The StoreLocalCap permission of the capability used for the store is set to 0.
- $R_{\text{NTJQD}}$  If the LoadCap permission of the capability used is set to 0, a load to a Capability register clears the Capability Tag of the loaded capability.
- R<sub>RJZNK</sub> If the StoreCap permission of the capability used is set to 0, a store of a valid capability generates a synchronous Data Abort with a capability permission fault.
- R<sub>HMXNK</sub> If the Load permission of the capability used is set to 0, a load generates a synchronous Data Abort with a capability permission fault.
- R<sub>TTHKK</sub> For a cache maintenance by VA which requires read access permission, if the Load permission of the capability used is set to 0, the instruction generates a synchronous Data Abort with a capability permission fault.
- RYPPQB If the Store permission of the capability used is set to 0, a store generates a synchronous Data Abort with a capability permission fault.
- For a cache maintenance by VA which requires write access permission, if the Store permission of the capability used is set to 0, the instruction generates a synchronous Data Abort with a capability permission fault.
- R<sub>ZFMVL</sub> If a load or store instruction generates a synchronous Data Abort with one of the following, the faulting address is one of the locations accessed by the instruction:
  - A capability tag fault.
  - A capability sealed fault.
  - A capability bounds fault.
  - A capability permission fault.
- R<sub>ZGHNJ</sub> An instruction that both uses a capability and modifies the Capability Value of that capability has two sets of checks:
  - The capability checks on using the capability.
  - The representability check on modifying the Capability Value.

The capability checks are performed before the representability check.

R<sub>PVKGX</sub> An instruction that both uses a sealed capability and modifies that sealed capability has two sets of checks:

#### 2.7. Using capabilities

- The capability checks on using the capability.
- The sealed capability check on modifying the capability.

The capability checks are performed before the sealed capability check.

 $R_{VVXZL}$ 

If a cache maintenance by VA instruction or a data cache zero by VA instruction generates a synchronous Data Abort with one of the following, the faulting address is the address specified in the register argument of the instruction:

- A capability tag fault.
- A capability sealed fault.
- A capability bounds fault.
- A capability permission fault.

#### **Instruction fetch**

 $R_{GZTVP}$  If the c

If the capability in PCC is invalid, instruction fetch generates a synchronous Instruction Abort with a capability tag fault.

 $R_{ZZWCP}$ 

If the capability in PCC does not have Execute permission, instruction fetch generates a synchronous Instruction Abort with a capability permission fault.

 $R_{FZVKC}$ 

If an instruction fetch accesses any location at a VA outside of the Capability Bounds in PCC, the access generates a synchronous Instruction Abort with a capability bounds fault.

 $R_{MDMPG}$ 

If the capability in PCC is sealed, instruction fetch generates a synchronous Instruction Abort with a capability sealed fault.

#### IMPLEMENTATION DEFINED behavior

 $R_{KPSBV}$ 

If an atomic operation with a conditional store does not perform a store, it is IMPLEMENTATION DEFINED whether that operation performs a required capability Store, StoreCap, or StoreLocalCap permission check.

R<sub>HCBBH</sub>

If a cache maintenance by VA instruction is implemented as a NOP, it is IMPLEMENTATION DEFINED whether capability memory protection is applied to that operation.

Ryzhod

For a memory access, cache maintenance operation, or instruction fetch operation, if any of the following conditions are true, it is IMPLEMENTATION DEFINED whether the operation can cause a capability tag fault, capability sealed fault, capability bounds fault, or capability permission fault.

- Stage 1 translation is enabled and the operation is to an address outside the maximum VA range or VA subranges for that stage of translation.
- Stage 1 translation is disabled and the operation is to an address larger than the implemented PA size.

R<sub>ZXDMZ</sub>

If an LDCT or STCT instruction accesses a Non-cacheable location, it is IMPLEMENTATION DEFINED whether the access generates a Data Abort caused by a LDCT/STCT to Non-cacheable memory.

See also:

- Chapter D1.13.5, Taking an interrupt or other exception during a multi-access load or store, Arm<sup>®</sup> Architecture Reference Manual.
- 2.13 Exception model

### 2.7.4 Recursive immutability

 $R_{\mathtt{YYPMC}}$ 

If a valid unsealed capability is loaded using a capability without MutableLoad permission, the MutableLoad, Store, StoreCap, and StoreLocalCap permissions of the loaded capability are cleared.

# 2.8 Capability memory relocation

R <sub>BZSPS</sub>	For a branch instruction variant using a 64-bit target address, and for return instructions returning to a 64-bit return address, if CCTLR_ELx.PCCBO is 1 and the PE is in ELx, the capability base in PCC is added to the address		
	written to the PC.		

- R<sub>PHVFM</sub> For branch with link instructions writing a 64-bit return address to X30, if CCTLR\_ELx.PCCBO is 1 and the PE is in ELx, the instructions subtract the PCC base from the PC used to generate the link address.
- R<sub>VTNGL</sub> For a PC-relative address calculation instruction writing a 64-bit address to a destination register, if CCTLR\_ELx.PCCBO is 1 and the PE is in ELx, the instruction subtracts the PCC base from the PC used to generate the address.
- R<sub>GFXBJ</sub> For load and store, cache maintenance by VA, and prefetch instructions using a 64-bit base address, if CCTLR\_ELx.DDCBO is 1 and the PE is executing in ELx, the instructions add the DDC base to the address used to perform the access.
- R<sub>WLPTB</sub> For a CVTD\* instruction writing a 64-bit value to a destination register, if CCTLR\_ELx.DDCBO is 1 and the PE is executing in ELx, the instruction subtracts the DDC base from the value written.
- R<sub>ZZSZP</sub> If CCTLR\_ELx.DDCBO is 1 and the PE is executing in ELx, cvT(flag setting) subtracts the base of the second source register from the 64-bit value written to the destination register.
- Software must be aware of  $R_{ZZSZP}$  to ensure that a suitable capability is written to the second source register for CVT (flag setting). If CCTLR\_ELx.DDCBO is 1 and the PE is executing in ELx, the DDC used by the subtraction is the one in the same context as the instruction.
- For a CVT (D) (Z) instruction writing a capability to a destination register, if CCTLR\_ELx.DDCBO is 1 and the PE is executing in ELx, the instruction adds the DDC base to the Capability Value.
- R<sub>MDMXN</sub> For a CVTP instruction writing a 64-bit value to a destination register, if CCTLR\_ELx.PCCBO is 1 and the PE is executing in ELx, the instruction subtracts the PCC base from the value written.
- For a CVTP (Z) instruction writing a capability to a destination register, if CCTLR\_ELx.PCCBO is 1 and the PE executes in ELx, the instruction adds the PCC base to the Capability Value.

# 2.9 Compartment ID

The CompartmentID permission does not have an architecturally observable effect. The intent is to provide an unforgeable value that is distinct from other capability and non-capability values which hardware can use to

partition the behavior of execution prediction resources to reduce the opportunity for side-channel attacks.

R<sub>XLYMV</sub> The Morello architecture defines a compartment context ID as a value that can be used by hardware to partition the behavior of execution prediction resources to reduce the opportunity for side-channel attacks.

Reways A compartment context ID is a capability.

R<sub>CSPXQ</sub> If all of the following are true for a capability, it represents a compartment context ID that is distinct from a compartment context ID defined by a capability where any of the following are not true, or where the Capability

Value is different:

- The capability is valid.
- The capability is unsealed.
- The value is within the Capability Bounds.
- The capability has CompartmentID permission.

I<sub>HTCXS</sub> The capability in CID\_EL0 is the current compartment context ID.

The current compartment context ID may be used by an implementation as part of the execution context of an

execution prediction resource.

If the current compartment context ID is part of the execution context of an execution prediction resource, any predictions made by the execution prediction resource cannot be based on information gathered from an execution with a compartment context ID that is distinct from the current compartment context ID.

See also:

IBYCZR

R<sub>CGMBK</sub>

• 2.5 Capability encoding: information about modifications which can make a capability non-representable.

### 2.10 Instruction set selection

 $R_{ZRMXS}$  PSTATE.C64 determines the current instruction set:

- PSTATE.C64 is 0: The current instruction set is A64.
- PSTATE.C64 is 1: The current instruction set is C64.

R<sub>ZTMWK</sub> If executing an instruction, PSTATE.C64 is updated by any of the following:

- The Capability Value[0] of a branch with a capability target.
- A BX #4.

When a branch with link instruction writes a capability to C30, PSTATE.C64 is copied to the Capability Value[0] in C30.

 $R_{XQNPW}$  If PSTATE.C64 is 0, all of the following are true:

- A branch and link instruction writes the link address to X30.
- A PC-relative address generation instruction writes an address to Xd.
- A Cache maintenance by VA instruction uses the 64-bit address in Xn, with capability memory relocation applied.

 $R_{TXVNO}$  If PSTATE.C64 is 1, all of the following are true:

- A branch and link instruction writes the link address to C30.
- A PC-relative address generation instruction writes an address to Cd.
- A Cache maintenance by VA instruction uses Capability address in Cn.

In Morello instruction forms are encoded the same in A64 and C64 but with a different interpretation of the operands depending on the state of PSTATE.C64.

In particular, memory access instructions encoded in A64 to use a 64-bit base register, use a Capability base register in C64, and vice versa.

See also:

• 4.1 The instruction sets: information about the A64 and C64 instruction sets.

### **2.11 Reset**

 $R_{VFMMV}$  CMAX is a capability with all of the following:

- Maximum Capability Bounds: the base is 0x0 and the limit is 2^64.
- Maximum Capability Permissions.
- Executive is 1.
- ObjectType is 0.
- Tag is 1.

 $R_{\text{FHMFL}}$  On a reset, the following state is defined:

- PCC:
  - The Capability Value of PCC is determined by RVBAR\_ELx for the highest implemented Exception level.
  - The rest of PCC is set to CMAX.
- All DDC ELx:
  - The Capability Value of DDC\_ELx is 0.
  - The rest of DDC\_ELx is set to CMAX.
- PSTATE.C64 is set to 0.
- CPTR EL3.EC is set to 0.
- All other Capability registers are UNKNOWN.

 $R_{\text{LFSPN}}$  On a reset, the state of caches is IMPLEMENTATION DEFINED.

 $R_{CGXJK}$  On a reset, the sequence of operations to invalidate capabilities from caches is IMPLEMENTATION DEFINED.

Igpayk On a system reset, the state of system memory and system caches is IMPLEMENTATION DEFINED.

On a system reset, the sequence of operations to invalidate capabilities from system memory and system caches is IMPLEMENTATION DEFINED.

#### See also:

INNHHF

- Chapter D1.9.1, *PE state on reset to AArch64 state*, *Arm*<sup>®</sup> *Architecture Reference Manual*, *Armv8-A*: more details about PE state on reset.
- Chapter D4.4.5, *Behavior of caches at reset*, *Arm*® *Architecture Reference Manual*, *Armv8-A*: more details about caches on reset.

### 2.12 Access to the Morello architecture

R<sub>XWTKD</sub> Access to the Morello architecture can be trapped at each Exception level.

R<sub>GRLBX</sub> If access to the Morello architecture is trapped at an Exception level, ELx, access to the Morello architecture at all Exception levels lower than ELx is also trapped.

 $R_{PZHJT}$  Access to the Morello architecture is controlled by the following:

- CPACR EL1.CEN.
- CPTR EL2.TC.
- CPTR\_EL2.CEN.
- CPTR\_EL3.EC.

R<sub>TPNMD</sub> If access to the Morello architecture is trapped at ELx and when the PE executes in ELx, all of the following are true:

- Access to any CCTLR\_ELy is trapped unless it is UNDEFINED in ELx.
- If executing at EL2, CHCR\_EL2 is trapped.
- If executing at EL3, CSCR\_EL3 and CHCR\_EL2 are trapped.
- Instructions added to A64 by the Morello architecture are trapped.

R<sub>VCNGF</sub> If access to the Morello architecture is trapped at ELx, the architecture has no effect on the following:

- The effects of controls in CCTLR\_ELx.
- The effects of PCC.
- The effects of DDC.
- Capability memory relocation.
- The effect of PSTATE.C64.

 $\mathbb{R}_{\texttt{KWQVW}} \qquad \text{If access to the Morello architecture is trapped, accessing the Morello architecture causes a synchronous exception.}$ 

R<sub>RPPMH</sub> A synchronous exception due to an access to the Morello architecture being trapped is reported with an Exception class of Access to the Morello architecture trapped as a result of CPACR\_EL1.CEN, CPTR\_EL2.TC, CPTR\_EL2.CEN, or CPTR\_EL3.EC.

R<sub>NHZKT</sub> For an instruction that is UNPREDICTABLE in an Exception level due to access to the Morello architecture being disabled, it is IMPLEMENTATION DEFINED whether that instruction can cause a capability exception.

# 2.13 Exception model

 $R_{FVQQT}$  The Morello architecture provides the following Exception model variants:

- If access to the Morello architecture is trapped at ELx, a non-capability exception entry to ELx, and return from ELx.
- If access to the Morello architecture is not trapped at ELx, a capability exception entry to ELx, and return from ELx.

R<sub>THRFG</sub> The following registers determine which variant of an exception entry or return is configured:

- CPACR\_EL1.CEN.
- CPTR\_EL2.TC.
- CPTR\_EL2.CEN.
- CPTR\_EL3.EC.

For the Morello architecture, the exception vectors used when taking an exception are the same as described in  $Arm^{\$}$  Architecture Reference Manual, Armv8-A apart from  $R_{GXNXG}$ .

R<sub>GXNXG</sub> If the PE is in Restricted and an exception is taken from the current Exception level, exception entry uses the same exception vector as an exception taken from the current Exception level with SP\_EL0.

On an illegal exception return from ELx, the effect on PSTATE.C64 is one of the following:

- If a non-capability exception return from ELx is configured, it is set to 0.
- If a capability exception return from ELx is configured, it is unchanged.

# 2.13.1 Non-capability exception entry or return

R<sub>JLYXK</sub> If a non-capability exception entry to ELx is configured, on exception entry to ELx, the Morello architecture changes the following aspects in the existing Armv8-A architecture:

- PSTATE.C64 is set to 0.
- The Capability Value of PCC is set to VBAR\_ELx, with VBAR\_ELx[10:0] treated as zero, plus the vector offset.

If a non-capability exception return from ELx is configured, on exception return from ELx, the Morello architecture changes the following aspects of the existing Armv8-A architecture:

- ELR\_ELx[63:0] is copied to the Capability Value in PCC.
- PSTATE.C64 is set to 0.

# 2.13.2 Capability exception entry and return

R<sub>FBWJT</sub> The following registers are extended to 129-bit to support capability exception handling:

Register mnemonic	Description
SP_ELx	Stack Pointer registers
ELR_ELx	Exception Link Registers
VBAR_ELx	Vector Base Address Registers

RYSMLC If capability exception entry and return are configured, the preferred exception return capability generated on an exception is a capability with the Capability Value set to the preferred return address for the exception.

R<sub>RZTFR</sub>

 $R_{YTFBY}$ 

 $R_{\text{KHSLH}}$ 

If capability exception entry is configured for ELx, on exception entry to ELx, the Morello architecture changes the existing Armv8-A architecture in all of the following aspects:

- ELR\_ELx is set to the preferred exception return capability.
- PSTATE.C64 is set to CCTLR ELx.C64E.
- PCC is set to the capability in VBAR\_ELx, with VBAR\_ELx[10:0] treated as zero, plus the vector offset.

 $R_{\text{VPMLJ}}$ 

If capability exception return is configured for ELx, on exception return from ELx, the Morello Architecture changes the existing Armv8-A architecture in all of the following aspects:

- ELR\_ELx is copied to PCC.
- If the exception return is to an Exception level where access to the Morello architecture is not trapped, SPSR\_ELx.C64 is copied to PSTATE.C64.
- If the exception return is to an Exception level where access to the Morello architecture is trapped, PSTATE.C64 is set to 0.

 $I_{\text{BRTMS}}$ 

If capability exception return is configured, and the value in ELR\_ELx[1:0] is not 0, a subsequent instruction fetch using PCC generates a PC alignment fault.

 $R_{LNNPH}$ 

If capability exception return is configured for ELx and the Capability Bounds to be written to PCC are invalid, on an exception return from ELx the Capability Tag of the capability written to PCC is cleared.

See also:

- Chapter E1.2.4 Process state, PSTATE, Arm® Architecture Reference Manual, Armv8-A.
- Chapter D1.10 Exception entry, Arm® Architecture Reference Manual, Armv8-A.
- 2.5.1 Morello Bounds format: information about valid and invalid Capability Bounds.

# 2.13.3 Exception types

 $I_{MMJJD}$ 

The Morello architecture introduces new types of exception reported using both existing Exception classes and new Exception classes:

Name of the fault	Exception class	Section for more information
Alignment fault	Data Abort	2.4 Capabilities in memory
Capability access fault due to SC and LC bits in the translation table	Synchronous Data Abort	2.14.1 Translation table descriptors
Capability bounds fault on data access	Synchronous Data Abort	2.7.3 Capability memory protection exceptions
Capability bounds fault on instruction fetch	Synchronous Instruction Abort	2.7.3 Capability memory protection exceptions
Capability permission fault on data access	Synchronous Data Abort	2.7.3 Capability memory protection exceptions
Capability permission fault on instruction fetch	Synchronous Instruction Abort	2.7.3 Capability memory protection exceptions
Capability sealed fault on data access	Synchronous Data Abort	2.7.3 Capability memory protection exceptions

Name of the fault	Exception class	Section for more information
Capability sealed fault on instruction fetch	Synchronous Instruction Abort	2.7.3 Capability memory protection exceptions
Capability tag fault on data access	Synchronous Data Abort	2.7.3 Capability memory protection exceptions
Capability tag fault on instruction fetch	Synchronous Instruction Abort	2.7.3 Capability memory protection exceptions
<ul> <li>Trap due to any of the following:</li> <li>CPACR_EL1.CEN.</li> <li>CPTR_EL2.TC.</li> <li>CPTR_EL2.CEN.</li> <li>CPTR_EL3.EC.</li> </ul>	Access to the Morello architecture trapped as a result of any of the following:  • CPACR_EL1.CEN.  • CPTR_EL2.TC.  • CPTR_EL2.CEN.  • CPTR_EL3.EC.	2.12 Access to the Morello architecture
Trapped 64-bit MRS, MSR due to System permission	Trapped MSR, MRS, or System instruction execution in AArch64 state exception	2.7.1 System permission
Trapped capability MRS, MSR due to System permission	Trapped capability MSR or MRS instruction execution exception	2.7.1 System permission

 $R_{MSLGB}$  On a stage 2 fault that is caused by the access of a capability, ESR\_EL2.ISV is 0.

See also:

• Chapter G1.16.8, Data Abort exception, Arm® Architecture Reference Manual, Armv8-A.

# 2.13.4 Exception routing

R<sub>TYNPY</sub> An exception caused by use of the Capability Tag, Capability ObjectType, Capability Permissions, or Capability Bounds in a capability is called a *capability exception*.

The Morello architecture defines the following capability exceptions:

- Capability tag fault.
- Capability sealed fault.
- Capability permission fault.
- Capability bounds fault.
- Trapped capability MRS, MSR due to System permission.
- Trapped 64-bit MRS, MSR due to System permission.

If a capability exception targets an Exception level where access to the Morello architecture is trapped, it is routed to the lowest Exception level where access to the Morello architecture is not trapped. If access to the Morello architecture is trapped at all Exception levels, the exception is routed to the highest implemented Exception level.

# 2.13.5 Exception priorities

R<sub>WFOXC</sub>

R<sub>KLRDW</sub>

 $\mathbf{I}_{\mathrm{MKBWQ}}$ 

This section outlines the priority of the exceptions introduced by the Morello architecture regarding the synchronous exception prioritization list in Chapter D1.12.4 Synchronous exception prioritization for exceptions taken to AArch64 state, Arm® Architecture Reference Manual, Armv8-A.

R<sub>NNLGC</sub>

The following table introduces the prioritization of Morello faults and exceptions within existing exception prioritization in the base architecture, where 1 is the highest priority. The base priority refers to the specific issue of  $Arm^{\textcircled{\$}}$  Architecture Reference Manual, Armv8-A indicated in Arm publications section of this document.

Name of the fault	Reporting mechanism	Base priority	Sub- priority
Capability tag fault	Synchronous Instruction Abort	6.5	1
Capability sealed fault	Synchronous Instruction Abort	6.5	2
Capability permission fault	Synchronous Instruction Abort	6.5	3
Capability bounds fault	Synchronous Instruction Abort	6.5	4
Executive/Restricted banking	Attempting to execute an instruction that is UNDEFINED	13	-
Trapped capability MRS, MSR due to System permission	Trapped capability MSR or MRS instruction execution exception	13.5	-
Trapped 64-bit MRS, MSR due to System permission	Trapped MSR, MRS, or System instruction execution in AArch64 state exception	13.5	-
Trap due to CPACR_EL1	Access to the Morello architecture trapped as a result of CPACR_EL1.CEN, CPTR_EL2.CEN, CPTR_EL2.TC, or CPTR_EL3.EC	14	-
Trap due to CPTR_EL2	Access to the Morello architecture trapped as a result of CPACR_EL1.CEN, CPTR_EL2.CEN, CPTR_EL2.TC, or CPTR_EL3.EC	16	-
Trap due to CPTR_EL3	Access to the Morello architecture trapped as a result of CPACR_EL1.CEN, CPTR_EL2.CEN, CPTR_EL2.TC, or CPTR_EL3.EC	23	-
Capability tag fault	Synchronous Data Abort	28.5	1
Capability sealed fault	Synchronous Data Abort	28.5	2
Capability permission fault	Synchronous Data Abort	28.5	3
Capability bounds fault	Synchronous Data Abort	28.5	4
Alignment fault caused by LDCT/STCT to Non-cacheable memory	Synchronous Data Abort	29	27.5
Capability access fault - SC stage 1	Synchronous Data Abort	30.5	1
Capability access fault - SC stage 2	Synchronous Data Abort	30.5	2
Capability access fault - LC on an access to Device memory	Synchronous Data Abort	30.5	3
Capability access fault - LC on an Atomic access	Synchronous Data Abort	30.5*	3
Capability access fault - LC on an access to Normal memory	Synchronous Data Abort	32	-

\* It is IMPLEMENTATION DEFINED whether Capability access fault - LC on an Atomic access is prioritized at 30.5 or 32.

The Morello architecture does not allow synchronous External aborts to be prioritized at 29.

A 0.5 increment in the base priority indicates that the Morello exception is located in between two exception priorities of the base architecture.

A decimal number in the subpriority indicates that the base architecture has sublists and the Morello exception is inserted into the sublist.

In the base architecture, exceptions due to attempting to execute an instruction that is defined to be inaccessible at the current Exception level, regardless of any enables or traps, are in priority 13. The Morello architecture clarifies that this also includes instructions which are not accessible due to the current Security state.

For capability exceptions reported as a Synchronous Data Abort, if an instruction results in more than one single-copy atomic memory access, the prioritization between synchronous exceptions generated on each of those different memory accesses is not defined by the architecture.

#### See also:

 $R_{\text{HBVNP}}$ 

- Chapter D1.12.4, Synchronous exception prioritization for exceptions taken to AArch64 state, Arm® Architecture Reference Manual, Armv8-A: Main prioritization of exceptions for the base architecture.
- Chapter D5.8.3, AArch64 state prioritization of synchronous aborts from a single stage of address translation, Arm® Architecture Reference Manual, Armv8-A: Sublist for some Synchronous Data Abort.

# 2.14 The Virtual Memory System Architecture

This section requires understanding of the Armv8 Virtual Memory System Architecture (VMSA). IBFVBR

> A group of Translation Table Base Registers, TTBRy ELx, and Capability Control Registers, CCTLR ELx, are used, and the value of x and y depends on the relevant translation stage and the translation table.

> In this section, the variable y is used to indicate the address range and therefore the relevant TTBRy ELx. The combination of x and y in TTBRy ELx correlates to the combination used in the Page table tag generation bit in CCTLR ELx.TGENy, which controls whether to fault a load of a valid capability.

### MMU capability access controls

When the Morello architecture is implemented, MMU capability access controls provide control of access to valid Rwxvwf capabilities in memory.

For the purpose of MMU capability access controls, an atomic access is treated as both loading and storing a RJJNSN capability.

### MMU faulting of stores of valid capabilities

A memory location can be marked as faulting stores of valid capabilities. Rzgdgp

R<sub>GOROJ</sub> If a location is marked as faulting stores of valid capabilities, a store of a valid capability to that location causes a capability access fault, and the write to the location does not occur.

R<sub>NTKXV</sub> Each stage of translation for a translation regime can mark a location as faulting stores of valid capabilities.

Stage 1 faulting of stores of valid capabilities to a location in a translation regime is controlled by the SC and R<sub>JOHGK</sub> CDBM bits in the stage 1 translation table entry block and page descriptor for that location.

Stage 2 faulting of stores of valid capabilities to a location in a translation regime is controlled by the SC and R<sub>GKLNJ</sub> CDBM bits in the stage 2 translation table entry block and page descriptor for that location.

If a location is marked as faulting stores of valid capabilities, and an atomic operation with a conditional store of a valid capability to that location does not perform the store, it is IMPLEMENTATION DEFINED whether that operation causes a Capability access fault.

If a stage of translation for a translation regime is disabled, that stage of translation does not cause a Capability  $R_{DLYTV}$ access fault due to a store of a valid capability.

If an exception due to a Capability access fault on a store of a valid capability is taken to ELx, the lowest faulting address is recorded in FAR ELx.

If an exception is taken to ELx due to a Capability access fault on a store of a valid capability as part of an atomic R<sub>SLRGN</sub> access, the exception is reported as a write in ESR\_ELx.WnR.

For the purpose of faulting stores of valid capabilities, a STCT instruction is treated as storing capabilities. R<sub>XNT,F,T</sub>

 $R_{\rm ZKDFC}$ If an instruction stores more than one capability, and at least one of the stores causes a capability access fault, it is CONSTRAINED UNPREDICTABLE whether any capability stored by the instruction which does not cause a fault is stored to memory.

### MMU tracking of capability stores of valid capabilities

A memory location can be marked as tracking stores of valid capabilities. R<sub>BVHDN</sub>

If a location is marked as tracking stores of valid capabilities, and if a valid capability is stored to that location,  $R_{\text{GQKPD}}$ that location is marked as Capability dirty, instead of generating a Capability access fault.

If an instruction stores more than one capability to memory, each store of a valid capability is tracked independently. R<sub>PGBNO</sub>

Each stage of translation can independently mark a location as tracking stores of valid capabilities. R<sub>BBTCZ</sub>

 $R_{\text{MTCWN}}$ Each stage of translation can independently mark a location as Capability dirty.

R<sub>POKOY</sub>

 $R_{FQDQJ}$ 

# 2.14. The Virtual Memory System Architecture

$R_{\text{GXLYY}}$	Stage 1 tracking of stores of valid capabilities to a location in a translation regime is controlled by the CDBM bit in the stage 1 translation table entry block and page descriptor for that location.
$R_{LXSXB}$	Stage 2 tracking of stores of valid capabilities to a location in a translation regime is controlled by the CDBM bit in the stage 2 translation table entry block and page descriptor for that location.
$R_{JFSGC}$	Stage 1 Capability dirty state for a location in a translation regime is recorded by setting the SC bit to 1 in the stage 1 translation table entry block and page descriptor for that location.
$R_{QJDRL}$	Stage 2 Capability dirty state for a location in a translation regime is recorded setting the SC bit to 1 in the stage 2 translation table entry block and page descriptor for that location.
$I_{\mathrm{HBKYK}}$	Tracking of capability writes follows the same principles as Hardware management of dirty state as defined in Chapter D5.4.11, <i>Hardware management of the Access flag and dirty state</i> , <i>Arm</i> <sup>®</sup> <i>Architecture Reference Manual</i> , <i>Armv8-A</i> .
$R_{GVCBG}$	If a location is marked as tracking stores of valid capabilities, and an atomic operation with a conditional store of a valid capability to that location does not perform the store, it is IMPLEMENTATION DEFINED whether the store is tracked.
$R_{QBLBN}$	If a stage of translation for a translation regime is disabled, that stage of translation does not track stores of valid capabilities.
R <sub>DHRCK</sub>	For the purpose of tracking stores of valid capabilities, a STCT instruction is treated as storing capabilities.
	MMU faulting of loads of valid capabilities
$R_{\text{SXCVB}}$	A memory location can be marked as faulting loads of valid capabilities.
$R_{CQJDQ}$	If a location is marked as faulting loads of valid capabilities, a load of a valid capability from that location causes a Capability access fault.
$R_{QDKBL}$	If a location is marked as Device and as faulting loads of valid capabilities, a load of a capability from that location causes a Capability access fault, and the location is not read.
R <sub>HQVST</sub>	The stage 1 translation for a translation regime can mark a location as faulting loads of valid capabilities.
R <sub>CPRKD</sub>	Stage 1 faulting of loads of valid capabilities from a location in the translation regime for ELx is controlled by the LC bit in the stage 1 translation table entry block and page descriptor, and the CCTLR_ELx.TGENy field, for that location.
$R_{RKGLC}$	If a stage of translation for a translation regime is disabled, that stage of translation cannot cause a Capability access fault due to a load of a valid capability.
$R_{\text{GFNJJ}}$	If an exception is taken to ELx due to a Capability access fault on a load of a valid capability, the lowest faulting address is recorded in FAR_ELx.
$R_{NKSBV}$	If a location is marked as faulting loads of valid capabilities, and an atomic operation to that location causes a Capability access fault, the location is not written.
$R_{VVNDW}$	If a location is marked as faulting loads of valid capabilities, an atomic operation to that location which would read a valid capability from that location causes a Capability access fault.
$R_{TKKMV}$	If a location is marked as faulting loads of valid capabilities, and an atomic operation to that location would read an invalid capability from that location, it is IMPLEMENTATION DEFINED whether the operation causes a Capability access fault.
$R_{KRJXL}$	For the purpose of faulting loads of valid capabilities, a LDCT instruction is treated as loading capabilities.
$R_{\rm JFHGB}$	If an instruction loads more than one capability, and at least one of the loads causes a capability access fault, it is CONSTRAINED UNPREDICTABLE whether any capability loaded by the instruction that does not cause a fault is

A memory location can be marked as zeroing Capability Tags on loads of capabilities

MMU zeroing of Capability Tags when loading capabilities

 $R_{\text{RBHHQ}}$ 

read from memory.

$R_{DJSPV}$	If a location is marked as zeroing Capability Tags on loads of capabilities, the Capability tag on a capability loaded from that memory is set to zero.
$R_{QWGTB}$	Each stage of translation for a translation regime can mark a location as zeroing Capability Tags on loads of capabilities.
$R_{HQBZK}$	Stage 1 zeroing of Capability Tags on capabilities loaded from a location in a translation regime is controlled by the LC bit in stage 1 translation table entry block and page descriptor for that location.
R <sub>TRMCY</sub>	Stage 2 zeroing of Capability Tags on capabilities loaded from a location in a translation regime is controlled by the LC bit in stage 2 translation table entry block and page descriptor for that location.
$R_{YVRVV}$	If a location is marked as zeroing Capability Tags on loads by Stage 2, a capability loaded from the location is treated as invalid for the purpose of faulting of loads of valid capabilities.
$R_{\text{GVMCL}}$	If a stage of translation for a translation regime is disabled, that stage of translation does not cause zeroing of Capability Tags on loaded capabilities.
$R_{RHTRV}$	For the purpose of MMU zeroing of Capability Tags when loading capabilities, a LDCT instruction is treated as loading capabilities.
R <sub>CVTTF</sub>	If a memory location is marked as zeroing Capability Tags on loads of capabilities, the zeroing is applied before the application of faulting of loads of valid capabilities from that location.
$R_{\rm HFGKN}$	If an instruction loads more than one capability, each capability is treated independently for the purpose of zeroing of capability Tags on loading capabilities.

# 2.14.1 Translation table descriptors

R<sub>HTXWL</sub> For each stage of translation, the following registers contain hardware use control bits for the Block and Page descriptor fields used by the Morello architecture.

If a Hardware Use control bit is 0, its corresponding bit in the Block and Page descriptor field is treated as 0:

Hardware use control bit	Translation stage	Corresponding Block and Page descriptor bit
TCR_ELx.HWU62	Stage 1	LC, bit 62
TCR_ELx.HWU61	Stage 1	LC, bit 61
TCR_ELx.HWU60	Stage 1	SC, bit 60
TCR_ELx.HWU59	Stage 1	CDBM, bit 59
VTCR_EL2.HWU61	Stage 2	LC, bit 61
VTCR_EL2.HWU60	Stage 2	SC, bit 60
VTCR_EL2.HWU59	Stage 2	CDBM, bit 59

R<sub>LBFNG</sub> The table below outlines the stage 1 Block and Page descriptor fields, which are part of the PBHA bits:

Name	Field	Description
LC	62:61	Control of loads of capabilities from memory:  • 0b00: Zero Capability Tags.  • 0b01: No effect.  • 0b10: If CCTLR_ELx.TGENy is 1, fault loads of valid capabilities; otherwise no effect. The value of x and y is determined by the translation table base register TTBRy_ELx used for the access.  • 0b11: If CCTLR_ELx.TGENy is 0, fault loads of valid capabilities; otherwise no effect. The value of x and y is determined by the translation table base register TTBRy_ELx used for the access.
SC	60	Control of stores of valid capabilities to memory:  • obo: If CDBM is 0, fault stores of valid capabilities, otherwise no effect.  • obi: No effect.
CDBM	59	Control tracking of stores of valid capabilities:  • Ob0: No effect  • Ob1: Track stores of valid capabilities.

The stage 2 Block and Page descriptors are extended to control access to capabilities in capability-tagged memory.

The table below outlines the stage 2 Block and Page descriptor fields, which are part of the PBHA bits:

Name	Field	Description
LC	61	Control of loads capabilities from memory:  • 0b00: Zero Capability tags  • 0b01: No effect
SC	60	Control of stores of valid capabilities to memory:  • Ob0: If CDBM is 0, fault stores of valid capabilities, otherwise no effect.  • Ob1: No effect.
CDBM	59	Control tracking of stores of valid capabilities:  • Ob0: No effect.  • Ob1: Track stores of valid capabilities.

## See also:

• Chapter D5.3.3, Memory attribute fields in the VMSAv8-64 translation table format descriptors, Arm® Architecture Reference Manual, Armv8-A.

# 2.15 Self-hosted debug

# 2.15.1 Watchpoints

 $R_{BGBZW}$  For the purpose of watchpoint checking, the following instructions are treated as accessing four capabilities:

- STCT.
- LDCT.

 $R_{HXVZS}$  For the purpose of watchpoint checking, the following instructions are treated as accessing an entire cacheline:

- STXP
- STLXP.

# See also:

• Chapter D2, AArch64 Self-hosted Debug, Arm® Architecture Reference Manual, Armv8-A.

# 2.16 The Embedded Trace Macrocell architecture

## 2.16.1 Exception instruction trace element

The Embedded Trace Macrocell architecture groups exceptions into different types. For the exceptions added by R<sub>TCXZX</sub> the Morello architecture, the exception types used in the Embedded Trace Macrocell are the following:

The Morello architecture exception types	Exception type
Trap due to any of the following:  • CPACR_EL1.CEN.  • CPTR_EL2.TC.  • CPTR_EL2.CEN.  • CPTR_EL3.EC.	Trap
Trapped capability MRS, MSR due to System permission	Trap
Trapped 64-bit MRS, MSR due to System permission	Trap
Capability permission fault on instruction fetch	Inst Fault
Capability sealed fault on instruction fetch	Inst Fault
Capability bounds fault on instruction fetch	Inst Fault
Capability access fault due to SC and LC bits in the translation table	Data Fault
Capability bounds fault on data access	Data Fault
Capability permission fault on data access	Data Fault
Capability sealed fault on data access	Data Fault
Capability tag fault on data access	Data Fault

### See also:

• Chapter 5.2.7, Exception instruction trace element, Arm® Embedded Trace Macrocell Architecture Specification.

# 2.16.2 Address and Context tracing packets

The instruction set can be decoded by the state of the SF bit and the header byte of an Address packet.  $\text{I}_{\text{KMSXD}}$ 

The instruction set is indicated by the combination of the SF bit and the header byte of an Address packet, as the  $R_{NJWNK}$ following table shows:

SF bit value	Instruction set	Alignment	ISA in use
1	IS1	Halfword-aligned	C64
1	IS0	Word-aligned	A64

 $I_{\rm KMWPR}$ 

The table in  $R_{NJWNK}$  only includes information for when SF bit is 1, because the Morello architecture does not support the instruction sets A32 and T32, which are indicated by the SF bit being 0.

 $R_{\text{KHQMC}}$ 

The Embedded Trace Macrocell architecture groups instructions into different types.

For the instructions added by the Morello architecture, the instructions categorized as direct branches by the Embedded Trace Macrocell are the following:

Instruction	Description	Link?	Return from exception?
BX	Branch Exchange	No	No

For the instructions added by the Morello architecture, the instructions categorized as indirect branches by the Embedded Trace Macrocell are the following:

Instruction	Description	Link?	Return from exception?
BLR (indirect)	Branch with Link to capability Register	Yes	No
BLR (memory indirect)	Unseal load, branch and link	Yes	No
BLRR	Branch with Link to capability Register with possible switch to Restricted	Yes	No
BLRS (capability)	Branch with Link to sealed capability	Yes	No
BLRS (pair of capabilities)	Branch with Link to sealed capability Register with possible switch to Restricted	Yes	No
BR (indirect)	Branch to capability Register	No	No
BR (memory indirect)	Unseal load and branch	No	No
BRR	Branch to capability Register with possible switch to Restricted	No	No
BRS (capability)	Branch to sealed capability	No	No
BRS (pair of capabilities)	Branch to sealed capability pair	No	No
LDPBLR	Load Pair of capabilities and Branch with Link	Yes	No
LDPBR	Load Pair of capabilities and Branch	No	No
RET	Return from subroutine	No	No
RETR	Return from subroutine with possible switch to Restricted	No	No
RETS (capability)	Return to sealed capability	No	No
RETS (pair of capabilities)	Return to sealed capability pair	No	No

#### See also:

- Chapter D3, AArch64 Self-hosted Trace, Arm® Architecture Reference Manual, Armv8-A.
- Chapter 6.4.12, Address and Context tracing packets, Arm® Embedded Trace Macrocell Architecture Specification.
- Chapter F.1.1, A64 Instruction set, Arm® Embedded Trace Macrocell Architecture Specification.

# 2.17 Performance Monitoring Unit

R<sub>LCHRS</sub>

The Morello architecture adds the following performance events, using the IMPLEMENTATION DEFINED events space defined for an Armv8 implementation, 0x00c0-0x03FF.

Events added by the Morello architecture are in the range 0x0200-0x03FF.

#### Morello PMU events

0x0200, BR MIS PRED RS Branch mispredict restricted.

The counter counts each correction to the predicted program flow that occurs because of a misprediction or no prediction, and relates to switches between Restricted and Executive.

0x0201, BR\_MIS\_PRED\_C64 Branch mispredict C64.

The counter counts each correction to the predicted program flow that occurs because of a misprediction or no prediction, and relates to switches between A64 and C64.

**0x0202, BR\_MIS\_PRED\_SYS** Branch mispredict system permission.

The counter counts each correction to the predicted program flow that occurs because of a misprediction or no prediction, and relates to System permission.

0x0203, PCCRF\_FULL PCC register file full.

The counter counts every cycle counted by the CPU\_CYCLES event on which no operation was issued because the PCC write tracking register file was full.

0x0204, EXECUTIVE\_ENTRY Entry to Executive, Operations Speculatively Executed.

The counter counts speculatively executed operations that cause an entry into Executive.

**0x0205, EXECUTIVE\_EXIT** Exit from Executive, Operations Speculatively Executed.

The counter counts speculatively executed operations that cause an exit from Executive.

**0x0206, INST\_SPEC\_A64** Instructions in A64, Operations Speculatively Executed.

The counter counts speculatively executed operations due to all instructions in A64.

**0x0207, INST\_SPEC\_C64** Instructions in C64, Operations Speculatively Executed.

The counter counts speculatively executed operations due to all instructions in C64.

0x0208, CID\_EL0\_WRITE\_RETIRED Instruction architecturally executed, Write to CID\_EL0.

The counter counts architecturally executed instructions which write to the Compartment ID Register.

**0x0209, DDC\_WRITE\_RETIRED** Instruction architecturally executed, Write to DDC\_ELx, RDDC\_EL0. The counter counts architecturally executed instructions which write to any Default Data Capability.

0x020A, DDC\_READ\_SPEC Read from DDC\_ELx, RDDC\_EL0, Operations Speculatively Executed.

The counter counts speculatively executed operations which read from any Default Data Capability.

0x020B, INST\_SPEC\_CVTD CVTD Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to the following instructions:

- CVTD (not flag setting): Convert pointer to capability offset from DDC.
- CVTD (flag setting): Convert capability to pointer offset from DDC, setting flags.
- CVTDZ: Convert pointer to capability offset from DDC, with null capability from zero semantics.

**0x020E, INST\_SPEC\_SCBNDS\_NONEXACT** SCBNDS or SCBNDSE Instructions which do not set exact bounds, Operations Speculatively Executed.

The counter counts speculatively executed operations due to any of the following instructions not succeeding in setting the requested bounds exactly:

- SCBNDS (register): Set Bounds (register).
- SCBNDS (immediate): Set Bounds (immediate).
- SCBNDSE: Set Bounds Exact.

### 0x020F, CDBM\_SET\_SC SC set due to CDBM.

The counter counts each setting of the permission bit to write Capability Tags to memory in a translation table entry which is due to the CDBM bit being set.

0x0210, CAP\_LD\_SPEC Capability Load Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Capability load instructions.

0x0211, CAP\_ST\_SPEC Capability Store Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Capability store instructions.

**0x0212, CAP\_ALT\_LD\_SPEC** Alternate Base Capability Load Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Alternate Base Capability load instructions.

0x0213, CAP\_ALT\_ST\_SPEC Alternate Base Capability Store Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Alternate Base Capability store instructions.

0x0214, ALT\_LD\_SPEC Alternate Base Load Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Alternate Base load instructions.

0x0215, ALT\_ST\_SPEC Alternate Base Store Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Alternate Base store instructions.

0x0216, LDCT\_SPEC LDCT Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Load Tags instructions.

0x0217, LDCT\_NO\_CAP\_SPEC LDCT Instructions When Capability Tags are Zero, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Load Capability Tags instructions where the Capability Tags to be loaded are all zero.

0x0218, DC\_ZVA\_RET Data Cache Zero.

The counter counts architecturally executed DC ZVA instructions.

0x021A, LDCT\_REFILL Data cache refill due to LDCT, Operations Speculatively Executed.

The counter counts each access counted by L1D\_CACHE that causes a demand refill of any cache due to execution of an LDCT instruction.

**0x021B, STCT\_REFILL** Data cache refill due to STCT, Operations Speculatively Executed.

The counter counts each access counted by L1D\_CACHE that causes a demand refill of any cache due to execution of an STCT instruction.

**0x021C**, L1D\_CACHE\_RD\_CTAG Attributable Level 1 data cache access, read, valid capability.

The counter counts each access counted by L1D\_CACHE\_RD which loaded a valid capability.

0x021D, L1D\_CACHE\_WR\_CTAG Attributable Level 1 data cache access, write, valid capability.

The counter counts each access counted by L1D\_CACHE\_WR which stored a valid capability.

**0x021E**, L1D\_CACHE\_WB\_CTAG Attributable Level 1 data cache write-back, valid capability.

The counter counts each access counted by L1D\_CACHE\_WB where at least one valid capability was present in the cache line.

**0x021F**, L1D\_CACHE\_REFILL\_RD\_CTAG Attributable Level 1 data cache refill, capability.

The counter counts each access counted by L1D\_CACHE\_REFILL\_RD where at least one valid capability was present in the cache line.

0x0220, L1D\_CACHE\_REFILL\_WR\_CTAG Attributable Level 1 data cache refill, capability.

The counter counts each access counted by L1D\_CACHE\_REFILL\_WR where at least one valid capability was present in the cache line.

0x0221, L1D\_CACHE\_REFILL\_INNER\_CTAG Attributable Level 1 data cache refill, inner, valid capability.

The counter counts each access counted by L1D\_CACHE\_REFILL\_INNER where at least one valid capability was present in the cache line.

**0x0222, L1D\_CACHE\_REFILL\_OUTER\_CTAG** Attributable Level 1 data cache refill, outer, valid capability.

The counter counts each access counted by L1D\_CACHE\_REFILL\_OUTER where at least one valid capability was present in the cache line.

**0x0223, L1D\_CACHE\_WB\_VICTIM\_CTAG** Attributable Level 1 data cache Write-Back, victim, valid capability.

The counter counts each access counted by L1D\_CACHE\_WB\_VICTIM where at least one valid capability was present in the cache line.

**0x0224, L1D\_CACHE\_WB\_CLEAN\_CTAG** Attributable Level 1 data cache Write-Back, cleaning, and coherency, valid capability.

The counter counts each access counted by L1D\_CACHE\_WB\_CLEAN where at least one valid capability was present in the cache line.

0x0226, L2D\_CACHE\_RD\_CTAG Attributable Level 2 data cache access, read, valid capability.

The counter counts each access counted by L2D\_CACHE\_RD which loaded a valid Capability.

0x0227, L2D\_CACHE\_WR\_CTAG Attributable Level 2 data cache access, write, valid capability.

The counter counts each access counted by L2D\_CACHE\_WR which stored a valid Capability.

0x0228, L2D\_CACHE\_REFILL\_RD\_CTAG Attributable Level 2 data cache refill, valid capability.

The counter counts each access counted by L2D\_CACHE\_REFILL\_RD where at least one valid capability was present in the cache line.

**0x022A, L2D\_CACHE\_WB\_VICTIM\_CTAG** Attributable Level 2 data cache Write-Back, victim, valid capability.

The counter counts each access counted by L2D\_CACHE\_WB\_VICTIM where at least one valid capability was present in the cache line.

**0x022B, L2D\_CACHE\_WB\_CLEAN\_CTAG** Attributable Level 2 data cache Write-Back, cleaning and coherency, valid capability.

The counter counts each access counted by L2D\_CACHE\_WB\_CLEAN where at least one valid capability was present in the cache line.

0x022C, L2D\_CACHE\_INVAL\_CTAG Attributable Level 2 data cache invalidate, valid capability.

The counter counts each access counted by L2D\_CACHE\_INVAL where at least one valid capability was present in the cache line.

**0x022D**, BUS\_ACCESS\_RD\_CTAG Bus access, read, valid capability.

The counter counts each access counted by BUS\_ACCESS\_RD where a Capability Tag was set in at least one beat of the access.

0x022E, BUS\_ACCESS\_WR\_CTAG Bus access, write, valid capability.

The counter counts each access counted by BUS\_ACCESS\_WR where a Capability Tag was set in at least one beat of the access.

0x022F, CNT\_ST\_ZERO\_BYTE Store of zeros.

In combination with the CNT\_ST\_ZERO\_16TH\_BYTE, the counter counts the number of bytes written by architecturally executed store instructions, not including DC ZVA where only zeros are stored and not including stores which store 16 bytes of zero.

0x0230, CNT\_ST\_ZERO\_16\_BYTES Store of zeros, 16 byte stores.

The counter counts when 16 bytes of zero are written by an architecturally executed store instruction.

0x0233, MEM\_ACCESS\_RD\_CTAG Data memory access, read, valid capability.

The counter counts each access counted by MEM\_ACCESS\_RD where a Capability Tag was set in at least one part of the access.

0x0234, MEM\_ACCESS\_WR\_CTAG Data memory access, write, valid capability.

The counter counts each access counted by MEM\_ACCESS\_WR where a Capability Tag was set in at least one part of the access.

0x0235, CAP\_MEM\_ACCESS\_RD Data memory access, read, capability.

The counter counts each access counted by MEM\_ACCESS\_RD due to an instruction which loads a capability. It is not sensitive to the validity of the capability.

**0x0236, CAP\_MEM\_ACCESS\_WR** Data memory access, write, capability.

The counter counts each access counted by MEM\_ACCESS\_WR due to an instruction which stores a capability. It is not sensitive to the validity of the capability.

**0x0237, INST\_SPEC\_RESTRICTED** Instructions in Restricted, Operations Speculatively Executed.

The counter counts speculatively executed operations due to all instructions in Restricted.

0x0238, LD\_CAP\_PERM\_CLR\_CTAG Load permission cleared, Operations Speculatively Executed.

The counter counts speculatively executed operations due to load instructions where the capability tag is cleared due to the operation having been performed without LoadCap permission.

See also:

• Chapter D7.11.2 The PMU event number space and common events, Arm® Architecture Reference Manual, Armv8-A.

# 2.18 Statistical profiling extension

Reximm For the purpose of Statistical profiling, an LDCT instruction is treated as a load of capabilities.

R<sub>WCKHT.</sub> For the purpose of Statistical profiling, an STCT instruction is treated as a store of capabilities.

For the purpose of Statistical profiling, it is IMPLEMENTATION DEFINED whether LDPBR, LDPBLR, BR (memory indirect), and BLR (memory indirect) are treated as one of the following:

- A load of capabilities or a branch.
- A load of capabilities and a branch.

# 2.18.1 The Statistical Profiling Buffer

R<sub>JYXCQ</sub> The writes to the Profiling Buffer are checked against DDC\_ELx for the controlling Exception level, after capability memory relocation is applied.

 $\mathbb{I}_{PTYCB}$  R<sub>JYXCQ</sub> means that the Profiling Buffer is associated with Executive state in the controlling Exception level.

RRDWIM The DDC ELx base is added to the Profiling Buffer address defined by PMBPTR EL1.

R<sub>DXDVH</sub> For a VA with capability memory relocation applied, the Address packet payload ADDR contains the post-relocation VA.

R<sub>PPRMG</sub> For a VA with capability memory relocation applied, the buffer pointer value is relocated.

R<sub>JSDVB</sub> The Profiling Buffer full condition is determined using an unrelocated value derived from PMBPTR\_EL1 and a value taken from PMBLIMITR\_EL1.

R<sub>DODS2</sub> Faults due to capability memory protection on buffer writes are reported in PMBPTR\_EL1.

IXENCO Synchronous faults on writes to the Profiling Buffer are prioritized as described in Exception priorities section.

See also:

- Chapter D9.7.1 Restrictions on the current write pointer, Arm® Architecture Reference Manual, Armv8-A.
- Chapter D10.2.1 Address packet, Arm® Architecture Reference Manual, Armv8-A.

### 2.18.2 Statistical profiling extension packets

R<sub>BKFLY</sub> The following Operation Type packet payload (load/store) bit assignments are defined for subclasses:

SUBCLASS	Description	Bit assignments are same as
0b0010000x	A load/store targeting 129-bit general-purpose registers	General-purpose load/store
0b001xxx1x	An atomic operation, load-acquire, store-release, or exclusive targeting 129-bit general-purpose registers	An extended load/store

Rycmgt

For the Address packet type, if the INDEX field is <code>0b00001</code>, branch target address, the Address packet payload ADDR[0] is always zero.

See also:

• Chapter D10.2.7 Operation Type packet, Arm® Architecture Reference Manual, Armv8-A.

# 2.19 External debug

## 2.19.1 Entering Debug state

 $R_{XRJJB}$  On entry to Debug state, all of the following apply:

- PCC is copied to CDLR\_EL0 with the Capability Value set to the preferred restart address for the debug event.
- PSTATE.C64 is copied to DSPSR EL0.C64.
- PSTATE.C64 is set to 0.

All other behavior is as described in the Arm® Architecture Reference Manual, Armv8-A.

See also:

• Chapter H2.3 Entering Debug state, Arm® Architecture Reference Manual, Armv8-A.

### 2.19.2 Exiting Debug state

Ryjbhn On exit from Debug state in ELx, if non-capability exception return from ELx is configured, the Morello architecture changes the following aspects of the existing Armv8-A architecture:

- PCC is set to the Capability in CDLR ELO.
- PSTATE.C64 is set to 0.

R<sub>LGDCX</sub> On exit from Debug state in ELx, if capability exception return from ELx is configured, the Morello architecture changes the existing Armv8-A architecture in all of the following aspects:

- PCC is set to the Capability in CDLR\_EL0.
- If the Debug state exit is an illegal exception return, PSTATE.C64 is left unchanged.
- If the Debug state exit is not an illegal exception return, and is to an Exception level where access to the Morello architecture is not trapped, DSPSR\_EL0.C64 is copied to PSTATE.C64.
- If the Debug state exit is not an illegal exception return, and is to an Exception level where access to the Morello architecture is trapped, PSTATE.C64 is set to 0.

See also:

• Chapter H2.5 Exiting Debug state, Arm® Architecture Reference Manual, Armv8-A.

# 2.19.3 Executing instructions in Debug state

 $R_{HLGQQ}$  If the PE is in Debug state, all of the following are true:

- The PE is treated as if in Executive.
- System permission of PCC is treated as 1.
- PCC is UNKNOWN.

ROHCRC A write to DLR\_EL0 writes to bits [63:0] of CDLR\_EL0. It does not change CDLR\_EL0 [128:64].

The effect of a write to DLR\_EL0 on CDLR\_EL0 differs to a write to other System registers using a 64-bit access view. This permits a Morello-unaware external debugger to correctly modify the return address without overwriting the rest of the preserved PCC.

## 2.19.4 Instructions in Debug state

Instructions changed in Debug state

 $R_{QYDGQ}$ 

On executing an instruction other than MSR, where the Armv8-A architecture defines the behavior of the instruction as setting DLR\_EL0 to an UNKNOWN value, this behavior is changed by the Morello architecture to preserve the original value of DLR\_EL0.

IZLCRF

The change described in  $R_{QYDGQ}$  applies in cases where executing an instruction in Debug state is described as CONSTRAINED UNPREDICTABLE in the Armv8-A architecture. One or more of these permitted behaviors include the setting of DLR\_EL0 to an UNKNOWN value. All other aspects of the permitted behaviors are as defined in the Armv8-A architecture.

 $R_{\text{NVSTF}}$ 

On executing a DCPSx instruction, the Morello architecture changes the following aspects of the existing Armv8-A architecture:

- CCTLR\_ELx.C64E is copied to PSTATE.C64.
- DLR\_EL0 is left unchanged.

 $R_{RQDKQ}$ 

If non-capability exception return from ELx is configured, on executing a DRPS instruction in ELx, the Morello architecture changes the following aspects of the existing Armv8-A architecture:

- PSTATE.C64 is set to 0.
- DLR EL0 is left unchanged.

If capability exception return is configured for ELx, on executing a DRPS instruction in ELx, the Morello architecture changes the existing Armv8-A architecture in all of the following aspects:

- If the exception return is to an Exception level where access to the Morello architecture is not trapped, SPSR\_ELx.C64 is copied to PSTATE.C64.
- If the exception return is to an Exception level where access to the Morello architecture is trapped, PSTATE.C64 is set to 0.
- DLR EL0 is left unchanged.

#### Instructions added in Debug state

 $I_{VLXZM}$ 

The availability of existing instructions in Debug state is unchanged.

 $R_{SBYXB}$ 

The following instructions added by Morello are available in Debug state:

- Add (immediate).
- Subtract (immediate).
- Move from Capability register to System register.
- Move from System register to Capability register.
- Move from Capability register to Special-purpose Capability register.
- Move from Special-purpose Capability register to Capability register.
- Load and store of all data types with and without alternate mode base, other than literal and non-exclusive pair forms.
- Load and store of Capability Tags.
- All atomics.
- Copy From High.
- · Copy To High.
- Set the Capability Tag field.
- Get the Tag field of a capability.
- · Copy Capability register.
- Load and store of Capability single or exclusive, with or without acquire or release.
- Set Value field of a capability.
- · Branch Exchange.

If an instruction added by the Morello architecture is not available in the Debug state, the instruction is CON-STRAINED UNPREDICTABLE and behaves in one of the following ways:

- It is UNDEFINED.
- It executes as a NOP.

• It has the same behavior as in Non-debug state with instructions that read the PC, PCC, or PSTATE fields using an UNKNOWN value for those registers or fields.

R<sub>TCMPQ</sub> The following instructions are defined in Debug state, and are UNDEFINED in Non-debug state:

- MRS Cd, CDLR EL0.
- MRS Cd, CDBGDTR\_EL0.
- MSR CDLR EL0, Cn.
- MSR CDBGDTR\_EL0, Cn.

## 2.19.5 Debug Communications Channel (DCC) access

Three 32-bit external Debug registers allow external debug to access the Morello architecture within the PE.

#### DCC and capabilities

Ryygyg In Debug state, software can transfer a capability to or from external debug by accessing CDBGDTR\_EL0.

In Debug state, external debug can transfer a capability to or from software by accessing the following 32-bit External Debug registers:

• DTRTX.

R<sub>BKDHS</sub>

 $R_{RTTJG}$ 

- DTRRX.
- DBGDTR2A.
- DBGDTR2B.
- EDSCR2.

#### Memory access mode

Intervent If the PE is in Debug state and in Memory access mode, and when PSTATE.C64 is 0, memory access is subject to capability memory relocation.

If the PE is in Debug state and in Memory access mode and when PSTATE.C64 is 1, the Morello architecture changes all of the following from the base architecture:

- External reads from DBGDTRTX\_EL0 causes the equivalent of LDR W1, [CO], #4 to be executed.
- External writes to DBGDTRRX\_EL0 causes the equivalent of str w1, [C0], #4 to be executed.

#### See also

- Chapter H4.3.2, *Memory access mode*, *Arm*<sup>®</sup> *Architecture Reference Manual*, *Armv8-A*: behavior resulted from an access by the external debug interface.
- 2.7.2 Capability memory protection
- 2.8 Capability memory relocation

# Chapter 3

# Register definitions

# 3.1 Register index

 $I_{XHWZG}$  This chapter describes the following:

- The base architecture registers extended by the Morello architecture.
- The new registers added in the Morello architecture.

### Registers described in this document

I JMGWF Be aware of the following when readir

Be aware of the following when reading the descriptions of the registers for the base architecture in this supplement:

The register descriptions include references to AArch32, which do not apply in Morello.

Registers that are extended in the Morello architecture to be 129-bit include new accessor descriptions that use the name prefixed with a 'C'.

#### **Effects of System permission**

 $I_{KHTDY}$ 

This chapter does not include detailed descriptions of registers defined in the base architecture where the only change in the Morello architecture is the addition of access controls due to System permission.

For a register that can be accessed at EL0 or EL1, the following code is added to the accessibility pseudocode:

For a register that can be accessed at EL2, the following code is added to the accessibility pseudocode:

### 3.1. Register index

```
if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
if TargetELForCapabilityExceptions() == EL2 then
AArch64.SystemAccessTrap(EL2, 0x18);
else
AArch64.SystemAccessTrap(EL3, 0x18);
```

For a register that can be accessed at EL3, the following code is added to the accessibility pseudocode:

```
1 if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
2 AArch64.SystemAccessTrap(EL3, 0x18);
```

# 3.1.1 AArch64 registers

Name	Description
CCTLR_EL0	Capability Control Register (EL0)
CCTLR_EL1	Capability Control Register (EL1)
CCTLR_EL2	Capability Control Register (EL2)
CCTLR_EL3	Capability Control Register (EL3)
CDBGDTR_EL0	Capability Debug Data Transfer Register, half-duplex
CDLR_EL0	Capability Debug Link Register
CHCR_EL2	Capability Hypervisor Configuration Register
CID_EL0	Compartment ID Register
CNTVCT_EL0	Counter-timer Virtual Count register
CPACR_EL1	Architectural Feature Access Control Register
CPTR_EL2	Architectural Feature Trap Register (EL2)
CPTR_EL3	Architectural Feature Trap Register (EL3)
DDC_EL0	Default Data Capability (EL0)
DDC_EL1	Default Data Capability (EL1)
DDC_EL2	Default Data Capability (EL2)
DDC_EL3	Default Data Capability (EL3)
DSPSR_EL0	Debug Saved Program Status Register
ELR_EL1	Exception Link Register (EL1)
ELR_EL2	Exception Link Register (EL2)
ELR_EL3	Exception Link Register (EL3)
ESR_EL1	Exception Syndrome Register (EL1)
ESR_EL2	Exception Syndrome Register (EL2)
ESR_EL3	Exception Syndrome Register (EL3)
FAR_EL1	Fault Address Register (EL1)
FAR_EL2	Fault Address Register (EL2)
FAR_EL3	Fault Address Register (EL3)
ID_AA64PFR1_EL1	AArch64 Processor Feature Register 1

Name	Description		
PMBSR_EL1	Profiling Buffer Status/syndrome Register		
RDDC_EL0	Restricted Default Data Capability		
RSP_EL0	Restricted Stack Pointer		
RTPIDR_EL0	Restricted Read/Write Software Thread ID Register		
SP_EL0	Stack Pointer (EL0)		
SP_EL1	Stack Pointer (EL0)		
SP_EL2	Stack Pointer (EL0)		
SP_EL3	Stack Pointer (EL0)		
SPSR_EL1	Saved Program Status Register (EL1)		
SPSR_EL2	Saved Program Status Register (EL2)		
SPSR_EL3	Saved Program Status Register (EL3)		
TPIDR_EL0	EL0 Read/Write Software Thread ID Register		
TPIDR_EL1	EL1 Software Thread ID Register		
TPIDR_EL2	EL2 Software Thread ID Register		
TPIDR_EL3	EL3 Software Thread ID Register		
TPIDRRO_EL0	EL0 Read-Only Software Thread ID Register		
VBAR_EL1	Vector Base Address Register (EL1)		
VBAR_EL2	Vector Base Address Register (EL2)		
VBAR_EL3	Vector Base Address Register (EL3)		

# 3.1.2 Changes to existing registers

Name	Description		
CNTVCT_EL0	Counter-timer Virtual Count register		
CPACR_EL1	Architectural Feature Access Control Register		
CPTR_EL2	Architectural Feature Trap Register (EL2)		
CPTR_EL3	Architectural Feature Trap Register (EL3)		
DSPSR_EL0	Debug Saved Program Status Register		
ELR_EL1	Exception Link Register (EL1)		
ELR_EL2	Exception Link Register (EL2)		
ELR_EL3	Exception Link Register (EL3)		
ESR_EL1	Exception Syndrome Register (EL1)		
ESR_EL2	Exception Syndrome Register (EL2)		
ESR_EL3	Exception Syndrome Register (EL3)		
FAR_EL1	Fault Address Register (EL1)		

Name	Description	
	Description	
FAR_EL2	Fault Address Register (EL2)	
FAR_EL3	Fault Address Register (EL3)	
ID_AA64PFR1_EL1	AArch64 Processor Feature Register 1	
PMBSR_EL1	Profiling Buffer Status/syndrome Register	
SP_EL0	Stack Pointer (EL0)	
SP_EL1	Stack Pointer (EL0)	
SP_EL2	Stack Pointer (EL0)	
SP_EL3	Stack Pointer (EL0)	
SPSR_EL1	Saved Program Status Register (EL1)	
SPSR_EL2	Saved Program Status Register (EL2)	
SPSR_EL3	Saved Program Status Register (EL3)	
TPIDR_EL0	EL0 Read/Write Software Thread ID Register	
TPIDR_EL1	EL1 Software Thread ID Register	
TPIDR_EL2	EL2 Software Thread ID Register	
TPIDR_EL3	EL3 Software Thread ID Register	
TPIDRRO_EL0	EL0 Read-Only Software Thread ID Register	
VBAR_EL1	Vector Base Address Register (EL1)	
VBAR_EL2	Vector Base Address Register (EL2)	
VBAR_EL3	Vector Base Address Register (EL3)	

# 3.1.3 New registers added by Morello

Name	Description		
CCTLR_EL0	Capability Control Register (EL0)		
CCTLR_EL1	Capability Control Register (EL1)		
CCTLR_EL2	Capability Control Register (EL2)		
CCTLR_EL3	Capability Control Register (EL3)		
CDBGDTR_EL0	Capability Debug Data Transfer Register, half-duplex		
CDLR_EL0	Capability Debug Link Register		
CHCR_EL2	Capability Hypervisor Configuration Register		
CID_EL0	Compartment ID Register		
DDC_EL0	Default Data Capability (EL0)		
DDC_EL1	Default Data Capability (EL1)		
DDC_EL2	Default Data Capability (EL2)		
DDC_EL3	Default Data Capability (EL3)		

Name	Description
RDDC_EL0	Restricted Default Data Capability
RSP_EL0	Restricted Stack Pointer
RTPIDR_EL0	Restricted Read/Write Software Thread ID Register

# 3.1.4 External registers

Name	Description
DBGDTR2A	Debug Data Transfer Register 2A
DBGDTR2B	Debug Data Transfer Register 2B
EDSCR2	External Debug Status and Control Register 2

# 3.2 Alphabetical list of registers

# 3.2.1 CCTLR\_EL0, Capability Control Register (EL0)

The CCTLR\_EL0 characteristics are:

### **Purpose**

Provides control of capability-related functionality at ELO.

#### **Attributes**


CCTLR\_EL0 is a 64-bit register.

## Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to CCTLR\_ELO are UNDEFINED.

# **Field descriptions**

The CCTLR EL0 bit assignments are:



## Bits [63:8]

Reserved, RESO.

# SBL, bit [7]

Controls whether branch-and-link instructions at ELO seal the capability generated in C30.

Controls whether the following instructions at EL0 require a target capability with ObjectType set to 1:

BLRR, BLRS (capability), BRR, BRS (capability), RETR, RETS (capability).

Value	Meaning
000	Branch-and-link instructions which generate a capability in C30 do not seal the capability.  The specified instructions do not require a target capability with ObjectType set to 1.
0b1	Branch-and-link instructions which generate a capability in C30 seal the generated capability with ObjectType set to 1.  The specified instructions require a target capability with ObjectType set to 1.

This field resets to an architecturally UNKNOWN value.

### PERMVCT, bit [6]

Permits access to CNTVCT\_EL0 without PCC System permission at EL0

Value	Meaning
0b0	Access to CNTVCT_EL0 at EL0 requires PCC System permission
0b1	This field has no effect

This field resets to an architecturally UNKNOWN value.

## Bit [5]

Reserved, RESO.

# ADRDPB, bit [4]

ADRDP instruction base register selection at EL0

Value	Meaning	
0b0	ADRDP uses DDC as a base register	
0b1	ADRDP uses C28 as a base register	

This field resets to an architecturally UNKNOWN value.

## PCCBO, bit [3]

PCC base offset enable for A64 instructions writing PC or generating a PC derived 64-bit value at EL0

Value	Meaning
000	Accesses do not add PCC base to the address written to PC, and do not subtract PCC base from the address read from PCC.
0b1	Accesses add PCC base to the address written to PC, and subtract PCC base from the address read from PCC.

Note: this affects the following instructions:

- BR Xn
- RET Xn
- BL imm (the value written to LR)
- BLR Xn (both the Xn and LR values)
- ADR(P) Xd, label

This field resets to an architecturally UNKNOWN value.

# DDCBO, bit [2]

DDC base offset enable for accesses using a 64-bit base register at EL0

Value	Meaning
000	Accesses do not add or subtract DDC base from the accessed address.
0b1	Accesses add or subtract DDC base from the accessed address, depending on the instruction.

This field resets to an architecturally UNKNOWN value.

#### Bits [1:0]

Reserved, RESO.

## Accessing the CCTLR\_EL0

### Read using name CCTLR\_EL0

The assembler syntax is:

```
MRS <Xt>, CCTLR_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0001	0b0010	0b010

```
if PSTATE.EL == ELO then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
3
             if TargetELForCapabilityExceptions() == EL1 then
4
                 AArch64.SystemAccessTrap(EL1, 0x18);
             \textbf{elsif} \ \texttt{TargetELForCapabilityExceptions()} \ == \ \texttt{EL2} \ \textbf{then}
                 AArch64.SystemAccessTrap(EL2, 0x18);
6
             else
                 AArch64.SystemAccessTrap(EL3, 0x18);
        elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
              ⇔then
10
             if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
                 AArch64.SystemAccessTrap(EL2, 0x29);
11
12
             else
13
                AArch64.SystemAccessTrap(EL1, 0x29);
14
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
15
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
16
17
             AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
18
19
            AArch64.SystemAccessTrap(EL2, 0x29);
20
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
21
22
23
            AArch64.SystemAccessTrap(EL3, 0x29);
        else
    return CCTLR_EL0;
elsif PSTATE.EL == EL1 then
24
25
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
26
            if TargetELForCapabilityExceptions() == EL1 then
27
28
29
                 AArch64.SystemAccessTrap(EL1, 0x18);
             \textbf{elsif} \ \texttt{TargetELForCapabilityExceptions()} \ == \ \texttt{EL2} \ \textbf{then}
                 AArch64.SystemAccessTrap(EL2, 0x18);
30
            else
31
                 AArch64.SystemAccessTrap(EL3, 0x18);
32
        elsif CPACR_EL1.CEN == 'x0' then
             AArch64.SystemAccessTrap(EL1, 0x29);
33
34
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
35
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
36
37
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
```

```
AArch64.SystemAccessTrap(EL3, 0x29);
40
        else
41
            return CCTLR_EL0;
42
    elsif PSTATE.EL == EL2 then
43
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
44
            if TargetELForCapabilityExceptions() == EL2 then
                 AArch64.SystemAccessTrap(EL2, 0x18);
45
46
             else
47
                 AArch64.SystemAccessTrap(EL3, 0x18);
48
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
49
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
    AArch64.SystemAccessTrap(EL2, 0x29);
50
51
52
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR EL3.EC == '0' then
53
            AArch64.SystemAccessTrap(EL3, 0x29);
54
55
            return CCTLR_EL0;
56
57
    elsif PSTATE.EL == EL3 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
58
            AArch64.SystemAccessTrap(EL3, 0x18);
59
        elsif CPTR_EL3.EC == '0' then
            AArch64.SystemAccessTrap(EL3, 0x29);
61
62
            return CCTLR ELO;
```

# Write using name CCTLR\_EL0

The assembler syntax is:

MSR CCTLR\_ELO, <Xt>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b0001	0b0010	0b010

```
if PSTATE.EL == ELO then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL1 then
4
                AArch64.SystemAccessTrap(EL1, 0x18);
            elsif TargetELForCapabilityExceptions() == EL2 then
6
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
             ⇔then
10
            if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
11
                AArch64.SystemAccessTrap(EL2, 0x29);
12
            else
13
               AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
15
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
16
17
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
18
19
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
20
21
            AArch64.SystemAccessTrap(EL3, 0x29);
22
        else
23
           CCTLR\_EL0 = X[t];
    elsif PSTATE.EL == EL1 then
24
25
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
26
            if TargetELForCapabilityExceptions() == EL1 then
27
                AArch64.SystemAccessTrap(EL1, 0x18);
28
            elsif TargetELForCapabilityExceptions() == EL2 then
29
                AArch64.SystemAccessTrap(EL2, 0x18);
30
            else
31
                AArch64.SystemAccessTrap(EL3, 0x18);
        elsif CPACR_EL1.CEN == 'x0' then
```

### Chapter 3. Register definitions

#### 3.2. Alphabetical list of registers

```
AArch64.SystemAccessTrap(EL1, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
              AArch64.SystemAccessTrap(EL2, 0x29);
36
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
37
38
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
39
             AArch64.SystemAccessTrap(EL3, 0x29);
40
         else
              CCTLR_EL0 = X[t];
42
    elsif PSTATE.EL == EL2 then
43
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
44
              \textbf{if} \ \texttt{TargetELForCapabilityExceptions()} \ == \ \texttt{EL2} \ \textbf{then}
45
                  AArch64.SystemAccessTrap(EL2, 0x18);
46
              else
                  AArch64.SystemAccessTrap(EL3, 0x18);
48
         elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
             AArch64.SystemAccessTrap(EL2, 0x29);
49
         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
50
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
51
52
53
             AArch64.SystemAccessTrap(EL3, 0x29);
54
55
56
57
    CCTLR_EL0 = X[t];
elsif PSTATE.EL == EL3 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
         AArch64.SystemAccessTrap(EL3, 0x18);
elsif CPTR_EL3.EC == '0' then
58
60
             AArch64.SystemAccessTrap(EL3, 0x29);
62
             CCTLR\_EL0 = X[t];
```

# 3.2.2 CCTLR\_EL1, Capability Control Register (EL1)

The CCTLR\_EL1 characteristics are:

#### **Purpose**

Provides control of capability-related functionality at EL1.

#### **Attributes**


CCTLR\_EL1 is a 64-bit register.

## Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to CCTLR\_EL1 are UNDEFINED.

# Field descriptions

The CCTLR\_EL1 bit assignments are:



## Bits [63:8]

Reserved, RESO.

## SBL, bit [7]

Controls whether branch-and-link instructions at EL1 seal the capability generated in C30.

Controls whether the following instructions at EL1 require a target capability with ObjectType set to 1:

BLRR, BLRS (capability), BRR, BRS (capability), RETR, RETS (capability).

Value	Meaning
060	Branch-and-link instructions which generate a capability in C30 do not seal the capability.  The specified instructions do not require a target capability with
0b1	ObjectType set to 1.  Branch-and-link instructions which generate a capability in C30 seal
	the generated capability with ObjectType set to 1.  The specified instructions require a target capability with ObjectType set to 1.

This field resets to an architecturally UNKNOWN value.

# PERMVCT, bit [6]

Permits access to CNTVCT\_EL0 without PCC System permission at EL1

Value	Meaning
0b0	Access to CNTVCT_EL0 at EL1 requires PCC System permission
0b1	This field has no effect

This field resets to an architecturally UNKNOWN value.

## C64E, bit [5]

Capability mode on exception entry to EL1

Value	Meaning
0b0	On exception entry PSTATE.C64 is set to 0.
0b1	On exception entry PSTATE.C64 is set to 1.

This field resets to obo.

# ADRDPB, bit [4]

ADRDP instruction base register selection at EL1

Value	Meaning
0b0	ADRDP uses DDC as a base register
0b1	ADRDP uses C28 as a base register

This field resets to an architecturally UNKNOWN value.

## PCCBO, bit [3]

PCC base offset enable for A64 instructions writing PC or generating a PC derived 64-bit value at EL1

Value	Meaning		
0b0	Accesses do not add PCC base to the address written to PC, and do not subtract PCC base from the address read from PCC.		
0b1	Accesses add PCC base to the address written to PC, and subtract PCC base from the address read from PCC.		

Note: this affects the following instructions:

- BR Xn
- RET Xn
- BL imm (the value written to LR)
- BLR Xn (both the Xn and LR values)
- ADR(P) Xd, label

This field resets to an architecturally UNKNOWN value.

### DDCBO, bit [2]

DDC base offset enable for accesses using a 64-bit base register at EL1

Value	Meaning		
000	Accesses do not add or subtract DDC base from the accessed address.		
0b1	Accesses add or subtract DDC base from the accessed address, depending on the instruction.		

This field resets to an architecturally UNKNOWN value.

## **TGEN1**, bit [1]

Tag generation bit for TTBR1\_EL1 based memory accesses

Value	Meaning		
0b0	Generates a fault when loading a valid capability from memory where the Block and Page descriptor LC field is 0b11.		
0b1	Generates a fault when loading a valid capability from memory where the Block and Page descriptor LC field is 0b10.		

This field resets to an architecturally UNKNOWN value.

## TGENO, bit [0]

Tag generation bit for TTBR0\_EL1 based memory accesses

Value	Meaning		
0b0	Generates a fault when loading a valid capability from memory where the Block and Page descriptor LC field is 0b11.		
0b1	Generates a fault when loading a valid capability from memory where the Block and Page descriptor LC field is 0b10.		

This field resets to an architecturally UNKNOWN value.

## Accessing the CCTLR\_EL1

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic CCTLR\_EL1 or CCTLR\_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

### Read using name CCTLR\_EL1

The assembler syntax is:

MRS <Xt>, CCTLR\_EL1

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b010

#### Accessibility:

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5
             if TargetELForCapabilityExceptions() == EL1 then
             AArch64.SystemAccessTrap(ELI, 0x18);
elsif TargetELForCapabilityExceptions() == EL2 then
6
8
                 AArch64.SystemAccessTrap(EL2, 0x18);
10
                 AArch64.SystemAccessTrap(EL3, 0x18);
11
        elsif CPACR_EL1.CEN == 'x0' then
12
             AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
13
14
             AArch64.SystemAccessTrap(EL2, 0x29);
15
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
             AArch64.SystemAccessTrap(EL2, 0x29);
17
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18
            AArch64.SystemAccessTrap(EL3, 0x29);
19
        else
20
             return CCTLR EL1;
21
    elsif PSTATE.EL == EL2 then
22
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23
24
25
             if TargetELForCapabilityExceptions() == EL2 then
                 AArch64.SystemAccessTrap(EL2, 0x18);
             else
26
                 AArch64.SystemAccessTrap(EL3, 0x18);
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
27
28
             AArch64.SystemAccessTrap(EL2, 0x29);
29
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
30
             AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
31
32
        \label{eq:AArch64.SystemAccessTrap} $$\operatorname{EL3, 0x29}$; $$ elsif $\operatorname{HCR\_EL2.E2H} == '1' $$ then $$
33
34
            return CCTLR_EL2;
35
36
37
            return CCTLR_EL1;
    elsif PSTATE.EL == EL3 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
38
39
             AArch64.SystemAccessTrap(EL3, 0x18);
40
        elsif CPTR_EL3.EC == '0' then
41
            AArch64.SystemAccessTrap(EL3, 0x29);
42
43
             return CCTLR_EL1;
```

# Write using name CCTLR EL1

The assembler syntax is:

```
MSR CCTLR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b010

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
```

### 3.2. Alphabetical list of registers

```
if TargetELForCapabilityExceptions() == EL1 then
6
                 AArch64.SystemAccessTrap(EL1, 0x18);
            elsif TargetELForCapabilityExceptions() == EL2 then
                 AArch64.SystemAccessTrap(EL2, 0x18);
10
                AArch64.SystemAccessTrap(EL3, 0x18);
        elsif CPACR_EL1.CEN == 'x0' then
11
12
            AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
            AArch64.SystemAccessTrap(EL2, 0x29);
15
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
16
            AArch64.SystemAccessTrap(EL2, 0x29);
17
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18
            AArch64.SystemAccessTrap(EL3, 0x29);
19
    CCTLR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
20
21
22
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23
            if TargetELForCapabilityExceptions() == EL2 then
24
                 AArch64.SystemAccessTrap(EL2, 0x18);
25
            else
26
                AArch64.SystemAccessTrap(EL3, 0x18);
27
28
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
29
            AArch64.SystemAccessTrap(EL2, 0x29);
30
31
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
32
            AArch64.SystemAccessTrap(EL3, 0x29);
33
        elsif HCR_EL2.E2H == '1' then
34
35
            CCTLR\_EL2 = X[t];
        else
36
            CCTLR_EL1 = X[t];
37
    elsif PSTATE.EL == EL3 then
38
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
39
            AArch64.SystemAccessTrap(EL3, 0x18);
40
        elsif CPTR_EL3.EC == '0' then
41
            AArch64.SystemAccessTrap(EL3, 0x29);
42
        else
43
            CCTLR_EL1 = X[t];
```

### Read using name CCTLR\_EL12

The assembler syntax is:

```
MRS <Xt>, CCTLR_EL12
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0001	0b0010	0b010

```
if PSTATE.EL == ELO then
        UNDEFINED:
    elsif PSTATE.EL == EL1 then
        UNDEFINED:
    elsif PSTATE.EL == EL2 then
        if HCR_EL2.E2H == '1' then
             if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
8
                 if TargetELForCapabilityExceptions() == EL2 then
9
                     AArch64.SystemAccessTrap(EL2, 0x18);
10
             AArch64.SystemAccessTrap(EL3, 0x18);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11
12
13
                 AArch64.SystemAccessTrap(EL2, 0x29);
14
             elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15
                 AArch64.SystemAccessTrap(EL3, 0x29);
16
             else
17
                 return CCTLR_EL1;
        else
```

# 3.2. Alphabetical list of registers

```
UNDEFINED;
elsif PSTATE.EL == EL3 then
20
           if ELZEnabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
   if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21
22
23
                 AArch64.SystemAccessTrap(EL3, 0x18);
elsif CPTR_EL3.EC == '0' then
24
25
                       AArch64.SystemAccessTrap(EL3, 0x29);
26
                 else
                       return CCTLR_EL1;
28
29
                 UNDEFINED;
```

### Write using name CCTLR\_EL12

The assembler syntax is:

MSR CCTLR\_EL12, <Xt>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b101	0b0001	0b0010	0b010

```
if PSTATE.EL == ELO then
         UNDEFINED;
 3
     elsif PSTATE.EL == EL1 then
         UNDEFINED;
    elsif PSTATE.EL == EL2 then
   if HCR_EL2.E2H == '1' then
              if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
                  if TargetELForCapabilityExceptions() == EL2 then
 8
                       AArch64.SystemAccessTrap(EL2, 0x18);
10
11
                      AArch64.SystemAccessTrap(EL3, 0x18);
              elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
    AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
12
13
14
15
                  AArch64.SystemAccessTrap(EL3, 0x29);
              else
17
                   CCTLR_EL1 = X[t];
18
              UNDEFINED;
19
20
    elsif PSTATE.EL == EL3 then
21
         if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
22
             if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23
                   AArch64.SystemAccessTrap(EL3, 0x18);
24
25
              elsif CPTR_EL3.EC == '0' then
                  AArch64.SystemAccessTrap(EL3, 0x29);
26
              else
                   CCTLR_EL1 = X[t];
27
28
              UNDEFINED;
```

# 3.2.3 CCTLR\_EL2, Capability Control Register (EL2)

The CCTLR\_EL2 characteristics are:

### **Purpose**

Provides control of capability-related functionality at EL2.

#### **Attributes**

CCTLR\_EL2 is a 64-bit register.

## Configuration


If EL2 is not implemented, this register is RESO from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

This register is present only when Morello is implemented. Otherwise, direct accesses to CCTLR\_EL2 are UNDEFINED.

## **Field descriptions**

The CCTLR\_EL2 bit assignments are:



### Bits [63:8]

Reserved, RESO.

## SBL, bit [7]

Controls whether branch-and-link instructions at EL2 seal the capability generated in C30.

Controls whether the following instructions at EL2 require a target capability with ObjectType set to 1:

BLRR, BLRS (capability), BRR, BRS (capability), RETR, RETS (capability).

Value	Meaning	
050	Branch-and-link instructions which generate a capability in C30 do not seal the capability.  The specified instructions do not require a target capability with ObjectType set to 1.	
0b1	Branch-and-link instructions which generate a capability in C30 seal the generated capability with ObjectType set to 1.  The specified instructions require a target capability with ObjectType set to 1.	

This field resets to an architecturally UNKNOWN value.

## PERMVCT, bit [6]

Permits access to CNTVCT\_EL0 without PCC System permission at EL2

Value	Meaning	
0b0	Access to CNTVCT_EL0 at EL2 requires PCC System permission	
0b1	This field has no effect	

This field resets to an architecturally UNKNOWN value.

## C64E, bit [5]

Capability mode on exception entry to EL2

Value	Meaning	
0b0	On exception entry PSTATE.C64 is set to 0.	
0b1	On exception entry PSTATE.C64 is set to 1.	

This field resets to obo.

# ADRDPB, bit [4]

ADRDP instruction base register selection at EL2

Value	Meaning	
0b0	ADRDP uses DDC as a base register	
0b1	ADRDP uses C28 as a base register	

This field resets to an architecturally UNKNOWN value.

## PCCBO, bit [3]

PCC base offset enable for A64 instructions writing PC or generating a PC derived 64-bit value at EL2

Value	Meaning	
0d0	Accesses do not add PCC base to the address written to PC, and do not subtract PCC base from the address read from PCC.	
0b1	Accesses add PCC base to the address written to PC, and subtract PCC base from the address read from PCC.	

Note: this affects the following instructions:

• BR Xn

- RET Xn
- BL imm (the value written to LR)
- BLR Xn (both the Xn and LR values)
- ADR(P) Xd, label

This field resets to an architecturally UNKNOWN value.

### DDCBO, bit [2]

DDC base offset enable for accesses using a 64-bit base register at EL2

Value	Meaning
0b0	Accesses do not add or subtract DDC base from the accessed address.
0b1	Accesses add or subtract DDC base from the accessed address, depending on the instruction.

This field resets to an architecturally UNKNOWN value.

### **TGEN1**, bit [1]

### When ARMv8.1-VHE is implemented and HCR\_EL2.E2H == 1:

Tag generation bit for TTBR1\_EL2 based accesses

Value	Meaning
0b0	Generates a fault when loading a valid capability from memory where the Block and Page descriptor LC field is 0b11.
0b1	Generates a fault when loading a valid capability from memory where the Block and Page descriptor LC field is 0b10.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RES0

# TGEN0, bit [0]

Tag generation bit for TTBR0\_EL2 based accesses

Value	Meaning
0b0	Generates a fault when loading a valid capability from memory where the Block and Page descriptor LC field is 0b11.
0b1	Generates a fault when loading a valid capability from memory where the Block and Page descriptor LC field is 0b10.

This field resets to an architecturally UNKNOWN value.

### Accessing the CCTLR\_EL2

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic CCTLR\_EL2 or CCTLR\_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

### Read using name CCTLR\_EL2

The assembler syntax is:

```
MRS <Xt>, CCTLR_EL2
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0010	0b010

#### Accessibility:

```
if PSTATE.EL == ELO then
         UNDEFINED;
3
    elsif PSTATE.EL == EL1 then
         UNDEFINED;
    elsif PSTATE.EL == EL2 then
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
             if TargetELForCapabilityExceptions() == EL2 then
                  AArch64.SystemAccessTrap(EL2, 0x18);
9
        AArch64.SystemAccessTrap(EL3, 0x18); elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
10
11
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
12
13
             AArch64.SystemAccessTrap(EL2, 0x29);
15
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16
             AArch64.SystemAccessTrap(EL3, 0x29);
17
         else
18
             return CCTLR_EL2;
    elsif PSTATE.EL == EL3 then
19
20
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21
             AArch64.SystemAccessTrap(EL3, 0x18);
22
23
         elsif CPTR_EL3.EC == '0' then
             AArch64.SystemAccessTrap(EL3, 0x29);
24
25
             return CCTLR EL2:
```

#### Write using name CCTLR\_EL2

The assembler syntax is:

```
MSR CCTLR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0010	0b010

```
1 if PSTATE.EL == ELO then
2     UNDEFINED;
```

```
elsif PSTATE.EL == EL1 then
          UNDEFINED;
     elsif PSTATE.EL == EL2 then
          if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
               if TargetELForCapabilityExceptions() == EL2 then
    AArch64.SystemAccessTrap(EL2, 0x18);
8
               else
          AArch64.SystemAccessTrap(EL3, 0x18); elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
10
               AArch64.SystemAccessTrap(EL2, 0x29);
13
          elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
               AArch64.SystemAccessTrap(EL2, 0x29);
14
          elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15
16
               AArch64.SystemAccessTrap(EL3, 0x29);
17
    CCTLR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
18
19
           \textbf{if} \ \texttt{IsFeatureImplemented("Morello")} \ \textbf{\&\&} \ \texttt{!CapIsSystemAccessEnabled()} \ \textbf{\&\&} \ \texttt{!Halted()} \ \textbf{then} 
20
21
          AArch64.SystemAccessTrap(EL3, 0x18); elsif CPTR_EL3.EC == '0' then
22
23
               AArch64.SystemAccessTrap(EL3, 0x29);
25
               CCTLR\_EL2 = X[t];
```

### Read using name CCTLR\_EL1

The assembler syntax is:

MRS <Xt>, CCTLR\_EL1

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b010

```
if PSTATE.EL == ELO then
         UNDEFINED:
    elsif PSTATE.EL == EL1 then
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
             if TargetELForCapabilityExceptions() == EL1 then
                  AArch64.SystemAccessTrap(EL1, 0x18);
6
             \textbf{elsif} \ \texttt{TargetELForCapabilityExceptions()} \ == \ \texttt{EL2} \ \textbf{then}
 8
                 AArch64.SystemAccessTrap(EL2, 0x18);
             else
10
                  AArch64.SystemAccessTrap(EL3, 0x18);
11
         elsif CPACR_EL1.CEN == 'x0' then
12
             AArch64.SystemAccessTrap(EL1, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
13
             AArch64.SystemAccessTrap(EL2, 0x29);
14
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
15
16
             AArch64.SystemAccessTrap(EL2, 0x29);
17
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18
             AArch64.SystemAccessTrap(EL3, 0x29);
19
         else
20
             return CCTLR EL1;
    elsif PSTATE.EL == EL2 then
21
22
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23
             if TargetELForCapabilityExceptions()
                  AArch64.SystemAccessTrap(EL2, 0x18);
24
25
             else
26
         AArch64.SystemAccessTrap(EL3, 0x18); elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
27
28
             AArch64.SystemAccessTrap(EL2, 0x29);
29
         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
30
             AArch64.SystemAccessTrap(EL2, 0x29);
31
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
32
         \label{eq:AArch64.SystemAccessTrap} $$\operatorname{AArch64.SystemAccessTrap}(EL3,\ 0x29)$; $$ elsif $\operatorname{HCR\_EL2.E2H} == '1'$ then $$
33
             return CCTLR EL2;
```

#### Write using name CCTLR\_EL1

The assembler syntax is:

```
MSR CCTLR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b010

```
if PSTATE.EL == ELO then
2
         UNDEFINED:
    elsif PSTATE.EL == EL1 then
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
             if TargetELForCapabilityExceptions() == EL1 then
                  AArch64.SystemAccessTrap(EL1, 0x18);
             \textbf{elsif} \ \texttt{TargetELForCapabilityExceptions()} \ == \ \texttt{EL2} \ \textbf{then}
 8
                 AArch64.SystemAccessTrap(EL2, 0x18);
             else
10
        \label{eq:AArch64.SystemAccessTrap(EL3, 0x18);} \textbf{elsif} \ \texttt{CPACR\_EL1.CEN} == 'x0' \ \textbf{then}
             AArch64.SystemAccessTrap(EL1, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
13
14
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
15
             AArch64.SystemAccessTrap(EL2, 0x29);
16
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
17
             AArch64.SystemAccessTrap(EL3, 0x29);
19
20
             CCTLR_EL1 = X[t];
    elsif PSTATE.EL == EL2 then
21
22
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23
             if TargetELForCapabilityExceptions()
                                                        = EL2 then
24
                 AArch64.SystemAccessTrap(EL2, 0x18);
25
        AArch64.SystemAccessTrap(EL3, 0x18); elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
26
27
28
             AArch64.SystemAccessTrap(EL2, 0x29);
29
         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
30
             AArch64.SystemAccessTrap(EL2, 0x29);
31
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
32
             AArch64.SystemAccessTrap(EL3, 0x29);
33
34
         elsif HCR\_EL2.E2H == '1' then
             CCTLR EL2 = X[t];
35
         else
             CCTLR_EL1 = X[t];
36
37
    elsif PSTATE.EL == EL3 then
38
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
39
             AArch64.SystemAccessTrap(EL3, 0x18);
40
         elsif CPTR EL3.EC == '0' then
            AArch64.SystemAccessTrap(EL3, 0x29);
41
```

# 3.2.4 CCTLR\_EL3, Capability Control Register (EL3)

The CCTLR\_EL3 characteristics are:

#### **Purpose**

Provides control of capability-related functionality at EL3.

#### **Attributes**


CCTLR\_EL3 is a 64-bit register.

### Configuration

This register is present only when Morello is implemented and HaveEL(EL3). Otherwise, direct accesses to CCTLR\_EL3 are UNDEFINED.

# **Field descriptions**

The CCTLR\_EL3 bit assignments are:



### Bits [63:8]

Reserved, RESO.

### SBL, bit [7]

Controls whether branch-and-link instructions at EL3 seal the capability generated in C30.

Controls whether the following instructions at EL3 require a target capability with ObjectType set to 1:

BLRR, BLRS (capability), BRR, BRS (capability), RETR, RETS (capability).

Value	Meaning
0b0	Branch-and-link instructions which generate a capability in C30 do not seal the capability.  The specified instructions do not require a target capability with ObjectType set to 1.
0b1	Branch-and-link instructions which generate a capability in C30 seal the generated capability with ObjectType set to 1.  The specified instructions require a target capability with ObjectType set to 1.

This field resets to an architecturally UNKNOWN value.

### PERMVCT, bit [6]

Permits access to CNTVCT\_EL0 without PCC System permission at EL3

Value	Meaning
0b0	Access to CNTVCT_EL0 at EL3 requires PCC System permission
0b1	This field has no effect

This field resets to an architecturally UNKNOWN value.

### C64E, bit [5]

Capability mode on exception entry to EL3

Value	Meaning
0b0	On exception entry PSTATE.C64 is set to 0.
0b1	On exception entry PSTATE.C64 is set to 1.

This field resets to obo.

### ADRDPB, bit [4]

ADRDP instruction base register selection at EL3

Value	Meaning
0b0	ADRDP uses DDC as a base register
0b1	ADRDP uses C28 as a base register

This field resets to an architecturally UNKNOWN value.

### PCCBO, bit [3]

PCC base offset enable for A64 instructions writing PC or generating a PC derived 64-bit value at EL3

Value	Meaning
0d0	Accesses do not add PCC base to the address written to PC, and do not subtract PCC base from the address read from PCC.
0b1	Accesses add PCC base to the address written to PC, and subtract PCC base from the address read from PCC.

Note: this affects the following instructions:

- BR Xn
- RET Xn
- BL imm (the value written to LR)
- BLR Xn (both the Xn and LR values)
- ADR(P) Xd, label

This field resets to an architecturally UNKNOWN value.

### DDCBO, bit [2]

DDC base offset enable for accesses using a 64-bit base register at EL3

Value	Meaning
000	Accesses do not add or subtract DDC base from the accessed address.
0b1	Accesses add or subtract DDC base from the accessed address, depending on the instruction.

This field resets to an architecturally UNKNOWN value.

### Bit [1]

Reserved, RESO.

### TGEN0, bit [0]

Tag generation bit for TTBR0\_EL3 based accesses

Value	Meaning
0b0	Generates a fault when loading a valid capability from memory where the Block and Page descriptor LC field is 0b11.
0b1	Generates a fault when loading a valid capability from memory where the Block and Page descriptor LC field is 0b10.

This field resets to an architecturally UNKNOWN value.

# Accessing the CCTLR\_EL3

#### Read using name CCTLR\_EL3

The assembler syntax is:

```
MRS <Xt>, CCTLR_EL3
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0010	0b010

```
if PSTATE.EL == EL0 then
    UNDEFINED;

elsif PSTATE.EL == EL1 then
    UNDEFINED;

elsif PSTATE.EL == EL2 then
    UNDEFINED;

elsif PSTATE.EL == EL3 then
    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
```

### Chapter 3. Register definitions

#### 3.2. Alphabetical list of registers

```
9 AArch64.SystemAccessTrap(EL3, 0x18);

10 elsif CPTR_EL3.EC == '0' then

11 AArch64.SystemAccessTrap(EL3, 0x29);

12 else

13 return CCTLR_EL3;
```

### Write using name CCTLR\_EL3

The assembler syntax is:

```
MSR CCTLR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0010	0b010

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;

elsif PSTATE.EL == EL3 then
    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
        AArch64.SystemAccessTrap(EL3, 0x18);
elsif CPTR_EL3.EC == '0' then
        AArch64.SystemAccessTrap(EL3, 0x29);
else
        CCTLR_EL3 = X[t];
```

### 3.2.5 CDBGDTR\_EL0, Capability Debug Data Transfer Register, half-duplex

The CDBGDTR EL0 characteristics are:

#### **Purpose**

Transfers 129 bits of data between the PE and an external debugger. Can transfer both ways using only a single register.

#### Attributes

CDBGDTR\_EL0 is a 129-bit register.

#### Configuration

AArch64 System register CDBGDTR\_EL0[63:0] is architecturally mapped to AArch64 System register DBGDTR\_EL0[63:0].

AArch64 System register CDBGDTR\_EL0[128] is architecturally mapped to External register EDSCR2[0].

AArch64 System register CDBGDTR\_EL0[127:96] is architecturally mapped to External register DBGDTR2B[31:0].

AArch64 System register CDBGDTR\_EL0[95:64] is architecturally mapped to External register DBGDTR2A[31:0].

AArch64 System register CDBGDTR\_EL0[63:32] is architecturally mapped to AArch32 System register DBGDTRRXint[31:0]when written.

AArch64 System register CDBGDTR\_EL0[63:32] is architecturally mapped to External register DBGDTRRX\_EL0[31:0]when written.

AArch64 System register CDBGDTR\_EL0[63:32] is architecturally mapped to AArch64 System register DBGDTRRX\_EL0[31:0]when written.

AArch64 System register CDBGDTR\_EL0[31:0] is architecturally mapped to AArch32 System register DBGDTRTXint[31:0]when written.

AArch64 System register CDBGDTR\_EL0[31:0] is architecturally mapped to External register DBGDTRTX\_EL0[31:0]when written.

AArch64 System register CDBGDTR\_EL0[31:0] is architecturally mapped to AArch64 System register DBGDTRTX EL0[31:0] when written.

AArch64 System register CDBGDTR\_EL0[63:32] is architecturally mapped to AArch32 System register DBGDTRTXint[31:0]when read.

AArch64 System register CDBGDTR\_EL0[63:32] is architecturally mapped to External register DBGDTRTX\_EL0[31:0]when read.

AArch64 System register CDBGDTR\_EL0[63:32] is architecturally mapped to AArch64 System register DBGDTRTX\_EL0[31:0]when read.

AArch64 System register CDBGDTR\_EL0[31:0] is architecturally mapped to AArch32 System register DBGDTRRXint[31:0]when read.


AArch64 System register CDBGDTR\_EL0[31:0] is architecturally mapped to External register DBGDTRRX\_EL0[31:0]when read.

AArch64 System register CDBGDTR\_EL0[31:0] is architecturally mapped to AArch64 System register DBGDTRRX\_EL0[31:0] when read.

This register is present only when Morello is implemented. Otherwise, direct accesses to CDBGDTR EL0 are UNDEFINED.

# **Field descriptions**

The CDBGDTR\_EL0 bit assignments are:



#### Bits [128:0]

Writes to this register set:

- EDSCR2.DTRTAG to bit[128] of this field
- DTR2B to bits[127:96] of this field
- DTR2A to bits[95:64] of this field
- DTRRX to bits[63:32] of this field
- DTRTX to bits[31:0] of this field
- TXfull to 1

If RXfull is set to 1, reads of this register return:

- EDSCR2.DTRTAG in bit[128] of this field
- DTR2B in bits[127:96] of this field
- DTR2A in bits[95:64] of this field
- DTRTX in bits[63:32] of this field
- DTRRX in bits[31:0] of this field

If RXfull is set to 0, reads of this register return an UNKNOWN value.

After the read, RXfull is cleared to 0.

### Accessing the CDBGDTR EL0

## Read using name CDBGDTR\_EL0

The assembler syntax is:

MRS <Ct>, CDBGDTR\_EL0

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b10	0b011	0b0000	0b0100	0b000

#### Accessibility:

```
if !Halted() then
         UNDEFINED;
    elsif PSTATE.EL == ELO then
         if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
   if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
6
                  AArch64.SystemAccessTrap(EL2, 0x29);
             else
                  AArch64.SystemAccessTrap(EL1, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
10
              AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11
12
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
    AArch64.SystemAccessTrap(EL2, 0x29);
13
14
15
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
             AArch64.SystemAccessTrap(EL3, 0x29);
16
17
18
             return CDBGDTR_EL0;
    elsif PSTATE.EL == EL1 then
19
20
         if CPACR_EL1.CEN == 'x0' then
21
             AArch64.SystemAccessTrap(EL1, 0x29);
22
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
23
24
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
25
         AArch64.SystemAccessTrap(EL2, 0x29); elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
26
             AArch64.SystemAccessTrap(EL3, 0x29);
28
29
             return CDBGDTR_EL0;
    elsif PSTATE.EL == EL2 then
  if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
30
31
32
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
33
             AArch64.SystemAccessTrap(EL2, 0x29);
35
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
36
             AArch64.SystemAccessTrap(EL3, 0x29);
37
         else
38
             return CDBGDTR ELO:
    elsif PSTATE.EL == EL3 then
   if CPTR_EL3.EC == '0' then
39
41
             AArch64.SystemAccessTrap(EL3, 0x29);
42
             return CDBGDTR ELO;
43
```

#### Write using name CDBGDTR\_EL0

The assembler syntax is:

MSR CDBGDTR\_ELO, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b10	0b011	0b0000	0b0100	0b000

```
if !Halted() then
         UNDEFINED;
    elsif PSTATE.EL == EL0 then
         if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
   if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
4
5
6
                  AArch64.SystemAccessTrap(EL2, 0x29);
                 AArch64.SystemAccessTrap(EL1, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
10
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11
             AArch64.SystemAccessTrap(EL2, 0x29);
12
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
```

#### Chapter 3. Register definitions

#### 3.2. Alphabetical list of registers

```
AArch64.SystemAccessTrap(EL2, 0x29);
15
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16
            AArch64.SystemAccessTrap(EL3, 0x29);
17
18
             CDBGDTR_EL0 = C[t];
    elsif PSTATE.EL == EL1 then
19
        if CPACR_EL1.CEN == 'x0' then
20
21
             AArch64.SystemAccessTrap(EL1, 0x29);
22
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
23
             AArch64.SystemAccessTrap(EL2, 0x29);
24
25
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
26
27
             AArch64.SystemAccessTrap(EL3, 0x29);
28
         else
29
             CDBGDTR_ELO = C[t];
    elsif PSTATE.EL == EL2 then
  if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
30
31
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
32
33
34
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
36
             AArch64.SystemAccessTrap(EL3, 0x29);
37
38
         else
            CDBGDTR_EL0 = C[t];
    elsif PSTATE.EL == EL3 then
if CPTR_EL3.EC == '0' then
39
40
41
             AArch64.SystemAccessTrap(EL3, 0x29);
42
43
             CDBGDTR\_EL0 = C[t];
```

# 3.2.6 CDLR\_EL0, Capability Debug Link Register

The CDLR\_EL0 characteristics are:

#### **Purpose**

In Debug state, holds the capability to restart from.

#### **Attributes**

CDLR\_EL0 is a 129-bit register.

### Configuration


AArch64 System register CDLR\_EL0[31:0] is architecturally mapped to AArch32 System register DLR[31:0].

AArch64 System register CDLR\_EL0[63:0] is architecturally mapped to AArch64 System register DLR\_EL0[63:0].

This register is present only when Morello is implemented. Otherwise, direct accesses to CDLR\_ELO are UNDEFINED.

# Field descriptions

The CDLR\_EL0 bit assignments are:



### Bits [128:0]

Restart capability.

### Accessing the CDLR\_EL0

# Read using name CDLR\_EL0

The assembler syntax is:

MRS <Ct>, CDLR\_EL0

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0101	0b001

#### Accessibility:

```
if !Halted() then
         UNDEFINED;
    elsif PSTATE.EL == ELO then
         if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
   if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
6
                  AArch64.SystemAccessTrap(EL2, 0x29);
              else
                  AArch64.SystemAccessTrap(EL1, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
10
              AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11
12
              AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
    AArch64.SystemAccessTrap(EL2, 0x29);
13
14
15
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
             AArch64.SystemAccessTrap(EL3, 0x29);
16
17
18
             return CDLR_EL0;
    elsif PSTATE.EL == EL1 then
if CPACR_EL1.CEN == 'x0' then
19
20
21
             AArch64.SystemAccessTrap(EL1, 0x29);
22
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
23
24
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
25
         AArch64.SystemAccessTrap(EL2, 0x29); elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
26
             AArch64.SystemAccessTrap(EL3, 0x29);
28
29
             return CDLR_EL0;
    elsif PSTATE.EL == EL2 then
   if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
30
31
32
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
33
             AArch64.SystemAccessTrap(EL2, 0x29);
35
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
36
             AArch64.SystemAccessTrap(EL3, 0x29);
37
         else
38
             return CDLR EL0:
    elsif PSTATE.EL == EL3 then
   if CPTR_EL3.EC == '0' then
39
41
             AArch64.SystemAccessTrap(EL3, 0x29);
42
             return CDLR ELO:
43
```

#### Write using name CDLR EL0

The assembler syntax is:

MSR CDLR\_ELO, <Ct>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0101	0b001

```
if !Halted() then
         UNDEFINED;
    elsif PSTATE.EL == EL0 then
         if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
   if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
4
5
6
                  AArch64.SystemAccessTrap(EL2, 0x29);
                 AArch64.SystemAccessTrap(EL1, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
10
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11
             AArch64.SystemAccessTrap(EL2, 0x29);
12
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
```

#### Chapter 3. Register definitions

#### 3.2. Alphabetical list of registers

```
AArch64.SystemAccessTrap(EL2, 0x29);
15
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16
             AArch64.SystemAccessTrap(EL3, 0x29);
17
    CDLR_EL0 = C[t];
elsif PSTATE.EL == EL1 then
18
19
        if CPACR_EL1.CEN == 'x0' then
20
21
              AArch64.SystemAccessTrap(EL1, 0x29);
22
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
23
             AArch64.SystemAccessTrap(EL2, 0x29);
24
25
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
26
27
             AArch64.SystemAccessTrap(EL3, 0x29);
28
    CDLR_EL0 = C[t];
elsif PSTATE.EL == EL2 then
  if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
29
30
31
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
32
33
34
              AArch64.SystemAccessTrap(EL2, 0x29);
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
36
             AArch64.SystemAccessTrap(EL3, 0x29);
37
38
         else
             CDLR_EL0 = C[t];
    elsif PSTATE.EL == EL3 then
if CPTR_EL3.EC == '0' then
39
40
41
              AArch64.SystemAccessTrap(EL3, 0x29);
42
43
             CDLR\_EL0 = C[t];
```

# 3.2.7 CHCR\_EL2, Capability Hypervisor Configuration Register

The CHCR\_EL2 characteristics are:

#### **Purpose**

Provides control over privileged access to capabilities

#### **Attributes**

CHCR\_EL2 is a 64-bit register.

### Configuration


If EL2 is not implemented, this register is RESO from EL3.

The bits in this register behave as if they are 0 for all purposes other than direct reads of the register if EL2 is not enabled in the current Security state.

This register is present only when Morello is implemented. Otherwise, direct accesses to CHCR\_EL2 are UNDEFINED.

### **Field descriptions**

The CHCR\_EL2 bit assignments are:



### Bits [63:1]

Reserved, RESO.

#### SETTAG, bit [0]

Access to privileged capability creating instructions, SCTAG and STCT.

Value	Meaning
0b0	No effect.
0b1	Privileged capability creating instructions clear the tag if executed at EL1.

This field resets to an architecturally UNKNOWN value.

# Accessing the CHCR\_EL2

# Read using name CHCR\_EL2

The assembler syntax is:

MRS <Xt>, CHCR\_EL2

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0010	0b011

#### Accessibility:

```
if PSTATE.EL == ELO then
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        UNDEFINED;
    elsif PSTATE.EL == EL2 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL2 then
8
                AArch64.SystemAccessTrap(EL2, 0x18);
10
                AArch64.SystemAccessTrap(EL3, 0x18);
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
11
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
12
13
            AArch64.SystemAccessTrap(EL2, 0x29);
14
15
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
            AArch64.SystemAccessTrap(EL3, 0x29);
17
18
            return CHCR_EL2;
    elsif PSTATE.EL == EL3 then
19
20
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21
            AArch64.SystemAccessTrap(EL3, 0x18);
22
        elsif CPTR_EL3.EC == '0' then
23
            AArch64.SystemAccessTrap(EL3, 0x29);
24
        else
25
            return CHCR_EL2;
```

#### Write using name CHCR\_EL2

The assembler syntax is:

MSR CHCR\_EL2, <Xt>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0010	0b011

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
         UNDEFINED:
    elsif PSTATE.EL == EL2 then
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
             if TargetELForCapabilityExceptions() == EL2 then
                  AArch64.SystemAccessTrap(EL2, 0x18);
9
             else
         AArch64.SystemAccessTrap(EL3, 0x18);
elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
AArch64.SystemAccessTrap(EL2, 0x29);
10
11
12
         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13
             AArch64.SystemAccessTrap(EL2, 0x29);
15
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16
             AArch64.SystemAccessTrap(EL3, 0x29);
17
         else
    CHCR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
18
19
20
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21
             AArch64.SystemAccessTrap(EL3, 0x18);
22
         elsif CPTR_EL3.EC == '0' then
```

# Chapter 3. Register definitions

# 3.2. Alphabetical list of registers

# 3.2.8 CID\_EL0, Compartment ID Register

The CID\_EL0 characteristics are:

#### **Purpose**

Provides a number that can be used to separate out different context numbers with each Exception level.

#### **Attributes**


CID\_EL0 is a 129-bit register.

### Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to CID\_EL0 are UNDEFINED.

# **Field descriptions**

The CID\_EL0 bit assignments are:



### Bits [128:0]

Compartment ID

This field resets to an architecturally UNKNOWN value.

# Accessing the CID\_EL0

# Read using name CID\_EL0

The assembler syntax is:

```
MRS <Ct>, CID_ELO
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0ь0000	0b111

```
1 if PSTATE.EL == ELO then
2    if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
3    if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
4    AArch64.SystemAccessTrap(EL2, 0x29);
```

```
else
6
                  AArch64.SystemAccessTrap(EL1, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
 8
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
10
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
11
12
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14
             AArch64.SystemAccessTrap(EL3, 0x29);
15
         else
16
             return CID_EL0;
    elsif PSTATE.EL == EL1 then
17
        if CPACR_EL1.CEN == 'x0' then
18
19
             AArch64.SystemAccessTrap(EL1, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
20
21
             AArch64.SystemAccessTrap(EL2, 0x29);
22
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
23
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
24
25
             AArch64.SystemAccessTrap(EL3, 0x29);
26
27
             return CID_EL0;
    elsif PSTATE.EL == EL2 then
  if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
28
29
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
30
31
32
             AArch64.SystemAccessTrap(EL2, 0x29);
33
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
34
35
             AArch64.SystemAccessTrap(EL3, 0x29);
         else
36
            return CID ELO;
    elsif PSTATE.EL == EL3 then
   if CPTR_EL3.EC == '0' then
37
38
39
             AArch64.SystemAccessTrap(EL3, 0x29);
40
41
             return CID_EL0;
```

#### Write using name CID\_EL0

The assembler syntax is:

MSR CID\_ELO, <Ct>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b111

```
if PSTATE.EL == ELO then
         if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
3
             if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
4
                  AArch64.SystemAccessTrap(EL2, 0x29);
 5
             else
        AArch64.SystemAccessTrap(EL1, 0x29); elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
 6
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
10
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
11
12
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
13
14
             AArch64.SystemAccessTrap(EL3, 0x29);
15
16
             CID\_EL0 = C[t];
    elsif PSTATE.EL == EL1 then
   if CPACR_EL1.CEN == 'x0' then
17
18
19
             AArch64.SystemAccessTrap(EL1, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
```

### Chapter 3. Register definitions

#### 3.2. Alphabetical list of registers

```
AArch64.SystemAccessTrap(EL2, 0x29);
           elsif EL2Enabled() && !ELUSingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
23
                AArch64.SystemAccessTrap(EL2, 0x29);
24
25
26
           elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
                AArch64.SystemAccessTrap(EL3, 0x29);
27
     CID_ELO = C[t];
elsif PSTATE.EL == EL2 then
if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
28
29
           AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
    AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
30
31
32
33
34
                AArch64.SystemAccessTrap(EL3, 0x29);
35
36
37
     CID_ELO = C[t];
elsif PSTATE.EL == EL3 then
if CPTR_EL3.EC == '0' then
38
39
                AArch64.SystemAccessTrap(EL3, 0x29);
40
           else
                CID_ELO = C[t];
```

# 3.2.9 CNTVCT\_EL0, Counter-timer Virtual Count register

The CNTVCT\_EL0 characteristics are:

#### **Purpose**

Holds the 64-bit virtual count value. The virtual count value is equal to the physical count value minus the virtual offset visible in CNTVOFF EL2.

#### **Attributes**

CNTVCT\_EL0 is a 64-bit register.

### Configuration

The value of this register is the same as the value of CNTPCT\_EL0 in the following conditions:

- When EL2 is not implemented.
- When EL2 is implemented, HCR\_EL2.E2H is 1, and this register is read from EL2.
- When EL2 is implemented and enabled in the current Security state, HCR\_EL2.{E2H, TGE} is {1, 1}, and this register is read from EL0 or EL2.

AArch64 System register CNTVCT\_EL0[63:0] is architecturally mapped to AArch32 System register CNTVCT[63:0].

### Field descriptions

The CNTVCT\_EL0 bit assignments are:

L 63		32
	Virtual count value	
31		0
	Virtual count value	

#### Bits [63:0]

Virtual count value.

# Accessing the CNTVCT\_EL0

#### Read using name CNTVCT\_EL0

The assembler syntax is:

```
MRS <Xt>, CNTVCT_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1110	0ь0000	0b010

#### 3.2. Alphabetical list of registers

```
AArch64.SystemAccessTrap(EL3, 0x18);
8
9
        elsif !ELUsingAarch32 (EL1) && !(EL2Enabled() && HCR_EL2. <E2H, TGE> == '11') && CNTKCTL_EL1. ELOVCTEN ==
               →'0' then
10
            if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
11
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
12
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CNTHCTL_EL2.EL0VCTEN == '0'
13
14
15
            AArch64.SystemAccessTrap(EL2, 0x18);
16
        else
            return CNTVCT_EL0;
17
    elsif PSTATE.EL == EL1 then
18
        if IsFeatureImplemented("Morello") && CCTLR_EL1.PERMVCT == '0' && !CapIsSystemAccessEnabled() &&
19
               →!Halted() then
20
            if TargetELForCapabilityExceptions() == EL1 then
21
                 AArch64.SystemAccessTrap(EL1, 0x18);
            elsif TargetELForCapabilityExceptions() == EL2 then
22
23
                AArch64.SystemAccessTrap(EL2, 0x18);
24
            else
25
                 AArch64.SystemAccessTrap(EL3, 0x18);
26
        else
27
28
            return CNTVCT_EL0;
    elsif PSTATE.EL == EL2 then
29
        if IsFeatureImplemented("Morello") && CCTLR_EL2.PERMVCT == '0' && !CapIsSystemAccessEnabled() &&
             →!Halted() then
30
            if TargetELForCapabilityExceptions() == EL2 then
31
                AArch64.SystemAccessTrap(EL2, 0x18);
32
33
34
                 AArch64.SystemAccessTrap(EL3, 0x18);
        else
35
            return CNTVCT ELO;
36
    elsif PSTATE.EL == EL3 then
        if IsFeatureImplemented("Morello") && CCTLR_EL3.PERMVCT == '0' && !CapIsSystemAccessEnabled() &&
              →! Halted() then
38
            AArch64.SystemAccessTrap(EL3, 0x18);
39
        else
40
            return CNTVCT_EL0;
```

# 3.2.10 CPACR\_EL1, Architectural Feature Access Control Register

The CPACR\_EL1 characteristics are:

#### **Purpose**

Controls access to trace, SVE, Advanced SIMD and floating-point, and the Morello architecture.

#### Attributes

CPACR\_EL1 is a 64-bit register.


### Configuration

When HCR\_EL2. $\{E2H, TGE\} == \{1, 1\}$ , the fields in this register have no effect on execution at EL0 and EL1. In this case, the controls provided by CPTR\_EL2 are used.

AArch64 System register CPACR\_EL1[31:0] is architecturally mapped to AArch32 System register CPACR[31:0].

## Field descriptions

The CPACR\_EL1 bit assignments are:



#### Bits [63:29]

Reserved, RESO.

### TTA, bit [28]

Traps EL0 and EL1 System register accesses to all implemented trace registers to EL1, or to EL2 when it is implemented and enabled for the current Security state and HCR\_EL2.TGE is 1, from both Execution states as follows:

- In AArch64 state, accesses to trace registers are trapped, reported using EC syndrome value 0x18.
- In AArch32 state, MRC and MCR accesses to trace registers are trapped, reported using EC syndrome value 0x05.
- In AArch32 state, MRRC and MCRR accesses to trace registers are trapped, reported using EC syndrome value 0x0C.

Value	Meaning
0b0	This control does not cause any instructions to be trapped.
0b1	This control causes EL0 and EL1 System register accesses to all implemented trace registers to be trapped.

- The ETMv4 architecture does not permit EL0 to access the trace registers. If the Armv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED, and any resulting exception is higher priority than an exception that would be generated because the value of CPACR EL1.TTA is 1.
- The Armv8-A architecture does not provide traps on trace register accesses through the optional

memory-mapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.

If System register access to the trace functionality is not implemented, this bit is RESO.

This field resets to an architecturally UNKNOWN value.

#### Bits [27:22]

Reserved, RESO.

#### FPEN, bits [21:20]

Traps EL0 and EL1 accesses to the SVE, Advanced SIMD, and floating-point registers to EL1, reported using EC syndrome value 0x07, or to EL2 reported using EC syndrome value 0x00, when EL2 is implemented and enabled for the current Security state and HCR\_EL2.TGE is 1, from both Execution states as follows:

- In AArch64 state, accesses to FPCR, FPSR, any of the SIMD and floating-point registers V0-V31, including their views as D0-D31 registers or S0-31 registers. See x'The SIMD and floating-point registers, V0-V31'.
- FPSCR, and any of the SIMD and floating-point registers Q0-15, including their views as D0-D31 registers or S0-31 registers. See x'Advanced SIMD and floating-point System registers'.

Value	Meaning
0b00	This control causes any instructions at EL0 or EL1 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, unless they are trapped by CPACR_EL1.ZEN.
0b01	This control causes any instructions at EL0 that use the registers associated with SVE, Advanced SIMD and floating- point execution to be trapped, unless they are trapped by CPACR_EL1.ZEN, but does not cause any instruction at EL1 to be trapped.
0b10	This control causes any instructions at EL0 or EL1 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, unless they are trapped by CPACR_EL1.ZEN.
0b11	This control does not cause any instructions to be trapped.

Writes to MVFR0, MVFR1 and MVFR2 from EL1 or higher are CONSTRAINED UNPREDICTABLE and whether these accesses can be trapped by this control depends on implemented CONSTRAINED UNPREDICTABLE behavior.

- Attempts to write to the FPSID count as use of the registers for accesses from EL1 or higher.
- Accesses from EL0 to FPSID, MVFR0, MVFR1, MVFR2, and FPEXC are UNDEFINED, and any
  resulting exception is higher priority than an exception that would be generated because the value of
  CPACR\_EL1.FPEN is not 0b11.

This field resets to an architecturally UNKNOWN value.

### CEN, bits [19:18]

#### When Morello is implemented:

Traps Morello instructions and instructions that access Morello System registers at EL0 and EL1 to EL1, or to EL2 when it is implemented and enabled for the current Security state and HCR\_EL2.TGE is 1.

Value	Meaning
0600	This control causes these instructions executed at EL0 or EL1 to be trapped.
0b01	This control causes these instructions executed at EL0 to be trapped, but does not cause any instructions at EL1 to be trapped.
0b10	This control causes these instructions executed at EL0 or EL1 to be trapped.
0b11	This control does not cause any instructions to be trapped.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RESO

ZEN, bits [17:16]

### When SVE is implemented:

Traps SVE instructions and instructions that access SVE System registers at EL0 and EL1 to EL1, or to EL2 when it is implemented and enabled for the current Security state and HCR\_EL2.TGE is 1.

Value	Meaning
0b00	This control causes these instructions executed at EL0 or EL1 to be trapped.
0b01	This control causes these instructions executed at EL0 to be trapped, but does not cause any instruction at EL1 to be trapped.
0b10	This control causes these instructions executed at EL0 or EL1 to be trapped.
0b11	This control does not cause any instruction to be trapped.

If xSVEis not implemented, this field is RES0.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RESO

#### Bits [15:0]

Reserved, RESO.

# Accessing the CPACR\_EL1

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic CPACR\_EL1 or CPACR\_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

### Read using name CPACR\_EL1

The assembler syntax is:

MRS <Xt>, CPACR\_EL1

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0000	0b010

#### Accessibility:

```
if PSTATE.EL == ELO then
        UNDEFINED:
    elsif PSTATE.EL == EL1 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL1 then
                AArch64.SystemAccessTrap(EL1, 0x18);
            elsif TargetELForCapabilityExceptions() == EL2 then
8
                AArch64.SystemAccessTrap(EL2, 0x18);
9
            else
10
                 AArch64.SvstemAccessTrap(EL3, 0x18);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && CPTR_EL2.TCPAC == '1' then
11
12
            AArch64.SystemAccessTrap(EL2, 0x18);
13
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
14
            AArch64.SystemAccessTrap(EL3, 0x18);
15
16
            return CPACR EL1:
17
    elsif PSTATE.EL == EL2 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
18
19
            if TargetELForCapabilityExceptions() == EL2 then
20
                AArch64.SystemAccessTrap(EL2, 0x18);
21
22
23
        AArch64.SystemAccessTrap(EL3, 0x18); elsif HaveEL(EL3) && :ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
24
            AArch64.SystemAccessTrap(EL3, 0x18);
25
        elsif HCR_EL2.E2H == '1' then
26
            return CPTR_EL2;
27
28
            return CPACR_EL1;
29
    elsif PSTATE.EL == EL3 then
30
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            AArch64.SystemAccessTrap(EL3, 0x18);
32
33
            return CPACR_EL1;
```

# Write using name CPACR\_EL1

The assembler syntax is:

```
MSR CPACR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0000	0b010

```
if PSTATE.EL == ELO then
       UNDEFINED;
   elsif PSTATE.EL == EL1 then
       if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
           if TargetELForCapabilityExceptions() == EL1 then
6
               AArch64.SystemAccessTrap(EL1, 0x18);
           elsif TargetELForCapabilityExceptions() == EL2 then
               AArch64.SystemAccessTrap(EL2, 0x18);
           else
10
                AArch64.SystemAccessTrap(EL3, 0x18);
       elsif EL2Enabled() && !ELUsingAArch32(EL2) && CPTR_EL2.TCPAC == '1' then
```

### 3.2. Alphabetical list of registers

```
AArch64.SvstemAccessTrap(EL2, 0x18);
13
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
14
              AArch64.SystemAccessTrap(EL3, 0x18);
15
    CPACR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
16
17
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
18
19
              if TargetELForCapabilityExceptions() == EL2 then
20
                   AArch64.SystemAccessTrap(EL2, 0x18);
21
22
23
                   AArch64.SystemAccessTrap(EL3, 0x18);
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
         AArch64.SystemAccessTrap(EL3, 0x18);
elsif HCR_EL2.E2H == '1' then
24
25
26
              CPTR\_EL2 = X[t];
27
         else
28
              CPACR\_EL1 = X[t];
29
    elsif PSTATE.EL == EL3 then
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then AArch64.SystemAccessTrap(EL3, 0x18);
30
31
32
         else
33
              CPACR\_EL1 = X[t];
```

#### Read using name CPACR\_EL12

The assembler syntax is:

MRS <Xt>, CPACR\_EL12

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0001	0b0000	0b010

#### Accessibility:

```
if PSTATE.EL == ELO then
           UNDEFINED;
     elsif PSTATE.EL == EL1 then
           UNDEFINED;
     elsif PSTATE.EL == EL2 then
if HCR_EL2.E2H == '1' then
 6
                 if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
   if TargetELForCapabilityExceptions() == EL2 then
        AArch64.SystemAccessTrap(EL2, 0x18);
 8
10
                 AArch64.SystemAccessTrap(EL3, 0x18);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
12
13
                       AArch64.SystemAccessTrap(EL3, 0x18);
14
                 else
15
                      return CPACR_EL1;
           else
17
                UNDEFINED;
18
     elsif PSTATE.EL == EL3 then
           if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
   if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
19
20
21
                      AArch64.SystemAccessTrap(EL3, 0x18);
22
                 else
23
                       return CPACR_EL1;
24
25
                 UNDEFINED:
```

### Write using name CPACR\_EL12

The assembler syntax is:

```
MSR CPACR_EL12, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b101	0b0001	0b0000	0b010

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
         UNDEFINED:
    elsif PSTATE.EL == EL2 then
        if HCR_EL2.E2H == '1' then
             if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
 8
                  if TargetELForCapabilityExceptions() == EL2 then
9
                      AArch64.SystemAccessTrap(EL2, 0x18);
10
                  else
             AArch64.SystemAccessTrap(EL3, 0x18);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
AArch64.SystemAccessTrap(EL3, 0x18);
11
12
13
14
15
                  CPACR\_EL1 = X[t];
16
         else
17
             UNDEFINED;
    elsif PSTATE.EL == EL3 then
18
19
         if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
20
21
22
23
             if IsFeatureImplemented("Morello") && !Cap\(\bar{I}\)sSystemAccessEnabled() && !Halted() then
                  AArch64.SystemAccessTrap(EL3, 0x18);
             else
                  CPACR_EL1 = X[t];
24
         else
```

# 3.2.11 CPTR\_EL2, Architectural Feature Trap Register (EL2)

The CPTR\_EL2 characteristics are:

#### **Purpose**

#### Controls:

- Trapping to EL2 of access to CPACR, CPACR\_EL1, trace functionality, SVE, Advanced SIMD and floating-point functionality, and to the Morello architecture.
- EL2 access to trace functionality, SVE, Advanced SIMD and floating-point functionality, and to the Morello architecture.

#### **Attributes**

CPTR\_EL2 is a 64-bit register.

### Configuration

If EL2 is not implemented, this register is RESO from EL3.


This register has no effect if EL2 is not enabled in the current Security state.

AArch64 System register CPTR\_EL2[31:0] is architecturally mapped to AArch32 System register HCPTR[31:0].

# Field descriptions

The CPTR\_EL2 bit assignments are:

When ARMv8.1-VHE is implemented and HCR\_EL2.E2H == 1:



## Bits [63:32]

Reserved, RESO.

#### TCPAC, bit [31]

When HCR\_EL2.TGE is 0, traps EL1 accesses to CPACR\_EL1 reported using EC syndrome value 0x18, and accesses to CPACR reported using EC syndrome value 0x03, to EL2 when EL2 is enabled in the current Security state.

Value	Meaning
0b0	This control does not cause any instructions to be trapped.
0b1	EL1 accesses to CPACR_EL1 and CPACR are trapped to EL2 when EL2 is enabled in the current Security state.

When HCR\_EL2.TGE is 1, this control does not cause any instructions to be trapped.

CPACR\_EL1 and CPACR are not accessible at EL0.

This field resets to an architecturally UNKNOWN value.

#### Bit [30:29]

Reserved, RESO.

#### TTA, bit [28]

Traps System register accesses to all implemented trace registers to EL2 when EL2 is enabled in the current Security state, from both Execution states, as follows:

- In AArch64 state, accesses to trace registers with op0=2, op1=1 are trapped to EL2, reported using EC syndrome value 0x18.
- In AArch32 state, MRC or MCR accesses to trace registers with cpnum=14, opc1=1, are trapped to EL2, reported using EC syndrome value 0x05.
- In AArch32 state, MRRC or MCRR accesses to trace registers with cpnum=14, opc1=1, are trapped to EL2, reported using EC syndrome value 0x0C.

Value	Meaning		
0b0	This control does not cause any instructions to be trapped.		
0b1	Any attempt at EL0, EL1 or EL2, to execute a System register access to an implemented trace register is trapped to EL2 when EL2 is enabled in the current Security state, unless HCR_EL2.TGE is 0 and it is trapped by CPACR.NSTRCDIS or CPACR_EL1.TTA. When HCR_EL2.TGE is 1, any attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2 when EL2 is enabled in the current Security state.		

- The ETMv4 architecture does not permit EL0 to access the trace registers. If the Armv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED, and any resulting exception is higher priority than an exception that would be generated because the value of CPTR EL2.TTA is 1.
- EL2 does not provide traps on trace register accesses through the optional memory-mapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.

If System register access to the trace functionality is not supported, this bit is RESO.

This field resets to an architecturally UNKNOWN value.

#### Bits [27:22]

Reserved, RESO.

# FPEN, bits [21:20]

Traps EL0, EL2 and, when HCR\_EL2.TGE is 0, EL1 accesses to the SVE, Advanced SIMD and floating-point registers to EL2 when EL2 is enabled in the current Security state, from both Execution states.

Value Meaning				
0600	This control causes any instructions at EL0, EL1, or EL2 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, subject to the exception prioritization rules, unless they are trapped by CPTR_EL2.ZEN.			
0ь01	When HCR_EL2.TGE is 0, this control does not cause any instructions to be trapped.  When HCR_EL2.TGE is 1, this control causes instructions at EL0 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, unless they are trapped by CPTR_EL2.ZEN, but does not cause any instruction at EL2 to be trapped.			
0b10	This control causes any instructions at EL0, EL1, or EL2 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, subject to the exception prioritization rules, unless they are trapped by CPTR_EL2.ZEN.			
0b11	This control does not cause any instructions to be trapped.			

Writes to MVFR0, MVFR1, and MVFR2 from EL1 or higher are CONSTRAINED UNPREDICTABLE and whether these accesses can be trapped by this control depends on implemented CONSTRAINED UNPREDICTABLE behavior.

- Attempts to write to the FPSID count as use of the registers for accesses from EL1 or higher.
- Accesses from EL0 to FPSID, MVFR0, MVFR1, MVFR2, and FPEXC are UNDEFINED, and any resulting exception is higher priority than an exception that would be generated because the value of CPTR\_EL2.FPEN is not 0b11.

This field resets to an architecturally UNKNOWN value.

### CEN, bits [19:18]

### When Morello is implemented:

Traps execution at EL2, EL1, and EL0 of Morello instructions or instructions that access Morello System registers to EL2 when EL2 is enabled in the current Security state.

Value	Meaning		
0b00	This control causes execution at EL2, EL1, and EL0 of Morello instructions to be trapped, subject to the exception prioritization rules.		
0b01	When HCR_EL2.TGE is 0, this control does not cause any instructions to be trapped.  When HCR_EL2.TGE is 1, this control causes these instructions executed at EL0 to be trapped, but does not cause any instructions at EL2 to be trapped.		
0b10	This control causes execution at EL2, EL1, and EL0 of these instructions to be trapped, subject to the exception prioritization rules.		
0b11	This control does not cause any instructions to be trapped.		

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RES0

### ZEN, bits [17:16]

#### When SVE is implemented:

Traps execution at EL2, EL1, and EL0 of SVE instructions or instructions that access SVE System registers to EL2 when EL2 is enabled in the current Security state.

Value	Meaning		
0000	This control causes execution at EL2, EL1, and EL0 of these instructions to be trapped, subject to the exception prioritization rules.		
0ъ01	When HCR_EL2.TGE is 0, this control does not cause any instruction to be trapped.  When HCR_EL2.TGE is 1, this control causes these instructions executed at EL0 to be trapped, but does not cause any instruction at EL2 to be trapped.		
0b10	This control causes execution at EL2, EL1, and EL0 of these instructions to be trapped, subject to the exception prioritization rules.		
0b11	This control does not cause any instruction to be trapped.		

This field resets to an architecturally UNKNOWN value.


#### Otherwise:

RES0

## Bits [15:0]

Reserved, RESO.

#### Otherwise:



This format applies in all Armv8.0 implementations.

### Bits [63:32]

Reserved, RESO.

#### TCPAC, bit [31]

Traps EL1 accesses to CPACR\_EL1, reported using EC syndrome value 0x18 and accesses to CPACR, reported using EC syndrome value 0x03, to EL2 when EL2 is enabled in the current Security state.

Value	Meaning			
0b0	This control does not cause any instructions to be trapped.			

Value	Meaning
0b1	EL1 accesses to CPACR_EL1 and CPACR are trapped to EL2 when EL2 is enabled in the current Security state.

When HCR\_EL2.TGE is 1, this control does not cause any instructions to be trapped.

CPACR\_EL1 and CPACR are not accessible at EL0.

This field resets to an architecturally UNKNOWN value.

#### Bit [30:21]

Reserved, RESO.

#### TTA, bit [20]

Traps System register accesses to all implemented trace registers to EL2 when EL2 is enabled in the current Security state, from both Execution states as follows:

- In AArch64 state, accesses to trace registers with op0=2, op1=1 are trapped to EL2, reported using EC syndrome value 0x18.
- In AArch32 state, MRC or MCR accesses to trace registers with cpnum=14, opc1=1 are trapped to EL2, reported using EC syndrome value 0x05.
- In AArch32 state, MRRC or MCRR accesses to trace registers with cpnum=14, opc1=1 are trapped to EL2, reported using EC syndrome value 0x0C.

Value	Meaning
0b0	This control does not cause any instructions to be trapped.
0b1	Any attempt at EL0, EL1, or EL2, to execute a System register access to an implemented trace register is trapped to EL2 when EL2 is enabled in the current Security state, unless it is trapped by CPACR.TRCDIS or CPACR_EL1.TTA.

- The ETMv4 architecture does not permit EL0 to access the trace registers. If the Armv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED, and any resulting exception is higher priority than an exception that would be generated because the value of CPTR\_EL2.TTA is 1.
- EL2 does not provide traps on trace register accesses through the optional memory-mapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.

If System register access to the trace functionality is not supported, this bit is RESO.

This field resets to an architecturally UNKNOWN value.

Bits [19:14]

Reserved, RESO.

Bits [13:12]

Reserved, RES1.

Bit [11]

Reserved, RESO.

#### TFP, bit [10]

Traps accesses to SVE, Advanced SIMD and floating-point functionality to EL2 when EL2 is enabled in the current Security state, from both Execution states, as follows:

- In AArch64 state, accesses to the following registers are trapped to EL2, reported using EC syndrome value 0x07:
  - FPCR, FPSR, FPEXC32\_EL2, any of the SIMD and floating-point registers V0-V31, including their views as D0-D31 registers or S0-31 registers. See x'The SIMD and floating-point registers, V0-V31'.
- In AArch32 state, accesses to the following registers are trapped to EL2, reported using EC syndrome value 0x07:
  - MVFR0, MVFR1, MVFR2, FPSCR, FPEXC, and any of the SIMD and floating-point registers Q0-15, including their views as D0-D31 registers or S0-31 registers. See x'Advanced SIMD and floating-point System registers'. For the purposes of this trap, the architecture defines a VMSR access to FPSID from EL1 or higher as an access to a SIMD and floating point register. Otherwise, permitted VMSR accesses to FPSID are ignored.

Value	Meaning  This control does not cause any instructions to be trapped.			
0b0				
0b1	Any attempt at EL0, EL1 or EL2, to execute an instruction that uses the registers associated with SVE, Advanced SIMD and floating-point execution is trapped to EL2 when EL2 is enabled in the current Security state, subject to the exception prioritization rules, unless it is trapped by CPTR_EL2.TZ.			

FPEXC32\_EL2 is not accessible from EL0 using AArch64.

FPSID, MRFR0, MVFR1, and FPEXC are not accessible from EL0 using AArch32.

This field resets to an architecturally UNKNOWN value.

#### TC, bit [9]

#### When Morello is implemented:

Traps execution at EL2, EL1, or EL0 of Morello instructions and instructions that access Morello System registers to EL2 when EL2 is enabled in the current Security state.

Value	Meaning			
0b0	Does not cause Morello instructions to be trapped.			
0b1	Causes Morello instructions to be trapped.			

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RES1

#### TZ, bit [8]

#### When SVE is implemented:

Traps execution at EL2, EL1, or EL0 of SVE instructions and instructions that access SVE System registers to EL2 when EL2 is enabled in the current Security state.

Value	Meaning			
0b0	This control does not cause any instruction to be trapped.			
0b1	This control causes these instructions to be trapped, subject to the exception prioritization rules.			

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RES1

#### Bits [7:0]

Reserved, RES1.

# Accessing the CPTR\_EL2

### Read using name CPTR\_EL2

The assembler syntax is:

```
MRS <Xt>, CPTR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b010

```
if PSTATE.EL == ELO then
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        UNDEFINED:
    elsif PSTATE.EL == EL2 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL2 then
8
                 AArch64.SystemAccessTrap(EL2, 0x18);
            else
10
        AArch64.SystemAccessTrap(EL3, 0x18);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
11
            AArch64.SystemAccessTrap(EL3, 0x18);
13
        else
14
            return CPTR_EL2;
    elsif PSTATE.EL == EL3 then
15
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
16
17
            AArch64.SystemAccessTrap(EL3, 0x18);
```

9 return CPTR\_EL2;

#### Write using name CPTR\_EL2

The assembler syntax is:

MSR CPTR\_EL2, <Xt>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b010

#### Accessibility:

```
if PSTATE.EL == ELO then
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        UNDEFINED:
    elsif PSTATE.EL == EL2 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL2 then
                 AArch64.SystemAccessTrap(EL2, 0x18);
9
             else
        AArch64.SystemAccessTrap(EL3, 0x18);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
10
11
12
            AArch64.SystemAccessTrap(EL3, 0x18);
13
14
            CPTR\_EL2 = X[t];
15
    elsif PSTATE.EL == EL3 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
16
17
            AArch64.SystemAccessTrap(EL3, 0x18);
18
            CPTR\_EL2 = X[t];
```

## Read using name CPACR\_EL1

The assembler syntax is:

MRS <Xt>, CPACR\_EL1

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0000	0b010

```
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
14
              AArch64.SystemAccessTrap(EL3, 0x18);
15
16
              return CPACR_EL1;
17
     elsif PSTATE.EL == EL2 then
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
18
19
              \textbf{if} \ \texttt{TargetELForCapabilityExceptions()} \ == \ \texttt{EL2} \ \textbf{then}
20
                   AArch64.SystemAccessTrap(EL2, 0x18);
21
22
                   AArch64.SystemAccessTrap(EL3, 0x18);
23
24
          elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
          AArch64.SystemAccessTrap(EL3, 0x18);
elsif HCR EL2.E2H == '1' then
25
26
              return CPTR_EL2;
         else
28
              return CPACR_EL1;
29
    elsif PSTATE.EL == EL3 then
          \textbf{if} \ \texttt{IsFeatureImplemented("Morello")} \ \textbf{\&\&} \ \texttt{!CapIsSystemAccessEnabled()} \ \textbf{\&\&} \ \texttt{!Halted()} \ \textbf{then} 
30
31
              AArch64.SystemAccessTrap(EL3, 0x18);
32
              return CPACR_EL1;
```

#### Write using name CPACR\_EL1

The assembler syntax is:

MSR CPACR\_EL1, <Xt>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0000	0b010

```
if PSTATE.EL == ELO then
        UNDEFINED:
    elsif PSTATE.EL == EL1 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL1 then
                 AArch64.SystemAccessTrap(EL1, 0x18);
             elsif TargetELForCapabilityExceptions() == EL2 then
8
                 AArch64.SystemAccessTrap(EL2, 0x18);
9
             else
                AArch64.SystemAccessTrap(EL3, 0x18);
10
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && CPTR_EL2.TCPAC == '1' then
11
            AArch64.SystemAccessTrap(EL2, 0x18);
13
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
14
            AArch64.SystemAccessTrap(EL3, 0x18);
15
        else
    CPACR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
16
17
18
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
19
            if TargetELForCapabilityExceptions() == EL2 then
20
                 AArch64.SystemAccessTrap(EL2, 0x18);
21
            else
22
        AArch64.SystemAccessTrap(EL3, 0x18);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
23
            AArch64.SystemAccessTrap(EL3, 0x18);
25
        elsif HCR_EL2.E2H == '1' then
26
27
            CPTR\_EL2 = X[t];
        else
28
    CPACR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
29
30
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
31
            AArch64.SystemAccessTrap(EL3, 0x18);
32
            CPACR\_EL1 = X[t];
```

# 3.2.12 CPTR\_EL3, Architectural Feature Trap Register (EL3)

The CPTR\_EL3 characteristics are:

#### **Purpose**

#### Controls:

- Trapping to EL3 of access to CPACR\_EL1, CPTR\_EL2, trace functionality, SVE, Advanced SIMD and floating-point functionality, and to the Morello architecture.
- EL3 access to trace functionality, SVE, Advanced SIMD and floating-point functionality, and to the Morello architecture.

#### **Attributes**


CPTR\_EL3 is a 64-bit register.

#### Configuration

This register is present only when HaveEL(EL3). Otherwise, direct accesses to CPTR\_EL3 are UNDEFINED.

## **Field descriptions**

The CPTR\_EL3 bit assignments are:



#### Bits [63:32]

Reserved, RESO.

## TCPAC, bit [31]

Traps all of the following to EL3, from both Security states and both Execution states.

- EL2 accesses to CPTR\_EL2, reported using EC syndrome value 0x18, or HCPTR, reported using EC syndrome value 0x03.
- EL2 and EL1 accesses to CPACR\_EL1 reported using EC syndrome value 0x18, or CPACR reported using EC syndrome value 0x03.

## When CPTR\_EL3.TCPAC is:

Value	Meaning
0b0	This control does not cause any instructions to be trapped.
0b1	EL2 accesses to the CPTR_EL2 or HCPTR, and EL2 and EL1 accesses to the CPACR_EL1 or CPACR, are trapped to EL3, unless they are trapped by CPTR_EL2.TCPAC.

This field resets to an architecturally UNKNOWN value.

#### Bit [30:21]

Reserved, RESO.

#### TTA, bit [20]

Traps System register accesses. Accesses to the trace registers, from all Exception levels, both Security states, and both Execution states are trapped to EL3 as follows:

- In AArch64 state, Trace registers with op0=2, op1=1, are trapped to EL3 and reported using EC syndrome value 0x18.
- In AArch32 state, accesses using MCR or MRC to the Trace registers with cpnum=14 and opc1=1 are reported using EC syndrome value 0x05.
- In AArch32 state, accesses using MCRR or MRRC to the Trace registers with cpnum=14 and opc1=1 are reported using EC syndrome value 0x0C.

Value	Meaning
0b0	This control does not cause any instructions to be trapped.
0b1	Any System register access to the trace registers is trapped to EL3, subject to the exception prioritization rules, unless it is trapped by CPACR.TRCDIS, CPACR_EL1.TTA or CPTR_EL2.TTA.

If System register access to trace functionality is not supported, this bit is RESO.

The ETMv4 architecture does not permit EL0 to access the trace registers. If the Armv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED, and any resulting exception is higher priority than this trap exception.

EL3 does not provide traps on trace register accesses through the Memory-mapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, no side-effects occur before the exception is taken, see x 'Traps on instructions'.

This field resets to an architecturally UNKNOWN value.

#### Bits [19:11]

Reserved, RESO.

#### TFP, bit [10]

Traps all accesses to SVE, Advanced SIMD and floating-point functionality, from all Exception levels, both Security states, and both Execution states, to EL3. Defined values are:

This includes the following registers, all reported using EC syndrome value 0x07:

- FPCR, FPSR, FPEXC32\_EL2, any of the SIMD and floating-point registers V0-V31, including their views as D0-D31 registers or S0-31 registers. See x'The SIMD and floating-point registers, V0-V31'.
- MVFR0, MVFR1, MVFR2, FPSCR, FPEXC, and any of the SIMD and floating-point registers Q0-15, including their views as D0-D31 registers or S0-31 registers. See x'Advanced SIMD and floating-point System registers'.

Permitted VMSR accesses to FPSID are ignored, but for the purposes of this trap the architecture define a VMSR access to the FPSID from EL1 or higher as an access to a SIMD and floating-point register.

Value	Meaning
0b0	This control does not cause any instructions to be trapped.
0b1	Any attempt at any Exception level to execute an instruction that uses the registers associated with SVE, Advanced SIMD and floating-point is trapped to EL3, subject to the exception prioritization rules, unless it is trapped by CPTR_EL3.EZ.

FPEXC32\_EL2 is not accessible from EL0 using AArch64.

FPSID, MRFR0, MVFR1, and FPEXC are not accessible from EL0 using AArch32.

This field resets to an architecturally UNKNOWN value.

#### EC, bit [9]

## When Morello is implemented:

Traps all accesses to the Morello architecture and registers from all Exception levels, and both Security states, to EL3.

Value	Meaning
0b0	This control causes these instructions executed at any Exception level to be trapped, subject to the exception prioritization rules.
0b1	This control does not cause any instructions to be trapped.

This field resets to obo.

# Otherwise:

RESO

## EZ, bit [8]

#### When SVE is implemented:

Traps all accesses to SVE functionality and registers from all Exception levels, and both Security states, to EL3.

Value	Meaning
0b0	This control causes these instructions executed at any Exception level to be trapped, subject to the exception prioritization rules.
0b1	This control does not cause any instruction to be trapped.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RES0

#### Bits [7:0]

Reserved, RESO.

## Accessing the CPTR\_EL3

#### Read using name CPTR\_EL3

The assembler syntax is:

```
MRS <Xt>, CPTR_EL3
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0001	0b010

## Accessibility:

```
if PSTATE.EL == EL0 then
UNDEFINED;
elsif PSTATE.EL == EL1 then
UNDEFINED;
elsif PSTATE.EL == EL2 then
UNDEFINED;
elsif PSTATE.EL == EL3 then
if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
AArch64.SystemAccessTrap(EL3, 0x18);
else
return CPTR_EL3;
```

# Write using name CPTR\_EL3

The assembler syntax is:

```
MSR CPTR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0001	0b010

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
        AArch64.SystemAccessTrap(EL3, 0x18);
else
        CPTR_EL3 = X[t];
```

# 3.2.13 CSCR\_EL3, Capability Secure Configuration Register

The CSCR\_EL3 characteristics are:

#### **Purpose**

Provides control over privileged access to capabilities

#### **Attributes**


CSCR\_EL3 is a 64-bit register.

## Configuration

This register is present only when Morello is implemented and HaveEL(EL3). Otherwise, direct accesses to CSCR\_EL3 are UNDEFINED.

# **Field descriptions**

The CSCR\_EL3 bit assignments are:



## Bits [63:1]

Reserved, RESO.

# SETTAG, bit [0]

Access to privileged capability creating instructions, SCTAG and STCT.

Value	Meaning
0b0	No effect.
0b1	Privileged capability creating instructions clear the tag if executed at EL2 or EL1.

This field resets to an architecturally UNKNOWN value.

## Accessing the CSCR\_EL3

# Read using name CSCR\_EL3

The assembler syntax is:

MRS <Xt>, CSCR\_EL3

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0010	0b011

#### Accessibility:

```
if PSTATE.EL == EL0 then
UNDEFINED;
elsif PSTATE.EL == EL1 then
UNDEFINED;
elsif PSTATE.EL == EL2 then
UNDEFINED;
elsif PSTATE.EL == EL3 then
if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
AArch64.SystemAccessTrap(EL3, 0x18);
elsif CPTR_EL3.EC == '0' then
AArch64.SystemAccessTrap(EL3, 0x29);
else
return CSCR_EL3;
```

#### Write using name CSCR\_EL3

The assembler syntax is:

```
MSR CSCR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0010	0b011

```
if PSTATE.EL == EL0 then
UNDEFINED;
elsif PSTATE.EL == EL1 then
UNDEFINED;

elsif PSTATE.EL == EL2 then
UNDEFINED;

elsif PSTATE.EL == EL3 then
if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
AArch64.SystemAccessTrap(EL3, 0x18);
elsif CPTR_EL3.EC == '0' then
AArch64.SystemAccessTrap(EL3, 0x29);
else
CSCR_EL3 = X[t];
```

# 3.2.14 DBGDTR2A, Debug Data Transfer Register 2A

The DBGDTR2A characteristics are:

#### **Purpose**

Allows external debuggers to access capability state within PE. Transfers lower 32 bits of the upper half of capabilities. It is a component of the Debug Communications Channel.

#### Attributes

DBGDTR2A is a 32-bit register.

#### Configuration

External register DBGDTR2A[31:0] is architecturally mapped to AArch64 System register CDBGDTR\_EL0[95:64].

This register is present only when Morello is implemented. Otherwise, direct accesses to DBGDTR2A are RESO.

## Field descriptions

The DBGDTR2A bit assignments are:



# Bits [31:0]

Data transfer register for bits 95:64 of capability transfers.

On a cold reset, this field resets to an UNKNOWN value.

## Accessing the DBGDTR2A

If EDSCR.ITE == 0 when the PE exits Debug state on receiving a Restart request trigger event, the behavior of any operation issued by a DTR access in memory access mode that has not completed execution is CONSTRAINED UNPREDICTABLE, and must do one of the following:

- It must complete execution in Debug state before the PE executes the restart sequence.
- It must complete execution in Non-debug state before the PE executes the restart sequence.
- It must be abandoned. This means that the instruction does not execute. Any registers or memory accessed by the instruction are left in an UNKNOWN state.

#### DBGDTR2A can be accessed through the external debug interface:

Component	Offset	Instance
Debug	0x040	DBGDTR2A

This interface is accessible as follows:

- When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and SoftwareLockStatus() access to this register is **RO**.
- When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and !SoftwareLockStatus() access to this register is **RW**.
- Otherwise access to this register returns an ERROR.

# 3.2.15 DBGDTR2B, Debug Data Transfer Register 2B

The DBGDTR2B characteristics are:

#### **Purpose**

Allows external debuggers to access capability state within PE. Transfers higher 32 bits of the upper half of capabilities. It is a component of the Debug Communications Channel.

#### Attributes

DBGDTR2B is a 32-bit register.

#### Configuration

External register DBGDTR2B[31:0] is architecturally mapped to AArch64 System register CDBGDTR\_EL0[127:96].

This register is present only when Morello is implemented. Otherwise, direct accesses to DBGDTR2B are RES0.

## Field descriptions

The DBGDTR2B bit assignments are:



# Bits [31:0]

Data transfer register for bits 127:96 of capability transfers.

On a cold reset, this field resets to an UNKNOWN value.

## Accessing the DBGDTR2B

If EDSCR.ITE == 0 when the PE exits Debug state on receiving a Restart request trigger event, the behavior of any operation issued by a DTR access in memory access mode that has not completed execution is CONSTRAINED UNPREDICTABLE, and must do one of the following:

- It must complete execution in Debug state before the PE executes the restart sequence.
- It must complete execution in Non-debug state before the PE executes the restart sequence.
- It must be abandoned. This means that the instruction does not execute. Any registers or memory accessed by the instruction are left in an UNKNOWN state.

#### DBGDTR2B can be accessed through the external debug interface:

Component	Offset	Instance
Debug	0x044	DBGDTR2B

This interface is accessible as follows:

- When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and SoftwareLockStatus() access to this register is **RO**.
- When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and !SoftwareLockStatus() access to this register is **RW**.
- Otherwise access to this register returns an ERROR.

# 3.2.16 DDC\_EL0, Default Data Capability (EL0)

The DDC\_EL0 characteristics are:

#### **Purpose**

Holds the default data capability associated with EL0 when the PE is in Executive.

#### **Attributes**


DDC\_EL0 is a 129-bit register.

## Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to DDC\_EL0 are UNDEFINED.

# Field descriptions

The DDC\_EL0 bit assignments are:



## Bits [128:0]

Default data capability.

## Accessing the DDC\_EL0

## Read using name DDC\_EL0

The assembler syntax is:

```
MRS <Ct>, DDC_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0001	0b001

```
1  if PSTATE.EL == EL0 then
2   UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4   if PSTATE.SP == '0' then
```

# 3.2. Alphabetical list of registers

```
UNDEFINED:
6
        elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
            UNDEFINED;
        elsif CPACR_EL1.CEN == 'x0' then
            AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
10
            AArch64.SystemAccessTrap(EL2, 0x29);
11
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
12
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14
15
            AArch64.SystemAccessTrap(EL3, 0x29);
16
17
            return DDC_EL0;
   elsif PSTATE.EL == EL2 then
  if PSTATE.SP == '0' then
18
19
20
            UNDEFINED;
21
        elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
22
            UNDEFINED;
23
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
24
            AArch64.SystemAccessTrap(EL2, 0x29);
25
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x29);
27
28
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
            AArch64.SystemAccessTrap(EL3, 0x29);
29
        else
30
            return DDC_EL0;
31
    elsif PSTATE.EL == EL3 then
        if PSTATE.SP == '0' then
32
33
            UNDEFINED;
34
35
        elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
            UNDEFINED:
36
        elsif CPTR_EL3.EC == '0' then
37
            AArch64.SystemAccessTrap(EL3, 0x29);
            return DDC EL0;
```

#### Write using name DDC\_EL0

The assembler syntax is:

```
MSR DDC_EL0, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0001	0b001

```
if PSTATE.EL == ELO then
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if PSTATE.SP == '0' then
            UNDEFINED;
6
        elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
            UNDEFINED:
        elsif CPACR EL1.CEN == 'x0' then
8
            AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
10
            AArch64.SystemAccessTrap(EL2, 0x29);
12
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14
15
           AArch64.SystemAccessTrap(EL3, 0x29);
16
        else
17
            DDC\_EL0 = C[t];
18
    elsif PSTATE.EL == EL2 then
19
       if PSTATE.SP == '0' then
20
            UNDEFINED:
21
        elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
           UNDEFINED;
```

## 3.2. Alphabetical list of registers

```
elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
26
            AArch64.SystemAccessTrap(EL2, 0x29);
27
28
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
            AArch64.SystemAccessTrap(EL3, 0x29);
29
        else
            DDC_ELO = C[t];
30
    elsif PSTATE.EL == EL3 then
        if PSTATE.SP == '0' then
32
33
34
            UNDEFINED;
        elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
35
            UNDEFINED:
36
        elsif CPTR_EL3.EC == '0' then
37
            AArch64.SystemAccessTrap(EL3, 0x29);
38
            DDC ELO = C[t];
```

#### Read using name DDC

The assembler syntax is:

MRS <Ct>, DDC

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

## Accessibility:

```
if PSTATE.EL == ELO && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
1
          ←CPACR_EL1.CEN != '11' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
             AArch64.SystemAccessTrap(EL2, 0x29);
4
        else
    AArch64.SystemAccessTrap(EL1, 0x29); elsif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
6
        AArch64.SystemAccessTrap(EL1, 0x29);
    elsif PSTATE.EL IN {EL0, EL2, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && 
→CPTR_EL2.CEN != '11' then
8
Q
        AArch64.SystemAccessTrap(EL2, 0x29);
    elsif PSTATE.EL IN {EL0, EL2, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' &&
10

CPTR_EL2.CEN == 'x0' then
11
        AArch64.SystemAccessTrap(EL2, 0x29);
    elsif PSTATE.EL IN {EL0, EL2, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && 
→CPTR_EL2.TC == '1' then
12
13
        AArch64.SystemAccessTrap(EL2, 0x29);
14
    elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15
        AArch64.SystemAccessTrap(EL3, 0x29);
    elsif IsInRestricted() then
16
        return RDDC_EL0;
17
18
    elsif PSTATE.SP ==
19
        return DDC_EL0;
20
    elsif PSTATE.EL == EL0 then
21
22
        return DDC_EL0;
    elsif PSTATE.EL == EL1 then
23
        return DDC_EL1;
    elsif PSTATE.EL == EL2 then
25
        return DDC_EL2;
26
    elsif PSTATE.EL == EL3 then
        return DDC_EL3;
```

# Write using name DDC

The assembler syntax is:

MSR DDC, <Ct>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

```
if PSTATE.EL == ELO && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
           →CPACR_EL1.CEN != '11' then
2
         if EL2Enabled() && HCR_EL2.TGE == '1' then
3
             AArch64.SystemAccessTrap(EL2, 0x29);
4
    AArch64.SystemAccessTrap(EL1, 0x29);
elsif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
6
         AArch64.SystemAccessTrap(EL1, 0x29);
    elsif PSTATE.EL IN {EL0, EL2, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && 
→CPTR_EL2.CEN != '11' then
         AArch64.SystemAccessTrap(EL2, 0x29);
    elsif PSTATE.EL IN (EL0, EL2, EL1) & EL2Enabled() & ELUsingAArch32(EL2) & HCR_EL2.E2H == '1' & ←CPTR_EL2.CEN == 'x0' then
10
         AArch64.SystemAccessTrap(EL2, 0x29);
    elsif PSTATE.EL IN {EL0, EL2, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && 
→CPTR_EL2.TC == '1' then
         AArch64.SystemAccessTrap(EL2, 0x29);
13
    elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14
         AArch64.SystemAccessTrap(EL3, 0x29);
15
16
    elsif IsInRestricted() then
    RDDC_ELO = C[t];
elsif PSTATE.SP == '0' then
18
    DDC_EL0 = C[t];
elsif PSTATE.EL == EL0 then
19
20
21
        DDC_ELO = C[t];
22
    elsif PSTATE.EL == EL1 then
    DDC_EL1 = C[t];
elsif PSTATE.EL == EL2 then
23
24
25
         DDC\_EL2 = C[t];
26
    elsif PSTATE.EL == EL3 then
        DDC\_EL3 = C[t];
```

# 3.2.17 DDC\_EL1, Default Data Capability (EL1)

The DDC\_EL1 characteristics are:

#### **Purpose**

Holds the default data capability associated with EL1 when the PE is in Executive.

#### **Attributes**


DDC\_EL1 is a 129-bit register.

## Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to DDC\_EL1 are UNDEFINED.

# Field descriptions

The DDC\_EL1 bit assignments are:



## Bits [128:0]

Default data capability.

## Accessing the DDC\_EL1

## Read using name DDC\_EL1

The assembler syntax is:

```
MRS <Ct>, DDC_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0001	0b001

```
1 if PSTATE.EL == EL0 then
2  UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4  UNDEFINED;
```

#### 3.2. Alphabetical list of registers

```
elsif PSTATE.EL == EL2 then
         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
             UNDEFINED;
         elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
10
             AArch64.SystemAccessTrap(EL2, 0x29);
11
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
12
             AArch64.SystemAccessTrap(EL3, 0x29);
15
             return DDC_EL1;
    elsif PSTATE.EL == EL3 then
   if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
16
17
18
             UNDEFINED;
19
         elsif CPTR_EL3.EC == '0' then
20
             AArch64.SystemAccessTrap(EL3, 0x29);
21
         else
22
             return DDC_EL1;
```

#### Write using name DDC\_EL1

The assembler syntax is:

```
MSR DDC_EL1, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0001	0b001

#### Accessibility:

```
if PSTATE.EL == ELO then
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        UNDEFINED;
    elsif PSTATE.EL == EL2 then
       if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
6
            UNDEFINED:
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
            AArch64.SystemAccessTrap(EL2, 0x29);
10
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11
           AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
12
13
           AArch64.SystemAccessTrap(EL3, 0x29);
14
        else
15
           DDC_EL1 = C[t];
16
    elsif PSTATE.EL == EL3 then
17
       if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
18
            UNDEFINED:
19
        elsif CPTR_EL3.EC == '0' then
20
           AArch64.SystemAccessTrap(EL3, 0x29);
           DDC\_EL1 = C[t];
```

#### Read using name DDC

The assembler syntax is:

```
MRS <Ct>, DDC
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

#### Accessibility:

```
if PSTATE.EL == ELO && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
 1
           →CPACR_EL1.CEN != '11' then
 2
         if EL2Enabled() && HCR_EL2.TGE == '1' then
3
             AArch64.SystemAccessTrap(EL2, 0x29);
    AArch64.SystemAccessTrap(EL1, 0x29);
elsif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
 6
         AArch64.SystemAccessTrap(EL1, 0x29);
    elsif PSTATE.EL IN {EL0, EL2, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && 
→CPTR_EL2.CEN != '11' then
         AArch64.SystemAccessTrap(EL2, 0x29);
    elsif PSTATE.EL IN (EL0, EL2, EL1) & EL2Enabled() & ELUsingAArch32(EL2) & HCR_EL2.E2H == '1' & →CPTR_EL2.CEN == 'x0' then
10
         AArch64.SystemAccessTrap(EL2, 0x29);
    elsif PSTATE.EL IN (EL0, EL2, EL1) && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && 
CPTR_EL2.TC == '1' then
12
13
         AArch64.SystemAccessTrap(EL2, 0x29);
    elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14
15
         AArch64.SystemAccessTrap(EL3, 0x29);
    elsif IsInRestricted() then
16
    return RDDC_ELO;
elsif PSTATE.SP == '0' then
18
19
         return DDC_EL0;
20
    elsif PSTATE.EL == EL0 then
21
         return DDC EL0;
22
    elsif PSTATE.EL == EL1 then
23
        return DDC_EL1;
24
    elsif PSTATE.EL == EL2 then
25
         return DDC_EL2;
26
    elsif PSTATE.EL == EL3 then
         return DDC_EL3;
```

#### Write using name DDC

The assembler syntax is:

```
MSR DDC, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

## Chapter 3. Register definitions

#### 3.2. Alphabetical list of registers

```
AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then

AArch64.SystemAccessTrap(EL3, 0x29);
elsif IsInRestricted() then

RDDC_EL0 = C[t];
elsif PSTATE.SP == '0' then

DDC_EL0 = C[t];
elsif PSTATE.EL == EL0 then

DDC_EL0 = C[t];
elsif PSTATE.EL == EL1 then

DDC_EL1 = C[t];
elsif PSTATE.EL == EL2 then

DDC_EL2 = C[t];
elsif PSTATE.EL == EL2 then

DDC_EL3 = C[t];
elsif PSTATE.EL == EL3 then

DDC_EL3 = C[t];
```

# 3.2.18 DDC\_EL2, Default Data Capability (EL2)

The DDC\_EL2 characteristics are:

#### **Purpose**

Holds the default data capability associated with EL2 when the PE is in Executive.

#### **Attributes**

DDC\_EL2 is a 129-bit register.


## Configuration

This register has no effect if EL2 is not enabled in the current Security state.

This register is present only when Morello is implemented. Otherwise, direct accesses to DDC\_EL2 are UNDEFINED.

# **Field descriptions**

The DDC\_EL2 bit assignments are:



#### Bits [128:0]

Default data capability.

## Accessing the DDC\_EL2

#### Read using name DDC\_EL2

The assembler syntax is:

MRS <Ct>, DDC\_EL2

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0001	0b001

```
1 if PSTATE.EL == ELO then
2 UNDEFINED:
```

## 3.2. Alphabetical list of registers

```
alsif PSTATE.EL == EL1 then
UNDEFINED;
elsif PSTATE.EL == EL2 then
UNDEFINED;
elsif PSTATE.EL == EL3 then
if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
UNDEFINED;
elsif CPTR_EL3.EC == '0' then
AArch64.SystemAccessTrap(EL3, 0x29);
else
return DDC_EL2;
```

#### Write using name DDC\_EL2

The assembler syntax is:

```
MSR DDC_EL2, <Ct>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0001	0b001

#### Accessibility:

```
if PSTATE.EL == EL0 then
        UNDEFINED;
3
    elsif PSTATE.EL == EL1 then
        UNDEFINED;
    elsif PSTATE.EL == EL2 then
        INDEFINED:
    elsif PSTATE.EL == EL3 then
       if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
            UNDEFINED;
10
        elsif CPTR_EL3.EC == '0' then
11
           AArch64.SystemAccessTrap(EL3, 0x29);
12
13
           DDC\_EL2 = C[t];
```

#### Read using name DDC

The assembler syntax is:

```
MRS <Ct>, DDC
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

## 3.2. Alphabetical list of registers

```
elsif PSTATE.EL IN {EL0, EL2, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && 
→CPTR_EL2.CEN != '11' then
         AArch64.SystemAccessTrap(EL2, 0x29);
    elsif PSTATE.EL IN (ELO, EL2, EL1) && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && 
→CPTR_EL2.CEN == 'x0' then
10
         AArch64.SystemAccessTrap(EL2, 0x29);
11
    elsif PSTATE.EL IN {EL0, EL2, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && 
→CPTR_EL2.TC == '1' then
12
         AArch64.SystemAccessTrap(EL2, 0x29);
13
    elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15
         AArch64.SystemAccessTrap(EL3, 0x29);
    elsif IsInRestricted() then
   return RDDC_EL0;
16
17
18
    elsif PSTATE.SP ==
         return DDC_EL0;
19
20
    elsif PSTATE.EL == ELO then
21
         return DDC_EL0;
22
    elsif PSTATE.EL == EL1 then
23
    return DDC_EL1;
elsif PSTATE.EL == EL2 then
24
25
         return DDC_EL2;
    elsif PSTATE.EL == EL3 then
        return DDC_EL3;
```

## Write using name DDC

The assembler syntax is:

MSR DDC, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

```
if PSTATE.EL == ELO && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && 
→CPACR_EL1.CEN != '11' then
 1
         if EL2Enabled() && HCR_EL2.TGE == '1' then
             AArch64.SystemAccessTrap(EL2, 0x29);
             AArch64.SystemAccessTrap(EL1, 0x29);
    elsif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
         AArch64.SystemAccessTrap(EL1, 0x29);
    elsif PSTATE.EL IN (EL0, EL2, EL1) && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && 
→CPTR_EL2.CEN != '11' then
8
         AArch64.SystemAccessTrap(EL2, 0x29);
10
    elsif PSTATE.EL IN {EL0, EL2, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && 
→CPTR_EL2.CEN == 'x0' then
11
         AArch64.SystemAccessTrap(EL2, 0x29);
    elsif PSTATE.EL IN (EL0, EL2, EL1) && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && 
→CPTR_EL2.TC == '1' then
12
13
         AArch64.SystemAccessTrap(EL2, 0x29);
14
    elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15
         AArch64.SystemAccessTrap(EL3, 0x29);
    elsif IsInRestricted() then
   RDDC_EL0 = C[t];
16
17
    elsif PSTATE.SP == '0' then
18
19
         DDC\_EL0 = C[t];
    elsif PSTATE.EL == EL0 then
20
21
         DDC\_EL0 = C[t];
22
    elsif PSTATE.EL == EL1 then
    DDC_EL1 = C[t];
elsif PSTATE.EL == EL2 then
23
24
    DDC_EL2 = C[t];
elsif PSTATE.EL == EL3 then
25
26
       DDC\_EL3 = C[t];
```

# 3.2.19 DDC\_EL3, Default Data Capability (EL3)

The DDC\_EL3 characteristics are:

#### **Purpose**

Holds the default data capability associated with EL3 when the PE is in Executive.

#### **Attributes**


DDC\_EL3 is a 129-bit register.

## Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to DDC\_EL3 are UNDEFINED.

# **Field descriptions**

The DDC EL3 bit assignments are:



## Bits [128:0]

Default data capability.

## Accessing the DDC\_EL3

## Read using name DDC

The assembler syntax is:

```
MRS <Ct>, DDC
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

## Accessibility:

```
AArch64.SystemAccessTrap(EL2, 0x29);
```

166

```
else
           AArch64.SystemAccessTrap(EL1, 0x29);
   elsif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
        AArch64.SystemAccessTrap(EL1, 0x29);
   elsif PSTATE.EL IN {EL0, EL2, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && 
→CPTR_EL2.CEN != '11' then
8
        AArch64.SystemAccessTrap(EL2, 0x29);
   elsif PSTATE.EL IN {ELO, EL2, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && 
→CPTR_EL2.CEN == 'x0' then
10
        AArch64.SystemAccessTrap(EL2, 0x29);
   12
13
        AArch64.SystemAccessTrap(EL2, 0x29);
   elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14
15
        AArch64.SystemAccessTrap(EL3, 0x29);
16
    elsif IsInRestricted() then
17
        return RDDC_EL0;
   elsif PSTATE.SP == '0' then
18
19
   return DDC_EL0;
elsif PSTATE.EL == EL0 then
20
        return DDC_EL0;
22
    elsif PSTATE.EL == EL1 then
23
24
25
       return DDC_EL1;
    elsif PSTATE.EL == EL2 then
       return DDC_EL2;
26
   elsif PSTATE.EL == EL3 then
       return DDC EL3;
```

#### Write using name DDC

The assembler syntax is:

MSR DDC, <Ct>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

```
1
    if PSTATE.EL == ELO && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
          →CPACR_EL1.CEN != '11' then
         if EL2Enabled() && HCR_EL2.TGE == '1' then
2
             AArch64.SystemAccessTrap(EL2, 0x29);
             AArch64.SystemAccessTrap(EL1, 0x29);
    elsif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
         AArch64.SystemAccessTrap(EL1, 0x29);
    elsif PSTATE.EL IN (EL0, EL2, EL1) && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && 
→CPTR_EL2.CEN != '11' then
8
         AArch64.SystemAccessTrap(EL2, 0x29);
    elsif PSTATE.EL IN {ELO, EL2, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && 
→CPTR_EL2.CEN == 'x0' then
11
         AArch64.SystemAccessTrap(EL2, 0x29);
    elsif PSTATE.EL IN {EL0, EL2, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && 
→CPTR_EL2.TC == '1' then
12
13
         AArch64.SystemAccessTrap(EL2, 0x29);
14
    elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15
         AArch64.SystemAccessTrap(EL3, 0x29);
16
    elsif IsInRestricted() then
    RDDC_EL0 = C[t];
elsif PSTATE.SP == '0' then
17
18
    DDC_ELO = C[t];
elsif PSTATE.EL == ELO then
19
20
21
         DDC_ELO = C[t];
22
23
    elsif PSTATE.EL == EL1 then
        DDC\_EL1 = C[t];
24
    elsif PSTATE.EL == EL2 then
25
        DDC\_EL2 = C[t];
    elsif PSTATE.EL == EL3 then
```

# Chapter 3. Register definitions 3.2. Alphabetical list of registers

27 DDC\_EL3 = C[t];

# 3.2.20 DSPSR\_EL0, Debug Saved Program Status Register

The DSPSR\_EL0 characteristics are:

#### **Purpose**

Holds the saved process state for Debug state. On entering Debug state, PSTATE information is written to this register. On exiting Debug state, values are copied from this register to PSTATE.

#### **Attributes**

DSPSR\_EL0 is a 64-bit register.


#### Configuration

AArch64 System register DSPSR\_EL0[31:0] is architecturally mapped to AArch32 System register DSPSR[31:0].

## Field descriptions

The DSPSR EL0 bit assignments are:

#### When exiting Debug state to AArch32 state:



#### Bits [63:32]

Reserved, RESO.

#### N, bit [31]

Negative Condition flag. Copied to PSTATE.N on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

## Z, bit [30]

Zero Condition flag. Copied to PSTATE.Z on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### C, bit [29]

Carry Condition flag. Copied to PSTATE.C on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

## V, bit [28]

Overflow Condition flag. Copied to PSTATE.V on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

# Q, bit [27]

Overflow or saturation flag. Copied to PSTATE.Q on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

## IT[1:0], bits [26:25]

If-Then. Copied to PSTATE.IT[1:0] on exiting Debug state.

On exiting Debug state DSPSR\_EL0.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

#### Bit [24]

Reserved, RESO.

## SSBS, bit [23]

#### When ARMv8.0-SSBS is implemented:

Speculative Store Bypass. Copied to PSTATE.SSBS on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RES<sub>0</sub>

#### PAN, bit [22]

#### When ARMv8.1-PAN is implemented:

Privileged Access Never. Copied to PSTATE.PAN on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

# Otherwise:

RES<sub>0</sub>

## SS, bit [21]

Software Step. Copied to PSTATE.SS on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

## IL, bit [20]

Illegal Execution state. Copied to PSTATE.IL on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### GE, bits [19:16]

Greater than or Equal flags. Copied to PSTATE.GE on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

## IT[7:2], bits [15:10]

If-Then. Copied to PSTATE.IT[7:2] on exiting Debug state.

DSPSR\_EL0.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

#### E, bit [9]

Endianness. Copied to PSTATE.E on exiting Debug state.

If the implementation does not support big-endian operation, DSPSR\_EL0.E is RES0. If the implementation does not support little-endian operation, DSPSR\_EL0.E is RES1. On exiting Debug state, if the implementation does not support big-endian operation at the Exception level being returned to, DSPSR\_EL0.E is RES0, and if the implementation does not support little-endian operation at the Exception level being returned to, DSPSR\_EL0.E is RES1.

This field resets to an architecturally UNKNOWN value.

#### A, bit [8]

SError interrupt mask. Copied to PSTATE.A on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### I, bit [7]

IRQ interrupt mask. Copied to PSTATE.I on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

## F, bit [6]

FIQ interrupt mask. Copied to PSTATE.F on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

## T, bit [5]

T32 Instruction set state. Copied to PSTATE.T on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### M[4], bit [4]

Execution state. Copied to PSTATE.nRW on exiting Debug state.

Value	Meaning
0b1	AArch32 execution state.

This field resets to an architecturally UNKNOWN value.

#### M[3:0], bits [3:0]

AArch32 Mode. Copied to PSTATE.M[3:0] on exiting Debug state.


Value	Meaning	
0b0000	User.	
0b0001	FIQ.	
0b0010	IRQ.	
0b0011	Supervisor.	
0b0110	Monitor.	
0b0111	Abort.	
0b1010	Hyp.	

Value	Meaning
0b1011	Undefined.
0b1111	System.

Other values are reserved. If DSPSR\_EL0.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, exiting Debug state is an illegal return event, as described in x'Illegal return events from AArch64 state'.

This field resets to an architecturally UNKNOWN value.

#### When entering Debug state from AArch64 state and exiting Debug state to AArch64 state:



# Bits [63:32]

Reserved, RESO.

#### N, bit [31]

Negative Condition flag. Set to the value of PSTATE.N on entering Debug state, and copied to PSTATE.N on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

## Z, bit [30]

Zero Condition flag. Set to the value of PSTATE.Z on entering Debug state, and copied to PSTATE.Z on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### C, bit [29]

Carry Condition flag. Set to the value of PSTATE.C on entering Debug state, and copied to PSTATE.C on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### V, bit [28]

Overflow Condition flag. Set to the value of PSTATE.V on entering Debug state, and copied to PSTATE.V on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

## Bit [27]

Reserved, RESO.

# C64, bit [26]

#### When Morello is implemented:

Current instruction set state. Set to the value of PSTATE.C64 on entering Debug state, and copied to PSTATE.C64 on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RESO

#### Bit [25:24]

Reserved, RESO.

#### **UAO, bit [23]**

#### When ARMv8.2-UAO is implemented:

User Access Override. Set to the value of PSTATE.UAO on entering Debug state, and copied to PSTATE.UAO on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RES<sub>0</sub>

#### PAN, bit [22]

#### When ARMv8.1-PAN is implemented:

Privileged Access Never. Set to the value of PSTATE.PAN on entering Debug state, and copied to PSTATE.PAN on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RESO

#### SS, bit [21]

Software Step. Set to the value of PSTATE.SS on entering Debug state, and conditionally copied to PSTATE.SS on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### IL, bit [20]

Illegal Execution state. Set to the value of PSTATE.IL on entering Debug state, and copied to PSTATE.IL on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

## Bits [19:13]

Reserved, RESO.

#### SSBS, bit [12]

#### When ARMv8.0-SSBS is implemented:

Speculative Store Bypass. Set to the value of PSTATE.SSBS on entering Debug state, and copied to PSTATE.SSBS on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RES0

#### Bits [11:10]

Reserved, RESO.

#### D, bit [9]

Debug exception mask. Set to the value of PSTATE.D on entering Debug state, and copied to PSTATE.D on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### A, bit [8]

SError interrupt mask. Set to the value of PSTATE.A on entering Debug state, and copied to PSTATE.A on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### I, bit [7]

IRQ interrupt mask. Set to the value of PSTATE.I on entering Debug state, and copied to PSTATE.I on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

## F, bit [6]

FIQ interrupt mask. Set to the value of PSTATE.F on entering Debug state, and copied to PSTATE.F on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### Bit [5]

Reserved, RESO.

## M[4], bit [4]

Execution state. Set to 0b0, the value of PSTATE.nRW, on entering Debug state from AArch64 state, and copied to PSTATE.nRW on exiting Debug state.

Value	Meaning
060	AArch64 execution state.

If AArch32 is not supported at any Exception level, this bit is RESO.

This field resets to an architecturally UNKNOWN value.

#### M[3:0], bits [3:0]

AArch64 Exception level and selected Stack Pointer.

Value	Meaning
000000	EL0t.
0b0100	EL1t.

Value	Meaning	
0b0101	EL1h.	
0b1000	EL2t.	
0b1001	EL2h.	
0b1100	EL3t.	
0b1101	EL3h.	

Other values are reserved. If DSPSR\_EL0.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, exiting Debug state is an illegal return event, as described in x'Illegal return events from AArch64 state'.

The bits in this field are interpreted as follows:

- M[3:2] is set to the value of PSTATE.EL on entering Debug state and copied to PSTATE.EL on exiting Debug state.
- M[1] is unused and is 0 for all non-reserved values.
- M[0] is set to the value of PSTATE.SP on entering Debug state and copied to PSTATE.SP on exiting Debug state

This field resets to an architecturally UNKNOWN value.

# Accessing the DSPSR\_EL0

#### Read using name DSPSR\_EL0

The assembler syntax is:

```
MRS <Xt>, DSPSR_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0101	0ь000

#### Accessibility:

```
1  if !Halted() then
2      UNDEFINED;
3  else
4    return DSPSR_ELO;
```

## Write using name DSPSR\_EL0

The assembler syntax is:

```
MSR DSPSR_ELO, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0101	0b000

# Chapter 3. Register definitions 3.2. Alphabetical list of registers

```
1 if !Halted() then
2     UNDEFINED;
3 else
4     DSPSR_EL0 = X[t];
```

# 3.2.21 EDSCR2, External Debug Status and Control Register 2

The EDSCR2 characteristics are:

#### **Purpose**

Extended control register for the debug implementation

## Attributes

EDSCR2 is a 32-bit register.

## Configuration

External register EDSCR2[0] is architecturally mapped to AArch64 System register CDBGDTR\_EL0[128].

This register is present only when Morello is implemented. Otherwise, direct accesses to EDSCR2 are RESO.

# Field descriptions

The EDSCR2 bit assignments are:



#### Bits [31:5]

Reserved, RESO.

#### CE, bits [4:1]

Access to Morello Feature status. In Debug state, each bit gives the current access to the Morello architecture extension at each Exception level as controlled by CPTR\_ELx and CPACR\_EL1:

Value	Meaning
0b1111	All Exception levels have access to the Morello architecture extension or the PE is in Non-debug state.
0b1110	The PE is in Debug state. EL0 does not have access to the Morello architecture extension. All other Exception levels have access to the Morello architecture extension.
0b1100	The PE is in Debug state. EL0 and EL1 do not have access to the Morello architecture extension. All other Exception levels have access to the Morello architecture extension.
0b1000	The PE is in Debug state. EL3 has access to the Morello architecture extension. All other Exception levels do not have access to the Morello architecture extension.
0b0000	The PE is in Debug state. No Exception level has access to the Morello architecture extension.

In Non-debug state, this field is RAO.

Access to this field is **RO**.

## DTRTAG, bit [0]

Capability data transfer register tag.

On a cold reset, this field resets to an UNKNOWN value.

# Accessing the EDSCR2

Access to EDSCR2 is only possible externally

#### EDSCR2 can be accessed through the external debug interface:

Component	Offset	Instance
Debug	0x048	EDSCR2

This interface is accessible as follows:

- When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and SoftwareLockStatus() access to this register is **RO**.
- When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and !SoftwareLockStatus() access to this register is **RW**.
- Otherwise access to this register returns an ERROR.

# 3.2.22 ELR\_EL1, Exception Link Register (EL1)

The ELR\_EL1 characteristics are:

#### **Purpose**

When taking an exception to EL1, holds the address to return to.


#### **Attributes**

ELR\_EL1 is a 129-bit register.

# **Field descriptions**

The ELR\_EL1 bit assignments are:

When Morello is implemented and Capability access at EL1 is not trapped:




## Bits [128:0]

Return address.

An exception return from EL1 using AArch64 makes ELR\_EL1 become UNKNOWN.

This field resets to an architecturally UNKNOWN value.

#### When Morello is implemented and Capability access at EL1 is trapped:



#### Bits [128:64]

Reserved, RESO.


## Bits [63:0]

Return address.

An exception return from EL1 using AArch64 makes ELR\_EL1 become UNKNOWN.

This field resets to an architecturally UNKNOWN value.

## When Morello is not implemented:



## Bits [63:0]

Return address.

An exception return from EL1 using AArch64 makes ELR\_EL1 become UNKNOWN.

This field resets to an architecturally UNKNOWN value.

# Accessing the ELR\_EL1

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic ELR\_EL1 or ELR\_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

# Read using name ELR\_EL1

The assembler syntax is:

MRS <Xt>, ELR\_EL1

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b001

# Accessibility:

```
1    if PSTATE.EL == EL0 then
2         UNDEFINED;
3    elsif PSTATE.EL == EL1 then
4         return ELR_EL1<63:0>;
6    elsif PSTATE.EL == EL2 then
6         if HCR_EL2.E2H == '1' then
7             return ELR_EL2<63:0>;
8         else
9             return ELR_EL1<63:0>;
10    elsif PSTATE.EL == EL3 then
11    return ELR_EL1<63:0>;
```

# Write using name ELR\_EL1

The assembler syntax is:

```
MSR ELR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b001

## Accessibility:

```
1  if PSTATE.EL == ELO then
2     UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4     ELR_EL1 = ZeroExtend(X[t]);
5  elsif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '1' then
7           ELR_EL2 = ZeroExtend(X[t]);
8     else
9     ELR_EL1 = ZeroExtend(X[t]);
10  elsif PSTATE.EL == EL3 then
11     ELR_EL1 = ZeroExtend(X[t]);
```

# Read using name ELR\_EL12

The assembler syntax is:

```
MRS <Xt>, ELR_EL12
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b101	0b0100	0b0000	0b001

```
if PSTATE.EL == ELO then
         UNDEFINED;
3
    elsif PSTATE.EL == EL1 then
         UNDEFINED;
    elsif PSTATE.EL == EL2 then
   if HCR_EL2.E2H == '1' then
6
             return ELR_EL1<63:0>;
         else
             UNDEFINED;
    elsif PSTATE.EL == EL3 then
       if ELZEnabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
   return ELR_EL1<63:0>;
11
12
13
         else
             UNDEFINED;
14
```

# Write using name ELR\_EL12

The assembler syntax is:

```
MSR ELR_EL12, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0100	0b0000	0b001

#### Accessibility:

```
if PSTATE.EL == ELO then
          UNDEFINED;
    elsif PSTATE.EL == EL1 then
          UNDEFINED;
    elsif PSTATE.EL == EL2 then
   if HCR_EL2.E2H == '1' then
              ELR_EL1 = ZeroExtend(X[t]);
8
          else
    UNDEFINED;
elsif PSTATE.EL == EL3 then
  if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
10
11
12
              ELR_EL1 = ZeroExtend(X[t]);
13
14
               UNDEFINED;
```

# Read using name CELR\_EL1

The assembler syntax is:

```
MRS <Ct>, CELR_EL1
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b001

```
1 if PSTATE.EL == ELO then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4     if CPACR_EL1.CEN == 'x0' then
```

```
AArch64.SvstemAccessTrap(EL1, 0x29);
6
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
             AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
             AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
10
            AArch64.SystemAccessTrap(EL3, 0x29);
11
12
        else
             return ELR_EL1;
    elsif PSTATE.EL == EL2 then
15
        if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
16
17
             AArch64.SystemAccessTrap(EL2, 0x29);
18
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
19
20
             AArch64.SystemAccessTrap(EL3, 0x29);
21
        elsif HCR_EL2.E2H == '1' then
22
            return ELR_EL2;
23
        else
24
            return ELR_EL1;
    elsif PSTATE.EL == EL3 then
if CPTR_EL3.EC == '0' then
25
27
28
             AArch64.SystemAccessTrap(EL3, 0x29);
        else
29
             return ELR EL1:
```

#### Write using name CELR\_EL1

The assembler syntax is:

MSR CELR\_EL1, <Ct>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b001

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
         if CPACR_EL1.CEN == 'x0' then
        AArch64.SystemAccessTrap(EL1, 0x29);
elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
5
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
             AArch64.SystemAccessTrap(EL2, 0x29);
10
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11
             AArch64.SystemAccessTrap(EL3, 0x29);
12
         else
13
             ELR EL1 = C[t];
    elsif PSTATE.EL == EL2 then
15
        if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
16
             AArch64.SystemAccessTrap(EL2, 0x29);
17
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
    AArch64.SystemAccessTrap(EL2, 0x29);
18
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
19
20
             AArch64.SystemAccessTrap(EL3, 0x29);
21
         elsif HCR_EL2.E2H == '1' then
22
             ELR\_EL2 = C[t];
23
         else
24
             ELR\_EL1 = C[t];
    elsif PSTATE.EL == EL3 then
if CPTR_EL3.EC == '0' then
25
26
27
             AArch64.SystemAccessTrap(EL3, 0x29);
28
             ELR EL1 = C[t];
```

# Read using name CELR\_EL12

The assembler syntax is:

```
MRS <Ct>, CELR_EL12
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0100	0b0000	0b001

# Accessibility:

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
         UNDEFINED;
    elsif PSTATE.EL == EL2 then
        if HCR_EL2.E2H == '1' then
if HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
          AArch64.SystemAccessTrap(EL2, 0x29);
8
             elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
10
                 AArch64.SystemAccessTrap(EL3, 0x29);
11
12
                  return ELR_EL1;
13
         else
             UNDEFINED;
14
15
    elsif PSTATE.EL == EL3 then
16
        if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
17
             if CPTR_EL3.EC == '0' then
18
                  AArch64.SystemAccessTrap(EL3, 0x29);
19
             else
20
                  return ELR_EL1;
21
             UNDEFINED;
```

# Write using name CELR\_EL12

The assembler syntax is:

```
MSR CELR_EL12, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0100	0ь0000	0b001

# Chapter 3. Register definitions

# 3.2. Alphabetical list of registers

# 3.2.23 ELR\_EL2, Exception Link Register (EL2)

The ELR\_EL2 characteristics are:

# **Purpose**

When taking an exception to EL2, holds the address to return to.

#### **Attributes**

ELR\_EL2 is a 129-bit register.

# Configuration


This register has no effect if EL2 is not enabled in the current Security state.

AArch64 System register ELR\_EL2[31:0] is architecturally mapped to AArch32 System register ELR\_hyp[31:0].

# **Field descriptions**

The ELR\_EL2 bit assignments are:

When Morello is implemented and Capability access at EL2 is not trapped:




# Bits [128:0]

Return address.

An exception return from EL2 using AArch64 makes ELR\_EL2 become UNKNOWN.

This field resets to an architecturally UNKNOWN value.

#### When Morello is implemented and Capability access at EL2 is trapped:



#### Bits [128:64]

Reserved, RESO.


#### Bits [63:0]

Return address.

An exception return from EL2 using AArch64 makes ELR\_EL2 become UNKNOWN.

This field resets to an architecturally UNKNOWN value.

# When Morello is not implemented:



#### Bits [63:0]

Return address.

An exception return from EL2 using AArch64 makes ELR\_EL2 become UNKNOWN.

When EL2 is in AArch32 Execution state and an exception is taken from EL0, EL1, or EL2 to EL3 and AArch64 execution, the upper 32-bits of ELR\_EL2 are either set to 0 or hold the same value that they did before AArch32 execution. Which option is adopted is determined by an implementation, and might vary dynamically within an implementation. Correspondingly software must regard the value as being an UNKNOWN choice between the two values.

This field resets to an architecturally UNKNOWN value.

# Accessing the ELR\_EL2

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic ELR\_EL2 or ELR\_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

# Read using name ELR\_EL2

The assembler syntax is:

MRS <Xt>, ELR\_EL2

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b001

# Accessibility:

```
1  if PSTATE.EL == EL0 then
2    UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4    UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6    return ELR_EL2<63:0>;
7  elsif PSTATE.EL == EL3 then
8    return ELR_EL2<63:0>;
```

# Write using name ELR\_EL2

The assembler syntax is:

```
MSR ELR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0ь0000	0b001

## Accessibility:

```
if PSTATE.EL == ELO then
    UNDEFINED;

elsif PSTATE.EL == EL1 then
    UNDEFINED;

elsif PSTATE.EL == EL2 then

ELR_EL2 = ZeroExtend(X[t]);

elsif PSTATE.EL == EL3 then

ELR_EL2 = ZeroExtend(X[t]);
```

# Read using name ELR\_EL1

The assembler syntax is:

```
MRS <Xt>, ELR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b001

```
1 if PSTATE.EL == ELO then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
```

```
4    return ELR_EL1<63:0>;
5    elsif PSTATE.EL == EL2 then
6         if HCR_EL2.E2H == '1' then
7             return ELR_EL2<63:0>;
8         else
9             return ELR_EL1<63:0>;
10    elsif PSTATE.EL == EL3 then
11         return ELR_EL1<63:0>;
```

# Write using name ELR\_EL1

The assembler syntax is:

```
MSR ELR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b001

# Accessibility:

```
1  if PSTATE.EL == ELO then
2     UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4     ELR_EL1 = ZeroExtend(X[t]);
5  elsif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '1' then
7           ELR_EL2 = ZeroExtend(X[t]);
8     else
9     ELR_EL1 = ZeroExtend(X[t]);
10  elsif PSTATE.EL == EL3 then
ELR_EL1 = ZeroExtend(X[t]);
```

#### Read using name CELR\_EL2

The assembler syntax is:

```
MRS <Ct>, CELR_EL2
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b001

```
if PSTATE.EL == EL0 then
UNDEFINED;
elsif PSTATE.EL == EL1 then

UNDEFINED;

elsif PSTATE.EL == EL2 then

if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then

AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then

AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then

AArch64.SystemAccessTrap(EL3, 0x29);
else
return ELR_EL2;
```

# Write using name CELR\_EL2

The assembler syntax is:

```
MSR CELR_EL2, <Ct>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b001

# Accessibility:

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
         UNDEFINED;
    elsif PSTATE.EL == EL2 then
         if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
6
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
             AArch64.SystemAccessTrap(EL2, 0x29);
10
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11
             AArch64.SystemAccessTrap(EL3, 0x29);
12
         else
             ELR_EL2 = C[t];
13
    elsif PSTATE.EL == EL3 then
if CPTR_EL3.EC == '0' then
14
15
16
             AArch64.SystemAccessTrap(EL3, 0x29);
17
         else
18
             ELR\_EL2 = C[t];
```

# Read using name CELR\_EL1

The assembler syntax is:

```
MRS <Ct>, CELR_EL1
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0ь0000	0b001

```
1  if PSTATE.EL == EL0 then
2   UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4   if CPACR_EL1.CEN == 'x0' then
5    AArch64.SystemAccessTrap(EL1, 0x29);
6   elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
7    AArch64.SystemAccessTrap(EL2, 0x29);
8   elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9   AArch64.SystemAccessTrap(EL2, 0x29);
```

```
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11
               AArch64.SystemAccessTrap(EL3, 0x29);
12
13
               return ELR_EL1;
    elsif PSTATE.EL == EL2 then
if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
14
15
          AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
   AArch64.SystemAccessTrap(EL2, 0x29);
16
17
18
19
          elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
20
              AArch64.SystemAccessTrap(EL3, 0x29);
21
22
          elsif HCR_EL2.E2H == '1' then
          return ELR_EL2;
else
23
24
              return ELR_EL1;
     elsif PSTATE.EL == EL3 then
if CPTR_EL3.EC == '0' then
25
26
27
              AArch64.SystemAccessTrap(EL3, 0x29);
28
              return ELR_EL1;
```

## Write using name CELR\_EL1

The assembler syntax is:

MSR CELR\_EL1, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0ь0000	0b001

```
if PSTATE.EL == ELO then
         UNDEFINED;
3
    elsif PSTATE.EL == EL1 then
        if CPACR_EL1.CEN == 'x0' then
             AArch64.SystemAccessTrap(EL1, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
 6
             AArch64.SystemAccessTrap(EL2, 0x29);
 8
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9
             AArch64.SystemAccessTrap(EL2, 0x29);
10
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11
            AArch64.SystemAccessTrap(EL3, 0x29);
12
         else
13
             ELR\_EL1 = C[t];
    elsif PSTATE.EL == EL2 then
   if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
14
15
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
16
17
             AArch64.SystemAccessTrap(EL2, 0x29);
18
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
20
             AArch64.SystemAccessTrap(EL3, 0x29);
21
         elsif HCR_EL2.E2H == '1' then
22
23
             ELR\_EL2 = C[t];
         else
24
             ELR_EL1 = C[t];
    elsif PSTATE.EL == EL3 then
if CPTR_EL3.EC == '0' then
25
26
27
             AArch64.SystemAccessTrap(EL3, 0x29);
28
         else
             ELR\_EL1 = C[t];
```

# 3.2.24 ELR\_EL3, Exception Link Register (EL3)

The ELR\_EL3 characteristics are:

# **Purpose**

When taking an exception to EL3, holds the address to return to.

#### **Attributes**

ELR\_EL3 is a 129-bit register.


# Configuration

This register is present only when HaveEL(EL3). Otherwise, direct accesses to ELR\_EL3 are UNDEFINED.

# **Field descriptions**

The ELR\_EL3 bit assignments are:

When Morello is implemented and Capability access at EL3 is not trapped:




# Bits [128:0]

Return address.

An exception return from EL3 using AArch64 makes ELR\_EL3 become  ${\tt UNKNOWN}.$ 

This field resets to an architecturally UNKNOWN value.

# When Morello is implemented and Capability access at EL3 is trapped:



# Bits [128:64]

Reserved, RESO.


# Bits [63:0]

Return address.

An exception return from EL3 using AArch64 makes ELR\_EL3 become UNKNOWN.

This field resets to an architecturally UNKNOWN value.

# When Morello is not implemented:



# Bits [63:0]

Return address.

An exception return from EL3 using AArch64 makes ELR\_EL3 become UNKNOWN.

This field resets to an architecturally UNKNOWN value.

# Accessing the ELR\_EL3

# Read using name ELR\_EL3

The assembler syntax is:

MRS <Xt>, ELR\_EL3

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0000	0b001

### Accessibility:

```
1  if PSTATE.EL == EL0 then
2    UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4    UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6    UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8    return ELR_EL3<63:0>;
```

# Write using name ELR\_EL3

The assembler syntax is:

```
MSR ELR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0000	0b001

# Accessibility:

```
1  if PSTATE.EL == EL0 then
2    UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4    UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6    UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8    ELR_EL3 = ZeroExtend(X[t]);
```

# Read using name CELR\_EL3

The assembler syntax is:

```
MRS <Ct>, CELR_EL3
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0000	0b001

```
1  if PSTATE.EL == EL0 then
2     UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6     UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8     if CPTR_EL3.EC == '0' then
9          AArch64.SystemAccessTrap(EL3, 0x29);
10     else
11     return ELR_EL3;
```

# Write using name CELR\_EL3

The assembler syntax is:

```
MSR CELR_EL3, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0000	0b001

```
1  if PSTATE.EL == EL0 then
2     UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6     UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8     if CPTR_EL3.EC == '0' then
9          AArch64.SystemAccessTrap(EL3, 0x29);
10     else
11     ELR_EL3 = C[t];
```

# 3.2.25 ESR\_EL1, Exception Syndrome Register (EL1)

The ESR\_EL1 characteristics are:

#### **Purpose**

Holds syndrome information for an exception taken to EL1.

#### **Attributes**

ESR\_EL1 is a 64-bit register.

# Configuration

AArch64 System register ESR\_EL1[31:0] is architecturally mapped to AArch32 System register DFSR[31:0].

# **Field descriptions**

The ESR EL1 bit assignments are:

Ľ	53				32
				RES0	
	31 2	5 <sub>1</sub> 25	<sub> </sub> 24		0 ,
	EC	IL		ISS	

ESR\_EL1 is made UNKNOWN as a result of an exception return from EL1.

When an UNPREDICTABLE instruction is treated as UNDEFINED, and the exception is taken to EL1, the value of ESR\_EL1 is UNKNOWN. The value written to ESR\_EL1 must be consistent with a value that could be created as a result of an exception from the same Exception level that generated the exception as a result of a situation that is not UNPREDICTABLE at that Exception level, in order to avoid the possibility of a privilege violation.

# Bits [63:32]

Reserved, RESO.

# EC, bits [31:26]

Exception Class. Indicates the reason for the exception that this register holds information about.

For each EC value, the table references a subsection that gives information about:

- The cause of the exception, for example the configuration required to enable the trap.
- The encoding of the associated ISS.

Possible values of the EC field are:

Value	Meaning	Link	Applies
0ь000000	Unknown reason.	ISS - exceptions with an unknown reason	
0b000001	Trapped WFI or WFE instruction execution.  Conditional WFE and WFI instructions that fail their condition code check do not cause an exception.	ISS - an exception from a WFI or WFE instruction	
0b000011	Trapped MCR or MRC access with (coproc==0b1111) that is not reported using EC 0b000000.	ISS - an exception from an MCR or MRC access	

Value	Meaning	Link	Applies
0b000100	Trapped MCRR or MRRC access with (coproc==0b1111) that is not reported using EC 0b0000000.	ISS - an exception from an MCRR or MRRC access	
0b000101	Trapped MCR or MRC access with (coproc==0b1110).	ISS - an exception from an MCR or MRC access	
0b000110	<ul> <li>Trapped LDC or STC access.</li> <li>The only architected uses of these instruction are:</li> <li>An STC to write data to memory from DBGDTRRXint.</li> <li>An LDC to read data from memory to DBGDTRTXint.</li> </ul>	ISS - an exception from an LDC or STC instruction	
0b000111	Access to SVE, Advanced SIMD, or floating-point functionality trapped by CPACR_EL1.FPEN, CPTR_EL2.FPEN, CPTR_EL2.TFP, or CPTR_EL3.TFP control.  Excludes exceptions resulting from CPACR_EL1 when the value of HCR_EL2.TGE is 1, or because SVE or Advanced SIMD and floating-point are not implemented. These are reported with EC value 0b000000 as described in 'EC encodings when routing exceptions to EL2' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D1.10.4.	ISS - an exception from an access to SVE, Advanced SIMD or floating-point functionality, resulting from CPACR_EL1.FPEN, CPTR_EL2.FPEN or CPTR_ELx.TFP	
0b001100	Trapped MRRC access with (coproc==0b1110).	ISS - an exception from an MCRR or MRRC access	
0b001110	Illegal Execution state.	ISS - an exception from an Illegal Execution state, or a PC or SP alignment fault	
0b010001	SVC instruction execution in AArch32 state. This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TGE is 1.	ISS - an exception from HVC or SVC instruction execution	
0b010101	SVC instruction execution in AArch64 state.	ISS - an exception from HVC or SVC instruction execution	

Value	Meaning	Link	Applies
ОЬО11000	Trapped MSR, MRS or System instruction execution in AArch64 state, that is not reported using EC 0b000000, 0b000001, 0b0000111 or 0b101010. If xARMv8.0-CSV2 is implemented, also Cache Speculation Variant exceptions. If xARMv8.2-EVT is implemented, also traps for EL1 and EL0 Cache controls. This includes all instructions that cause exceptions that are part of the encoding space defined in 'System instruction class encoding overview' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section C5.2.2, except for those exceptions reported using EC values 0b0000000, 0b0000001, or 0b0000111.	ISS - an exception from MSR, MRS, or System instruction execution in AArch64 state	
0ь011001	Access to SVE functionality trapped as a result of CPACR_EL1.ZEN, CPTR_EL2.TZ, or CPTR_EL3.EZ, that is not reported using EC 0b000000.  This EC is defined only if xSVEis implemented.	ISS - an exception from an access to SVE functionality, resulting from CPACR_EL1.ZEN, CPTR_EL2.ZEN, CPTR_EL2.TZ, or CPTR_EL3.EZ	
0ь100000	Instruction Abort from a lower Exception level, that might be using AArch32 or AArch64. Used for MMU faults generated by instruction accesses and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	ISS - an exception from an Instruction Abort	
ОЬ100001	Instruction Abort taken without a change in Exception level. Used for MMU faults generated by instruction accesses and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	ISS - an exception from an Instruction Abort	
0b100010	PC alignment fault exception.	ISS - an exception from an Illegal Execution state, or a PC or SP alignment fault	

Value	Meaning	Link	Applies
0b100100	Data Abort from a lower Exception level, that might be using AArch32 or AArch64.  Used for MMU faults generated by data accesses, alignment faults other than those caused by Stack Pointer misalignment, and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	ISS - an exception from a Data Abort	
0b100101	Data Abort taken without a change in Exception level. Used for MMU faults generated by data accesses, alignment faults other than those caused by Stack Pointer misalignment, and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	ISS - an exception from a Data Abort	
0b100110	SP alignment fault exception.	ISS - an exception from an Illegal Execution state, or a PC or SP alignment fault	
0b101000	Trapped floating-point exception taken from AArch32 state. This EC value is valid if the implementation supports trapping of floating-point exceptions, otherwise it is reserved. Whether a floating-point implementation supports trapping of floating-point exceptions is IMPLEMENTATION DEFINED.	ISS - an exception from a trapped floating-point exception	
0b101001	Access to the Morello architecture trapped as a result of CPACR_EL1.CEN, CPTR_EL2.CEN, CPTR_EL2.TC, or CPTR_EL3.EC.	ISS - an exception from an access to the Morello architecture	When Morello is implemented
0b101010	Trapped capability MSR or MRS instruction execution. This EC value is valid if Morello architecture is implemented, otherwise it is reserved. Used for trapped accesses to capability System registers via MSR or MRS instructions.	ISS - an exception from capability MSR or MRS instruction execution	When Morello is implemented
0ь101100	Trapped floating-point exception taken from AArch64 state. This EC value is valid if the implementation supports trapping of floating-point exceptions, otherwise it is reserved. Whether a floating-point implementation supports trapping of floating-point exceptions is IMPLEMENTATION DEFINED.	ISS - an exception from a trapped floating-point exception	

Value	Meaning	Link	Applies
0b101111	SError interrupt.	ISS - an SError interrupt	
0b110000	Breakpoint exception from a lower Exception level, that might be using AArch32 or AArch64.	ISS - an exception from a Breakpoint or Vector Catch debug exception	
0b110001	Breakpoint exception taken without a change in Exception level.	ISS - an exception from a Breakpoint or Vector Catch debug exception	
0b110010	Software Step exception from a lower Exception level, that might be using AArch32 or AArch64.	ISS - an exception from a Software Step exception	
0b110011	Software Step exception taken without a change in Exception level.	ISS - an exception from a Software Step exception	
0b110100	Watchpoint exception from a lower Exception level, that might be using AArch32 or AArch64.	ISS - an exception from a Watchpoint exception	
0b110101	Watchpoint exception taken without a change in Exception level.	ISS - an exception from a Watchpoint exception	
0b111000	BKPT instruction execution in AArch32 state.	ISS - an exception from execution of a Breakpoint instruction	
0b111100	BRK instruction execution in AArch64 state. This is reported in ESR_EL3 only if a BRK instruction is executed.	ISS - an exception from execution of a Breakpoint instruction	

All other EC values are reserved by Arm, and:

- Unused values in the range 0b000000 0b101100 (0x00 0x2C) are reserved for future use for synchronous exceptions.
- Unused values in the range 0b101101 0b111111 (0x2D 0x3F) are reserved for future use, and might be used for synchronous or asynchronous exceptions.

The effect of programming this field to a reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in 'Reserved values in System and memory-mapped registers and translation table entries' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section K1.1.11.

This field resets to an architecturally UNKNOWN value.

# IL, bit [25]

Instruction Length for synchronous exceptions. Possible values of this bit are:

Value	Meaning
0b0	16-bit instruction trapped.

Value	Meaning
0b1	<ul> <li>32-bit instruction trapped. This value is also used when the exception is one of the following: <ul> <li>An SError interrupt.</li> <li>An Instruction Abort exception.</li> <li>A PC alignment fault exception.</li> <li>An SP alignment fault exception.</li> <li>A Data Abort exception for which the value of the ISV bit is 0.</li> <li>An Illegal Execution state exception.</li> <li>Any debug exception except for Breakpoint instruction exceptions. For Breakpoint instruction exceptions, this bit has its standard meaning: <ul> <li>0b0: 16-bit T32 BKPT instruction.</li> <li>0b1: 32-bit A32 BKPT instruction or A64 BRK instruction.</li> </ul> </li> <li>An exception reported using EC value 0b000000.</li> </ul></li></ul>

This field resets to an architecturally UNKNOWN value.

### ISS, bits [24:0]

Instruction Specific Syndrome. Architecturally, this field can be defined independently for each defined Exception class. However, in practice, some ISS encodings are used for more than one Exception class.

Typically, an ISS encoding has a number of subfields. When an ISS subfield holds a register number, the value returned in that field is the AArch64 view of the register number.

For an exception taken from AArch32 state, see x'Mapping of the general-purpose registers between the Execution states'.

If the AArch32 register descriptor is 0b1111, then:

- If the instruction that generated the exception was not UNPREDICTABLE, the field takes the value 0b11111.
- If the instruction that generated the exception was UNPREDICTABLE, the field takes an UNKNOWN value that must be either:
  - The AArch64 view of the register number of a register that might have been used at the Exception level from which the exception was taken.
  - The value 0b11111.

When the EC field is 0b000000, indicating an exception with an unknown reason, the ISS field is not valid, RESO.

# exceptions with an unknown reason



# Bits [24:0]

Reserved, RESO.

When an exception is reported using this EC code the IL field is set to 1.

This EC code is used for all exceptions that are not covered by any other EC value. This includes exceptions that are generated in the following situations:

• The attempted execution of an instruction bit pattern that has no allocated instruction or that is not accessible at the current Exception level and Security state, including:

- A read access using a System register pattern that is not allocated for reads or that does not permit reads at the current Exception level and Security state.
- A write access using a System register pattern that is not allocated for writes or that does not permit writes at the current Exception level and Security state.
- Instruction encodings that are unallocated.
- Instruction encodings for instructions that are not implemented in the implementation.
- In Debug state, the attempted execution of an instruction bit pattern that is not accessible in Debug state.
- In Non-debug state, the attempted execution of an instruction bit pattern that is not accessible in Non-debug
- In AArch32 state, attempted execution of a short vector floating-point instruction.
- In an implementation that does not include Advanced SIMD and floating-point functionality, an attempted access to Advanced SIMD or floating-point functionality under conditions where that access would be permitted if that functionality was present. This includes the attempted execution of an Advanced SIMD or floating-point instruction, and attempted accesses to Advanced SIMD and floating-point System registers.
- An exception generated because of the value of one of the SCTLR\_EL1.{ITD, SED, CP15BEN} control bits.
- Attempted execution of:
  - An HVC instruction when disabled by HCR EL2.HCD or SCR EL3.HCE.
  - An SMC instruction when disabled by SCR EL3.SMD.
  - An HLT instruction when disabled by EDSCR.HDE.
- Attempted execution of an MSR or MRS instruction to access SP EL0 when the value of SPSel.SP is 0.
- Attempted execution, in Debug state, of:
  - A DCPS1 instruction when the value of HCR\_EL2.TGE is 1 and EL2 is disabled or not implemented in the current Security state.
  - A DCPS2 instruction from EL1 or EL0 when EL2 is disabled or not implemented in the current Security
  - A DCPS3 instruction when the value of EDSCR.SDD is 1, or when EL3 is not implemented.
- When EL3 is using AArch64, attempted execution from Secure EL1 of an SRS instruction using R13\_mon. See x'Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32'.
- In Debug state when the value of EDSCR.SDD is 1, the attempted execution at EL2, EL1, or EL0 of an instruction that is configured to trap to EL3.
- In AArch32 state, the attempted execution of an MRS (banked register) or an MSR (banked register) instruction to SPSR mon, SP mon, or LR mon.
- An exception that is taken to EL2 because the value of HCR\_EL2.TGE is 1 that, if the value of HCR\_EL2.TGE was 0 would have been reported with an ESR\_ELx.EC value of 0b000111.
- When SVE is not implemented, attempted execution of:
  - An SVE instruction.
  - An MSR or MRS instruction to access ZCR\_EL1, ZCR\_EL2, or ZCR\_EL3.

# an exception from a WFI or WFE instruction

24	<sub>1</sub> 23 20	19	0
CV	COND	RES0	ΤI

### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

#### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

# Bits [19:1]

Reserved, RESO.

## TI, bit [0]

Trapped instruction. Possible values of this bit are:


Value	Meaning	
0b0	WFI trapped.	
0b1	WFE trapped.	

This field resets to an architecturally UNKNOWN value.

The following fields describe configuration settings for generating this exception:

- SCTLR\_EL1.{nTWE, nTWI}.
- HCR\_EL2.{TWE, TWI}.
- SCR\_EL3.{TWE, TWI}.

#### an exception from an MCR or MRC access



#### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0d0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

#### Opc2, bits [19:17]

The Opc2 value from the issued instruction.

For a trapped VMRS access, holds the value 0b000.

This field resets to an architecturally UNKNOWN value.

## Opc1, bits [16:14]

The Opc1 value from the issued instruction.

For a trapped VMRS access, holds the value 0b111.

This field resets to an architecturally UNKNOWN value.

# **CRn**, bits [13:10]

The CRn value from the issued instruction.

For a trapped VMRS access, holds the reg field from the VMRS instruction encoding.

This field resets to an architecturally UNKNOWN value.

#### Rt, bits [9:5]

The Rt value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

#### CRm, bits [4:1]

The CRm value from the issued instruction.

For a trapped VMRS access, holds the value 0b0000.

This field resets to an architecturally UNKNOWN value.

#### Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write to System register space. MCR instruction.
0b1	Read from System register space. MRC or VMRS instruction.

This field resets to an architecturally UNKNOWN value.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000011:

- CNTKCTL\_EL1.{EL0PTEN, EL0VTEN, EL0PCTEN, EL0VCTEN}, for accesses to the Generic Timer Registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- PMUSERENR\_EL0.{ER, CR, SW, EN}, for accesses to Performance Monitor registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- AMUSERENR\_EL0.EN, for accesses to Activity Monitors registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers from EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.TTLB, for execution of TLB maintenance instructions at EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.{TSW, TPC, TPU} for execution of cache maintenance instructions at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.TACR, for accesses to the Auxiliary Control Register at EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.TIDCP, for accesses to lockdown, DMA, and TCM operations at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.{TID1, TID2, TID3}, for accesses to ID registers at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL2.TCPAC, for accesses to CPACR\_EL1 or CPACR using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HSTR\_EL2.T<n>, for accesses to System registers using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CNTHCTL\_EL2.EL1PCEN, for accesses to the Generic Timer registers from EL0 and EL1 using AArch32

state, MCR or MRC access (coproc == 0b1111) trapped to EL2.

- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL2.TAM, for accesses to Activity Monitors registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL3.TCPAC, for accesses to CPACR from EL1 and EL2, and accesses to HCPTR from EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- MDCR\_EL3.TPM, for accesses to Performance Monitor registers from EL0, EL1 and EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- CPTR\_EL3.TAM, for accesses to Activity Monitors registers from EL0, EL1 and EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- For information on other traps using EC value 0b000011, see x 'Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32'.
- If xARMv8.6-FGT is implemented, MCR or MRC access to some registers at EL0, trapped to EL2. [endif]


The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000101:

- CPACR EL1.TTA for accesses to trace registers, MCR or MRC access (coproc == 0b1110) trapped to EL1 or EL2.
- MDSCR EL1.TDCC, for accesses to the Debug Communications Channel (DCC) registers at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL1 or EL2.
- HCR\_EL2.TID0, for accesses to the JIDR register in the ID group 0 at EL0 and EL1 using AArch32, MRC access (coproc == 0b1110) trapped to EL2.
- CPTR EL2.TTA, for accesses to trace registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- MDCR\_EL2.TDRA, for accesses to Debug ROM registers DBGDRAR and AArch-DBGDSAR using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- MDCR\_EL2.TDOSA, for accesses to powerdown debug registers, using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- MDCR\_EL2.TDA, for accesses to other debug registers, using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- CPTR\_EL3.TTA, for accesses to trace registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.
- MDCR\_EL3.TDOSA, for accesses to powerdown debug registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.
- MDCR\_EL3.TDA, for accesses to other debug registers, using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b001000:

- HCR\_EL2.TID0, for accesses to the FPSID register in ID group 0 at EL1 using AArch32 state, VMRS access trapped to EL2.
- HCR EL2.TID3, for accesses to registers in ID group 3 including MVFR0, MVFR1 and MVFR2, VMRS access trapped to EL2.

# an exception from an MCRR or MRRC access



#### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

#### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

# Opc1, bits [19:16]

The Opc1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

#### Bit [15]

Reserved, RESO.

#### Rt2, bits [14:10]

The Rt2 value from the issued instruction, the second general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

# Rt, bits [9:5]

The Rt value from the issued instruction, the first general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

#### CRm, bits [4:1]

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

#### Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write to System register space. MCRR instruction.
0b1	Read from System register space. MRRC instruction.

This field resets to an architecturally UNKNOWN value.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000100:


- CNTKCTL\_EL1.{EL0PTEN, EL0VTEN, EL0PCTEN, EL0VCTEN}, for accesses to the Generic Timer Registers from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- PMUSERENR\_EL0.{CR, EN}, for accesses to Performance Monitor registers from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- AMUSERENR\_EL0.{EN}, for accesses to Activity Monitors registers AMEVCNTR0<n> and AMEVCNTR1<n> from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers from EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- HSTR\_EL2.T<n>, for accesses to System registers using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- CNTHCTL\_EL2.{EL1PCEN, EL1PCTEN}, for accesses to the Generic Timer registers from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL2.TAM, for accesses to Activity Monitors registers registers AMEVCNTR0<n> and AMEVCNTR1<n> from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- MDCR\_EL3.TPM, for accesses to Performance Monitor registers from EL0, EL1 and EL2 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL3.
- CPTR\_EL3.TAM, for accesses to Activity Monitors registers from EL0, EL1 and EL2 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL3.

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b001100:

- CPACR\_EL1.TTA for accesses to trace registers using MCR or MRC instructions, MCRR or MRRC access (coproc == 0b1110) trapped to EL1 or EL2.
- MDSCR\_EL1.TDCC, for accesses to the Debug Communications Channel (DCC) registers DBGDSAR and DBGDRAR at EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1110) trapped to EL1 or EL2.

- CPTR\_EL2.TTA, for accesses to trace registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL2.
- MDCR\_EL2.TDRA, for accesses to Debug ROM registers DBGDRAR and AArch-DBGDSAR using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL2.
- CPTR\_EL3.TTA, for accesses to trace registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.
- MDCR\_EL3.TDOSA, for traps to powerdown debug registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.
- MDCR\_EL3.TDA, for accesses to other debug registers, using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.

#### an exception from an LDC or STC instruction



# CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

## COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is

set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

## imm8, bits [19:12]

The immediate value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

### Bits [11:10]

Reserved, RESO.

#### Rn, bits [9:5]

The Rn value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field is valid only when AM[2] is 0, indicating an immediate form of the LDC or STC instruction. When AM[2] is 1, indicating a literal form of the LDC or STC instruction, this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

# Offset, bit [4]

Indicates whether the offset is added or subtracted:

Value	Meaning
0b0	Subtract offset.
0b1	Add offset.

This bit corresponds to the U bit in the instruction encoding.

This field resets to an architecturally UNKNOWN value.

## AM, bits [3:1]

Addressing mode. The permitted values of this field are:

Value	Meaning
00000	Immediate unindexed.
0b001	Immediate post-indexed.
0b010	Immediate offset.
0b011	Immediate pre-indexed.
0b100	For a trapped STC instruction or a trapped T32 LDC instruction this encoding is reserved.
0b110	For a trapped STC instruction, this encoding is reserved.

The values 0b101 and 0b111 are reserved. The effect of programming this field to a reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in x 'Reserved values in System and memory-mapped registers and translation table entries'.

Bit [2] in this subfield indicates the instruction form, immediate or literal.

Bits [1:0] in this subfield correspond to the bits {P, W} in the instruction encoding.

This field resets to an architecturally UNKNOWN value.

#### Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write to memory. STC instruction.
0b1	Read from memory. LDC instruction.

This field resets to an architecturally UNKNOWN value.

The following fields describe the configuration settings for the traps that are reported using EC value 0b000110:

- MDSCR\_EL1.TDCC, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint trapped to EL1 or EL2.
- MDCR\_EL2.TDA, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint MCR or MRC access trapped to EL2.
- MDCR\_EL3.TDA, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint MCR or MRC access trapped to EL3.

an exception from an access to SVE, Advanced SIMD or floating-point functionality, resulting from CPACR\_EL1.FPEN, CPTR\_EL2.FPEN or CPTR\_ELx.TFP

1	24	23 2	0 <sub> </sub> 19	0 1
	C۷	COND	RES0	

The accesses covered by this trap include:

- Execution of SVE or Advanced SIMD and floating-point instructions.
- Accesses to the Advanced SIMD and floating-point System registers.

For an implementation that does not include either SVE or support for floating-point and Advanced SIMD, the exception is reported using the EC value 0b0000000.

# CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

#### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to
    determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional
  instruction only if the instruction passes its condition code check, these definitions mean that when CV is
  set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any
  condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

#### Bits [19:0]

Reserved, RESO.

The following sections describe the configuration settings for the traps that are reported using EC value 0b000111:

- CPACR\_EL1.FPEN, for accesses to SIMD and floating-point registers trapped to EL1.
- CPTR\_EL2.TFP, for accesses to SIMD and floating-point registers trapped to EL2.
- CPTR\_EL2.TFP, for accesses to SIMD and floating-point registers trapped to EL3.

an exception from an access to SVE functionality, resulting from CPACR\_EL1.ZEN, CPTR\_EL2.ZEN, CPTR\_EL2.TZ, or CPTR\_EL3.EZ



#### Bits [24:0]

# When SVE is implemented:

Reserved, RESO.

# Otherwise:

RESO

The accesses covered by this trap include:

- Execution of SVE instructions.
- Accesses to the SVE system registers, ZCR\_ELx and ID\_AA64ZFR0\_EL1.

For an implementation that does not include SVE, the exception is reported using the EC value 0b0000000.

#### an exception from an Illegal Execution state, or a PC or SP alignment fault



#### Bits [24:0]

Reserved, RESO.

There are no configuration settings for generating Illegal Execution state exceptions and PC alignment fault exceptions. For more information about these exceptions see x'The Illegal Execution state exception' and x'PC alignment checking'.

x'SP alignment checking' describes the configuration settings for generating SP alignment fault exceptions.

#### an exception from HVC or SVC instruction execution



#### Bits [24:16]

Reserved, RESO.

#### imm16, bits [15:0]

The value of the immediate field from the HVC or SVC instruction.

For an HVC instruction, and for an A64 SVC instruction, this is the value of the imm16 field of the issued instruction.

For an A32 or T32 SVC instruction:

- If the instruction is unconditional, then:
  - For the T32 instruction, this field is zero-extended from the imm8 field of the instruction.
  - For the A32 instruction, this field is the bottom 16 bits of the imm24 field of the instruction.
- If the instruction is conditional, this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

In AArch32 state, the HVC instruction is unconditional, and a conditional SVC instruction generates an exception only if it passes its condition code check. Therefore, the syndrome information for these exceptions does not require conditionality information.

For T32 and A32 instructions, see x'SVC' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x'HVC' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

For A64 instructions, see x'SVC' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x'HVC' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

# an exception from SMC instruction execution in AArch32 state



For an SMC instruction that completes normally and generates an exception that is taken to EL3, the ISS encoding is RESO.

For an SMC instruction that is trapped to EL2 from EL1 because HCR\_EL2.TSC is 1, the ISS encoding is as shown in the diagram.

#### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field is only valid if CCKNOWNPASS is 1, otherwise it is RESO.

This field resets to an architecturally UNKNOWN value.

#### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field is only valid if CCKNOWNPASS is 1, otherwise it is RESO.

This field resets to an architecturally UNKNOWN value.

# CCKNOWNPASS, bit [19]

Indicates whether the instruction might have failed its condition code check.

Value	Meaning
0b0	The instruction was unconditional, or was conditional and passed its condition code check.
0b1	The instruction was conditional, and might have failed its condition code check.

In an implementation in which an SMC instruction that fails it code check is not trapped, this field can always return the value 0.

This field resets to an architecturally UNKNOWN value.

## Bits [18:0]

Reserved, RESO.

HCR\_EL2.TSC describes the configuration settings for trapping SMC instructions to EL2.

x'System calls' describes the case where these exceptions are trapped to EL3.

# an exception from SMC instruction execution in AArch64 state



# Bits [24:16]

Reserved, RESO.

#### imm16, bits [15:0]

The value of the immediate field from the issued SMC instruction.

This field resets to an architecturally UNKNOWN value.


The value of ISS[24:0] described here is used both:

- When an SMC instruction is trapped from EL1 modes.
- When an SMC instruction is not trapped, so completes normally and generates an exception that is taken to EL3.

HCR\_EL2.TSC describes the configuration settings for trapping SMC from EL1 modes.

x'System calls' describes the case where these exceptions are trapped to EL3.

# an exception from MSR, MRS, or System instruction execution in AArch64 state



# Bits [24:22]

Reserved, RESO.

# Op0, bits [21:20]

The Op0 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

### Op2, bits [19:17]

The Op2 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

## Op1, bits [16:14]

The Op1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

# CRn, bits [13:10]

The CRn value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

#### Rt, bits [9:5]

The Rt value from the issued instruction, the general-purpose register used for the transfer.

This field resets to an architecturally UNKNOWN value.

#### CRm, bits [4:1]

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

### Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning	
0b0	Write access, including MSR instructions.	
0b1	Read access, including MRS instructions.	

This field resets to an architecturally UNKNOWN value.

For exceptions caused by System instructions, see x'System instructions' subsection of 'Branches, exception generating and System instructions' for the encoding values returned by an instruction.

The following fields describe configuration settings for generating the exception that is reported using EC value 0b011000:

- SCTLR\_EL1.UCI, for execution of cache maintenance instructions using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.UCT, for accesses to CTR\_EL0 using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.DZE, for execution of DC ZVA instructions using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.UMA, for accesses to the PSTATE interrupt masks using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- CPACR\_EL1.TTA, for accesses to the trace registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- MDSCR\_EL1.TDCC, for accesses to the Debug Communications Channel (DCC) registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- CNTKCTL\_EL1.{EL0PTEN, EL0VTEN, EL0PCTEN, EL0VCTEN} accesses to the Generic Timer registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- PMUSERENR\_EL0.{ER, CR, SW, EN}, for accesses to the Performance Monitor registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- AMUSERENR\_EL0.EN, for accesses to Activity Monitors registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TDZ, for execution of DC ZVA instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TTLB, for execution of TLB maintenance instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{TSW, TPC, TPU}, for execution of cache maintenance instructions using AArch64 state, MSR or MRS access trapped to EL2.

- HCR\_EL2.TACR, for accesses to the Auxiliary Control Register, ACTLR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TIDCP, for accesses to lockdown, DMA, and TCM operations using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{TID1, TID2, TID3}, for accesses to ID group 1, ID group 2 or ID group 3 registers, using AArch64 state, MSR or MRS access trapped to EL2.
- CPTR\_EL2.TCPAC, for accesses to CPACR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- CPTR\_EL2.TTA, for accesses to the trace registers, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TTRF, for accesses to the trace filter register, TRFCR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDRA, for accesses to Debug ROM registers, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDOSA, for accesses to powerdown debug registers using AArch64 state, MSR or MRS access trapped to EL2.
- CNTHCTL\_EL2.{EL1PCEN, EL1PCTEN}, for accesses to the Generic Timer registers using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDA, for accesses to debug registers using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers, using AArch64 state, MSR or MRS access trapped to EL2.
- CPTR\_EL2.TAM, for accesses to Activity Monitors registers, using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.APK, for accesses to Pointer authentication key registers. using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{NV, NV1}, for Nested virtualization register access, using AArch64 state, MSR or MRS access, trapped to EL2.
- HCR\_EL2.AT, for execution of AT S1E\* instructions, using AArch64 state, MSR or MRS access, trapped to EL2.
- HCR\_EL2.{TERR, FIEN}, for accesses to RAS registers, using AArch64 state, MSR or MRS access, trapped to EL2.
- SCR\_EL3.APK, for accesses to Pointer authentication key registers, using AArch64 state, MSR or MRS access trapped to EL3.
- SCR\_EL3.ST, for accesses to the Counter-timer Physical Secure timer registers, using AArch64 state, MSR or MRS access trapped to EL3.
- SCR\_EL3.{TERR, FIEN}, for accesses to RAS registers, using AArch64 state, MSR or MRS access trapped to EL3.
- CPTR\_EL3.TCPAC, for accesses to CPTR\_EL2 and CPACR\_EL1 using AArch64 state, MSR or MRS access trapped to EL3.
- CPTR\_EL3.TTA, for accesses to the trace registers, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TTRF, for accesses to the filter trace control registers, TRFCR\_EL1 and TRFCR\_EL2, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TDA, for accesses to debug registers, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TDOSA, for accesses to powerdown debug registers, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TPM, for accesses to Performance Monitor registers, using AArch64 state, MSR or MRS access trapped to EL3.
- CPTR\_EL3.TAM, for accesses to Activity Monitors registers, using AArch64 state, MSR or MRS access, trapped to EL3.
- If xARMv8.2-EVT is implemented, HCR\_EL2.{TTLBOS, TTLBIS, TICAB, TOCU, TID4} and HCR2.{TTLBIS, TICAB, TOCU, TID4} control traps for EL1 and EL0 Cache controls that use this EC value.

#### an IMPLEMENTATION DEFINED exception to EL3



#### IMPLEMENTATION DEFINED, bits [24:0] IMPLEMENTATION DEFINED

#### an exception from an Instruction Abort



## Bits [24:13]

Reserved, RESO.

## **SET, bits [12:11]**

Synchronous Error Type. When the RAS Extension is implemented and IFSC is 0b010000, describes the state of the PE after taking the Instruction Abort exception. The possible values of this field are:

Value	Meaning
0b00	Recoverable error (UER).
0b10	Uncontainable error (UC).
0b11	Restartable error (UEO) or Corrected error (CE).

All other values are reserved.

Software can use this information to determine what recovery might be possible. Taking a synchronous External Abort exception might result in an unrecoverable PE state.

This field is RESO if either:

- The RAS Extension is not implemented.
- The value returned in the IFSC field is not 0b010000.

This field resets to an architecturally UNKNOWN value.

#### FnV, bit [10]

FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.

Value	Meaning
0b0	FAR is valid.
0b1	FAR is not valid, and holds an UNKNOWN value.

This field is only valid if the IFSC code is 0b010000. It is RES0 for all other aborts.

This field resets to an architecturally UNKNOWN value.

# **EA**, bit [9]

External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field resets to an architecturally UNKNOWN value.

## Bit [8]

Reserved, RESO.

# **S1PTW**, bit [7]

For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:

Value	Meaning
0b0	Fault not on a stage 2 translation for a stage 1 translation table walk.
0b1	Fault on the stage 2 translation of an access for a stage 1 translation table walk.

For any abort other than a stage 2 fault this bit is RESO.

This field resets to an architecturally UNKNOWN value.

## Bit [6]

Reserved, RESO.

# **IFSC**, bits [5:0]

Instruction Fault Status Code. Possible values of this field are:

Value	Meaning
0000000	Address size fault, level 0 of translation or translation table base register
0b000001	Address size fault, level 1
06000010	Address size fault, level 2
06000011	Address size fault, level 3
0b000100	Translation fault, level 0
06000101	Translation fault, level 1
06000110	Translation fault, level 2
0b000111	Translation fault, level 3
06001001	Access flag fault, level 1
06001010	Access flag fault, level 2
06001011	Access flag fault, level 3
0b001101	Permission fault, level 1
0b001110	Permission fault, level 2
0b001111	Permission fault, level 3
00010000	Synchronous External abort, not on translation table walk
0b010100	Synchronous External abort, on translation table walk, level 0

Value	Meaning
0b010101	Synchronous External abort, on translation table walk, level 1
0b010110	Synchronous External abort, on translation table walk, level 2
0b010111	Synchronous External abort, on translation table walk, level 3
0b011000	Synchronous parity or ECC error on memory access, not on translation table walk
0b011100	Synchronous parity or ECC error on memory access on translation table walk, level 0
0b011101	Synchronous parity or ECC error on memory access on translation table walk, level 1
0b011110	Synchronous parity or ECC error on memory access on translation table walk, level 2
0b011111	Synchronous parity or ECC error on memory access on translation table walk, level 3
0b101000	Capability tag fault.
0b101001	Capability sealed fault.
0b101010	Capability bound fault.
0b101011	Capability permission fault.
0b110000	TLB conflict abort
0b110001	Unsupported atomic hardware update fault, if the implementation includes xARMv8.1-TTHM. Otherwise reserved.

All other values are reserved.

When the RAS Extension is implemented, 0b011000, 0b011100, 0b011101, 0b011110, and 0b011111, are reserved.

Army8.2 requires the implementation of the RAS Extension.

For more information about the lookup level associated with a fault, see x'The level associated with MMU faults' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.

If the S1PTW bit is set, then the level refers the level of the stage2 translation that is translating a stage 1 translation walk.

This field resets to an architecturally UNKNOWN value.

## an exception from a Data Abort



# **ISV, bit [24]**

Instruction syndrome valid. Indicates whether the syndrome information in ISS[23:14] is valid.

Value	Meaning
0b0	No valid instruction syndrome. ISS[23:14] are RES0.
0b1	ISS[23:14] hold a valid instruction syndrome.

This bit is 0 for all faults reported in ESR\_EL2 except the following stage 2 aborts:

- AArch64 loads and stores of a single general-purpose register (including the register specified with 0b11111, including those with Acquire/Release semantics, but excluding Load Exclusive or Store Exclusive, excluding those with writeback and excluding accesses of a capability.
- AArch32 instructions where the instruction:
  - Is an LDR, LDA, LDRT, LDRSH, LDRSHT, LDRH, LDAH, LDRHT, LDRSB, LDRSBT, LDRB, LDAB, LDRBT, STR, STL, STRT, STRH, STLH, STRHT, STRB, STLB, or STRBT instruction.
  - Is not performing register writeback.
  - Is not using R15 as a source or destination register.

For these cases, ISV is UNKNOWN if the exception was generated in Debug state in memory access mode, and otherwise indicates whether ISS[23:14] hold a valid syndrome.

ISV is 0 for all faults reported in ESR\_EL1 or ESR\_EL3.

When the RAS Extension is implemented, ISV is 0 for any synchronous External abort.

For ISS reporting, a stage 2 abort on a stage 1 translation table walk does not return a valid instruction syndrome, and therefore ISV is 0 for these aborts.

When the RAS Extension is not implemented, the value of ISV on a synchronous External abort on a stage 2 translation table walk is IMPLEMENTATION DEFINED.

This field resets to an architecturally UNKNOWN value.

#### SAS, bits [23:22]

Syndrome Access Size. When ISV is 1, indicates the size of the access attempted by the faulting operation.

Value	Meaning	
0000	Byte	
0b01	Halfword	
0b10	Word	
0b11	Doubleword	

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RESO when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

## **SSE**, bit [21]

Syndrome Sign Extend. When ISV is 1, for a byte, halfword, or word load operation, indicates whether the data item must be sign extended. For these cases, the possible values of this bit are:

Value	Meaning
060	Sign-extension not required.

Value	Meaning
0b1	Data item must be sign-extended.

For all other operations this bit is 0.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RESO when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

#### SRT, bits [20:16]

Syndrome Register transfer. When ISV is 1, the register number of the Rt operand of the faulting instruction. If the exception was taken from an Exception level that is using AArch32 then this is the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RESO when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

#### SF, bit [15]

Width of the register accessed by the instruction is Sixty-Four. When ISV is 1, the possible values of this bit are:

Value	Meaning
0b0	Instruction loads/stores a 32-bit wide register.
0b1	Instruction loads/stores a 64-bit wide register.

This field specifies the register width identified by the instruction, not the Execution state.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RESO when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

# AR, bit [14]

Acquire/Release. When ISV is 1, the possible values of this bit are:

Value	Meaning
0b0	Instruction did not have acquire/release semantics.
0b1	Instruction did have acquire/release semantics.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RESO when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

#### Bit [13]

Reserved, RESO.

#### **SET, bits [12:11]**

Synchronous Error Type. When the RAS Extension is implemented and DFSC is 0b010000, describes the state of the PE after taking the Data Abort exception. The possible values of this field are:

Value	Meaning
0000	Recoverable error (UER).
0b10	Uncontainable error (UC).
0b11	Restartable error (UEO) or Corrected error (CE).

All other values are reserved.

Software can use this information to determine what recovery might be possible. Taking a synchronous External Abort exception might result in an unrecoverable PE state.

This field is RESO if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010000.

This field resets to an architecturally UNKNOWN value.

## FnV, bit [10]

FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.

Value	Meaning
0b0	FAR is valid.
0b1	FAR is not valid, and holds an UNKNOWN value.

This field is valid only if the DFSC code is 0b010000. It is RES0 for all other aborts.

This field resets to an architecturally UNKNOWN value.

# **EA**, bit [9]

External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field resets to an architecturally UNKNOWN value.

#### CM, bit [8]

Cache maintenance. Indicates whether the Data Abort came from a cache maintenance or address translation instruction:

Value	Meaning
0b0	The Data Abort was not generated by the execution of one of the System instructions identified in the description of value 1.

Value	Meaning
0b1	The Data Abort was generated by either the execution of a cache maintenance instruction or by a synchronous fault on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.

This field resets to an architecturally UNKNOWN value.

#### **S1PTW**, bit [7]

For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:

Value	Meaning
0b0	Fault not on a stage 2 translation for a stage 1 translation table walk.
0b1	Fault on the stage 2 translation of an access for a stage 1 translation table walk.

For any abort other than a stage 2 fault this bit is RESO.

This field resets to an architecturally UNKNOWN value.

## WnR, bit [6]

Write not Read. Indicates whether a synchronous abort was caused by an instruction writing to a memory location, or by an instruction reading from a memory location. The possible values of this bit are:

Value	Meaning
0b0	Abort caused by an instruction reading from a memory location.
0b1	Abort caused by an instruction writing to a memory location.

For faults on cache maintenance and address translation instructions, this bit always returns a value of 1.

For faults from an atomic instruction that both reads and writes from a memory location, this bit is set to 0 if a read of the address specified by the instruction would have generated the fault which is being reported, otherwise it is set to 1. The architecture permits, but does not require, a relaxation of this requirement such that for all stage 2 aborts on stage 1 translation table walks for atomic instructions, the WnR bit is always 0.

For Page table LC or SC permission violation faults from an atomic instruction that both reads and writes a valid capability from a memory location, this bit is set to 1 if a write of a valid capability from the memory location would have generated the fault which is being reported, otherwise it is set to 0.

This field is UNKNOWN for:

- An External abort on an Atomic access.
- A fault reported using a DFSC value of 0b110101 or 0b110001, indicating an unsupported Exclusive or atomic access.

This field resets to an architecturally UNKNOWN value.

#### **DFSC**, bits [5:0]

# Data Fault Status Code. Possible values of this field are:

Value	Meaning
0ь000000	Address size fault, level 0 of translation or translation table base register.
0b000001	Address size fault, level 1.
0b000010	Address size fault, level 2.
0b000011	Address size fault, level 3.
0b000100	Translation fault, level 0.
0b000101	Translation fault, level 1.
0b000110	Translation fault, level 2.
0b000111	Translation fault, level 3.
0b001001	Access flag fault, level 1.
0b001010	Access flag fault, level 2.
0b001011	Access flag fault, level 3.
0b001101	Permission fault, level 1.
0b001110	Permission fault, level 2.
0b001111	Permission fault, level 3.
0b010000	Synchronous External abort, not on translation table walk.
0b010001	Synchronous Tag Check fail
0b010100	Synchronous External abort, on translation table walk, level 0.
0b010101	Synchronous External abort, on translation table walk, level 1.
0b010110	Synchronous External abort, on translation table walk, level 2.
0b010111	Synchronous External abort, on translation table walk, level 3.
0b011000	Synchronous parity or ECC error on memory access, not on translation table walk.
0b011100	Synchronous parity or ECC error on memory access on translation table walk, level 0.
0b011101	Synchronous parity or ECC error on memory access on translation table walk, level 1.
0b011110	Synchronous parity or ECC error on memory access on translation table walk, level 2.
0b011111	Synchronous parity or ECC error on memory access on translation table walk, level 3.
0b100001	Alignment fault.
0b101000	Capability tag fault.
0b101001	Capability sealed fault.
0b101010	Capability bound fault.
0b101011	Capability permission fault.
0b101100	Page table LC or SC permission violation fault.

Value	Meaning
0b110000	TLB conflict abort.
0b110001	Unsupported atomic hardware update fault, if the implementation includes xARMv8.1-TTHM. Otherwise reserved.
0b110100	IMPLEMENTATION DEFINED fault (Lockdown).
0b110101	IMPLEMENTATION DEFINED fault (Unsupported Exclusive or Atomic access).
0b110110	Unsupported LDCT or SDCT to Device or Non-cacheable.
0b111101	Section Domain Fault, used only for faults reported in the PAR_EL1.
0b111110	Page Domain Fault, used only for faults reported in the PAR_EL1.

All other values are reserved.

When the RAS Extension is implemented, 0b011000, 0b011100, 0b011110, 0b011110, and 0b011111, are reserved.

For more information about the lookup level associated with a fault, see x'The level associated with MMU faults' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.

If the S1PTW bit is set, then the level refers the level of the stage2 translation that is translating a stage 1 translation walk.

This field resets to an architecturally UNKNOWN value.

## an exception from an access to the Morello architecture




# Bits [24:0]

Reserved, RESO.

In an implementation that supports Morello architecture, from an Exception level using AArch64, the CPACR\_EL1.CEN, CPTR\_EL2.{CEN, DC} and CPTR\_EL3.EC bits control whether Morello instructions and accesses to Morello System registers are trapped.

## an exception from capability MSR or MRS instruction execution



## Bits [24:22]

Reserved, RESO.

# Op0, bits [21:20]

The Op0 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

Op2, bits [19:17]

The Op2 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

#### Op1, bits [16:14]

The Op1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

#### CRn, bits [13:10]

The CRn value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

## Ct, bits [9:5]

The Ct value from the issued instruction, the capability register used for the transfer.

This field resets to an architecturally UNKNOWN value.

#### CRm, bits [4:1]

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.


## Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write access, including MSR instructions.
0b1	Read access, including MRS instructions.

This field resets to an architecturally UNKNOWN value.

# an exception from a trapped floating-point exception



## Bit [24]

Reserved, RESO.

## **TFV, bit [23]**

Trapped Fault Valid bit. Indicates whether the IDF, IXF, UFF, OFF, DZF, and IOF bits hold valid information about trapped floating-point exceptions. The possible values of this bit are:

Value	Meaning
060	The IDF, IXF, UFF, OFF, DZF, and IOF bits do not hold valid information about trapped floating-point exceptions and are UNKNOWN.

Value	Meaning
0b1	One or more floating-point exceptions occurred during an operation performed while executing the reported instruction. The IDF, IXF, UFF, OFF, DZF, and IOF bits indicate trapped floating-point exceptions that occurred. For more information see x'Floating- point exceptions and exception traps'.

It is IMPLEMENTATION DEFINED whether this field is set to 0 on an exception generated by a trapped floating point exception from a vector instruction.

This is not a requirement. Implementations can set this field to 1 on a trapped floating-point exception from a vector instruction and return valid information in the {IDF, IXF, UFF, OFF, DZF, IOF} fields.

This field resets to an architecturally UNKNOWN value.

## Bits [22:11]

Reserved, RESO.

#### VECITR, bits [10:8]

For a trapped floating-point exception from an instruction executed in AArch32 state this field is RES1.

For a trapped floating-point exception from an instruction executed in AArch64 state this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

## **IDF**, bit [7]

Input Denormal floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
000	Input denormal floating-point exception has not occurred.
0b1	Input denormal floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

# Bits [6:5]

Reserved, RESO.

## **IXF**, bit [4]

Inexact floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Inexact floating-point exception has not occurred.
0b1	Inexact floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

## UFF, bit [3]

Underflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
000	Underflow floating-point exception has not occurred.
0b1	Underflow floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

#### **OFF**, bit [2]

Overflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Overflow floating-point exception has not occurred.
0b1	Overflow floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

#### **DZF**, bit [1]

Divide by Zero floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Divide by Zero floating-point exception has not occurred.
0b1	Divide by Zero floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

# IOF, bit [0]

Invalid Operation floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
000	Invalid Operation floating-point exception has not occurred.
0b1	Invalid Operation floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

In an implementation that supports the trapping of floating-point exceptions:

- From an Exception level using AArch64, the FPCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.
- From an Exception level using AArch32, the FPSCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.

## an SError interrupt



## **IDS**, bit [24]

IMPLEMENTATION DEFINED syndrome. Possible values of this bit are:

Value	Meaning
0d0	Bits[23:0] of the ISS field holds the fields described in this encoding. If the RAS Extension is not implemented, this means that bits[23:0] of the ISS field are RESO.
0b1	Bits[23:0] of the ISS field holds IMPLEMENTATION DEFINED syndrome information that can be used to provide additional information about the SError interrupt.

This field was previously called ISV.

This field resets to an architecturally UNKNOWN value.

# Bits [23:14]

Reserved, RESO.

## **IESB**, bit [13]

# When ARMv8.2-IESB is implemented:

Implicit error synchronization event.

Value	Meaning
0b0	The SError interrupt was either not synchronized by the implicit error synchronization event or not taken immediately.
0b1	The SError interrupt was synchronized by the implicit error synchronization event and taken immediately.

This field is RESO if the value returned in the DFSC field is not 0b010001.

Army8.2 requires the implementation of the RAS Extension and xARMy8.2-IESB.

This field resets to an architecturally UNKNOWN value.

# Otherwise:

RESO

**AET, bits [12:10]** 

Asynchronous Error Type.

When the RAS Extension is implemented and DFSC is 0b010001, describes the state of the PE after taking the SError interrupt exception. The possible values of this field are:

Value	Meaning
00000	Uncontainable error (UC).
0b001	Unrecoverable error (UEU).
0b010	Restartable error (UEO).
0b011	Recoverable error (UER).
0b110	Corrected error (CE).

All other values are reserved.

If multiple errors are taken as a single SError interrupt exception, the overall state of the PE is reported. For example, if both a Recoverable and Unrecoverable error occurred, the state is Unrecoverable.

Software can use this information to determine what recovery might be possible. The recovery software must also examine any implemented fault records to determine the location and extent of the error.

This field is RESO if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010001.

Army8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

## **EA**, bit [9]

External abort type. When the RAS Extension is implemented, this bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field is RESO if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010001.

Army8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

## Bits [8:6]

Reserved, RESO.

#### **DFSC**, bits [5:0]

Data Fault Status Code. When the RAS Extension is implemented, possible values of this field are:

Value	Meaning
0b000000	Uncategorized.
0b010001	Asynchronous SError interrupt.

All other values are reserved.

If the RAS Extension is not implemented, this field is RESO.

Armv8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

## an exception from a Breakpoint or Vector Catch debug exception



## Bits [24:6]

Reserved, RESO.

#### **IFSC**, bits [5:0]

Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions:

- For exceptions from AArch64, see x'Breakpoint exceptions'.
- For exceptions from AArch32, see x'Breakpoint exceptions' and x'Vector Catch exceptions'.

## an exception from a Software Step exception



## **ISV, bit [24]**

Instruction syndrome valid. Indicates whether the EX bit, ISS[6], is valid, as follows:

Value	Meaning
0b0	EX bit is RESO.
0b1	EX bit is valid.

See the EX bit description for more information.

This field resets to an architecturally UNKNOWN value.

#### Bits [23:7]

Reserved, RESO.

## **EX**, bit [6]

Exclusive operation. If the ISV bit is set to 1, this bit indicates whether a Load-Exclusive instruction was stepped.

Value	Meaning
0d0	An instruction other than a Load- Exclusive instruction was stepped.
0b1	A Load-Exclusive instruction was stepped.

If the ISV bit is set to 0, this bit is RESO, indicating no syndrome data is available.

This field resets to an architecturally UNKNOWN value.


## **IFSC**, bits [5:0]

Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x'Software Step exceptions' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile,.

## an exception from a Watchpoint exception



# Bits [24:14]

Reserved, RESO.

#### Bit [13]

Reserved, RESO.

## Bits [12:9]

Reserved, RESO.

#### CM, bit [8]

Cache maintenance. Indicates whether the Watchpoint exception came from a cache maintenance or address translation instruction:

Value	Meaning
0b0	The Watchpoint exception was not generated by the execution of one of the System instructions identified in the description of value 1.
0b1	The Watchpoint exception was generated by either the execution of a cache maintenance instruction or by a synchronous Watchpoint exception on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.

This field resets to an architecturally UNKNOWN value.

## Bit [7]

Reserved, RESO.

# WnR, bit [6]

Write not Read. Indicates whether the Watchpoint exception was caused by an instruction writing to a memory location, or by an instruction reading from a memory location. The possible values of this bit are:

Value	Meaning
0b0	Watchpoint exception caused by an instruction reading from a memory location.

Value	Meaning
0b1	Watchpoint exception caused by an instruction writing to a memory location.

For Watchpoint exceptions on cache maintenance and address translation instructions, this bit always returns a value of 1.

For Watchpoint exceptions from an atomic instruction, this field is set to 0 if a read of the location would have generated the Watchpoint exception, otherwise it is set to 1.

If multiple watchpoints match on the same access, it is UNPREDICTABLE which watchpoint generates the Watchpoint exception.

This field resets to an architecturally UNKNOWN value.

#### **DFSC**, bits [5:0]

Data Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x'Watchpoint exceptions' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

## an exception from execution of a Breakpoint instruction



# Bits [24:16]

Reserved, RESO.

# Comment, bits [15:0]

Set to the instruction comment field value, zero extended as necessary. For the AArch32 BKPT instructions, the comment field is described as the immediate field.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x'Breakpoint instruction exceptions' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

# an exception from a Pointer Authentication instruction when HCR\_EL2.API == 0 $\parallel$ SCR\_EL3.API == 0



# Bits [24:0]

Reserved, RESO.

For more information about generating these exceptions, see:

- HCR\_EL2.API, for exceptions from Pointer authentication instructions, using AArch64 state, trapped to EL2.
- SCR\_EL3.API, for exceptions from Pointer authentication instructions, using AArch64 state, trapped to EL3.

#### an exception from a Pointer Authentication instruction authentication failure



#### Bits [24:2]

Reserved, RESO.

#### Bit [1], bit [1]

This field indicates whether the exception is as a result of an Instruction key or a Data key.

Value	Meaning	
0b0	Instruction Key.	
0b1	Data Key.	

This field resets to an architecturally UNKNOWN value.

## Bit [0], bit [0]

This field indicates whether the exception is as a result of an A key or a B key.

Value	Meaning	
0b0	A key.	
0b1	B key.	

This field resets to an architecturally UNKNOWN value.

The following instructions generate an exception when the Pointer Authentication Code (PAC) is incorrect:

- AUTIASP, AUTIAZ, AUTIA1716.
- AUTIBSP, AUTIBZ, AUTIB1716.
- AUTIA, AUTDA, AUTIB, AUTDB.
- AUTIZA, AUTIZB, AUTDZA, AUTDZB.

It is IMPLEMENTATION DEFINED whether the following instructions generate an exception directly from the authorization failure, rather than changing the address in a way that will generate a translation fault when the address is accessed:

- RETAA, RETAB.
- BRAA, BRAB, BLRAA, BLRAB.
- BRAAZ, BRABZ, BLRAAZ, BLRABZ.
- ERETAA, ERETAB.
- LDRAA, LDRAB, whether the authenticated address is written back to the base register or not.

## Accessing the ESR EL1

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic ESR\_EL1 or

ESR\_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

## Read using name ESR EL1

The assembler syntax is:

```
MRS <Xt>, ESR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0010	0b000

# Accessibility:

```
if PSTATE.EL == ELO then
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL1 then
6
                AArch64.SystemAccessTrap(EL1, 0x18);
            elsif TargetELForCapabilityExceptions() == EL2 then
                AArch64.SystemAccessTrap(EL2, 0x18);
8
            else
                 AArch64.SystemAccessTrap(EL3, 0x18);
11
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TRVM == '1' then
12
            AArch64.SystemAccessTrap(EL2, 0x18);
13
    return ESR_EL1;
elsif PSTATE.EL == EL2 then
14
15
16
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17
            if TargetELForCapabilityExceptions() == EL2 then
18
                AArch64.SystemAccessTrap(EL2, 0x18);
19
            else
20
                AArch64.SystemAccessTrap(EL3, 0x18);
21
        elsif HCR_EL2.E2H == '1' then
22
23
24
25
            return ESR_EL2;
            return ESR_EL1;
    elsif PSTATE.EL == EL3 then
26
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27
            AArch64.SystemAccessTrap(EL3, 0x18);
28
            return ESR_EL1;
```

## Write using name ESR\_EL1

The assembler syntax is:

```
MSR ESR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0010	0b000

#### Accessibility:

```
if PSTATE.EL == ELO then
    UNDEFINED:
elsif PSTATE.EL == EL1 then
    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
        if TargetELForCapabilityExceptions() == EL1 then
```

```
AArch64.SystemAccessTrap(EL1, 0x18);
             elsif TargetELForCapabilityExceptions() == EL2 then
                 AArch64.SystemAccessTrap(EL2, 0x18);
         AArch64.SystemAccessTrap(EL3, 0x18);
elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TVM == '1' then
10
11
12
             AArch64.SystemAccessTrap(EL2, 0x18);
13
             ESR\_EL1 = X[t];
    elsif PSTATE.EL == EL2 then
16
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17
             if TargetELForCapabilityExceptions() == EL2 then
18
                 AArch64.SystemAccessTrap(EL2, 0x18);
19
             else
20
                 AArch64.SystemAccessTrap(EL3, 0x18);
21
22
         elsif HCR_EL2.E2H == '1' then
            ESR\_EL2 = X[t];
23
24
         else
    ESR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
25
26
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27
             AArch64.SystemAccessTrap(EL3, 0x18);
28
29
             ESR\_EL1 = X[t];
```

# Read using name ESR\_EL12

The assembler syntax is:

MRS <Xt>, ESR\_EL12

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0010	0b000

## Accessibility:

```
if PSTATE.EL == ELO then
         UNDEFINED;
3
    elsif PSTATE.EL == EL1 then
4
         UNDEFINED:
5
    elsif PSTATE.EL == EL2 then
6
         if HCR_EL2.E2H == '1' then
             if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
                  if TargetELForCapabilityExceptions() == EL2 then
9
                      AArch64.SystemAccessTrap(EL2, 0x18);
10
                  else
11
                      AArch64.SystemAccessTrap(EL3, 0x18);
12
             else
13
                  return ESR_EL1;
         else
15
             UNDEFINED;
16
    elsif PSTATE.EL == EL3 then
        if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
   if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17
18
19
                  AArch64.SystemAccessTrap(EL3, 0x18);
20
             else
21
                  return ESR_EL1;
22
23
             UNDEFINED:
```

# Write using name ESR\_EL12

The assembler syntax is:

```
MSR ESR_EL12, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0010	0b000

# Accessibility:

```
if PSTATE.EL == ELO then
          UNDEFINED;
    elsif PSTATE.EL == EL1 then
          UNDEFINED:
    elsif PSTATE.EL == EL2 then
         if HCR_EL2.E2H == '1' then
              if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
8
                   if TargetELForCapabilityExceptions() == EL2 then
                        AArch64.SystemAccessTrap(EL2, 0x18);
10
11
                        AArch64.SystemAccessTrap(EL3, 0x18);
12
              else
13
                   ESR\_EL1 = X[t];
14
15
              UNDEFINED;
    elsif PSTATE.EL == EL3 then
16
         if ELDSingharch32(EL2) && HCR_EL2.E2H == '1' then
   if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
        AArch64.SystemAccessTrap(EL3, 0x18);
17
18
19
20
21
22
23
                   ESR\_EL1 = X[t];
          else
              UNDEFINED;
```

# 3.2.26 ESR\_EL2, Exception Syndrome Register (EL2)

The ESR\_EL2 characteristics are:

#### **Purpose**

Holds syndrome information for an exception taken to EL2.

#### **Attributes**

ESR\_EL2 is a 64-bit register.

# Configuration


If EL2 is not implemented, this register is RESO from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

AArch64 System register ESR\_EL2[31:0] is architecturally mapped to AArch32 System register HSR[31:0].

## Field descriptions

The ESR\_EL2 bit assignments are:



ESR\_EL2 is made UNKNOWN as a result of an exception return from EL2.

When an UNPREDICTABLE instruction is treated as UNDEFINED, and the exception is taken to EL2, the value of ESR\_EL2 is UNKNOWN. The value written to ESR\_EL2 must be consistent with a value that could be created as a result of an exception from the same Exception level that generated the exception as a result of a situation that is not UNPREDICTABLE at that Exception level, in order to avoid the possibility of a privilege violation.

# Bits [63:32]

Reserved, RESO.

## EC, bits [31:26]

Exception Class. Indicates the reason for the exception that this register holds information about.

For each EC value, the table references a subsection that gives information about:

- The cause of the exception, for example the configuration required to enable the trap.
- The encoding of the associated ISS.

Possible values of the EC field are:

Value	Meaning	Link	Applies
0b000000	Unknown reason.	ISS - exceptions with an unknown reason	
0b000001	Trapped WFI or WFE instruction execution.  Conditional WFE and WFI instructions that fail their condition code check do not cause an exception.	ISS - an exception from a WFI or WFE instruction	

Value	Meaning	Link	Applies
0b000011	Trapped MCR or MRC access with (coproc==0b1111) that is not reported using EC 0b0000000.	ISS - an exception from an MCR or MRC access	
0b000100	Trapped MCRR or MRRC access with (coproc==0b1111) that is not reported using EC 0b000000.	ISS - an exception from an MCRR or MRRC access	
0b000101	Trapped MCR or MRC access with (coproc==0b1110).	ISS - an exception from an MCR or MRC access	
0b000110	<ul> <li>Trapped LDC or STC access.</li> <li>The only architected uses of these instruction are:</li> <li>An STC to write data to memory from DBGDTRRXint.</li> <li>An LDC to read data from memory to DBGDTRTXint.</li> </ul>	ISS - an exception from an LDC or STC instruction	
0b000111	Access to SVE, Advanced SIMD, or floating-point functionality trapped by CPACR_EL1.FPEN, CPTR_EL2.FPEN, CPTR_EL2.TFP, or CPTR_EL3.TFP control.  Excludes exceptions resulting from CPACR_EL1 when the value of HCR_EL2.TGE is 1, or because SVE or Advanced SIMD and floating-point are not implemented. These are reported with EC value 0b000000 as described in 'EC encodings when routing exceptions to EL2' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D1.10.4.	ISS - an exception from an access to SVE, Advanced SIMD or floating-point functionality, resulting from CPACR_EL1.FPEN, CPTR_EL2.FPEN or CPTR_ELx.TFP	
0b001000	Trapped VMRS access, from ID group trap, that is not reported using EC 0b000111.	ISS - an exception from an MCR or MRC access	
0b001100	Trapped MRRC access with (coproc==0b1110).	ISS - an exception from an MCRR or MRRC access	
0b001110	Illegal Execution state.	ISS - an exception from an Illegal Execution state, or a PC or SP alignment fault	
0b010001	SVC instruction execution in AArch32 state. This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TGE is 1.	ISS - an exception from HVC or SVC instruction execution	
0b010010	HVC instruction execution in AArch32 state, when HVC is not disabled.	ISS - an exception from HVC or SVC instruction execution	

Value	Meaning	Link	Applies
0b010011	SMC instruction execution in AArch32 state, when SMC is not disabled. This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TSC is 1.	ISS - an exception from SMC instruction execution in AArch32 state	
0b010101	SVC instruction execution in AArch64 state.	ISS - an exception from HVC or SVC instruction execution	
0b010110	HVC instruction execution in AArch64 state, when HVC is not disabled.	ISS - an exception from HVC or SVC instruction execution	
0b010111	SMC instruction execution in AArch64 state, when SMC is not disabled. This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TSC is 1.	ISS - an exception from SMC instruction execution in AArch64 state	
0ь011000	Trapped MSR, MRS or System instruction execution in AArch64 state, that is not reported using EC 0b0000000, 0b0000001, 0b0000111 or 0b101010. If xARMv8.0-CSV2 is implemented, also Cache Speculation Variant exceptions. If xARMv8.2-EVT is implemented, also traps for EL1 and EL0 Cache controls. This includes all instructions that cause exceptions that are part of the encoding space defined in 'System instruction class encoding overview' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section C5.2.2, except for those exceptions reported using EC values 0b0000000, 0b0000001, or 0b0000111.	ISS - an exception from MSR, MRS, or System instruction execution in AArch64 state	
0ь011001	Access to SVE functionality trapped as a result of CPACR_EL1.ZEN, CPTR_EL2.TZ, or CPTR_EL3.EZ, that is not reported using EC 0b000000.  This EC is defined only if xSVEis implemented.	ISS - an exception from an access to SVE functionality, resulting from CPACR_EL1.ZEN, CPTR_EL2.ZEN, CPTR_EL2.TZ, or CPTR_EL3.EZ	
0ъ100000	Instruction Abort from a lower Exception level, that might be using AArch32 or AArch64. Used for MMU faults generated by instruction accesses and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	ISS - an exception from an Instruction Abort	

Value	Meaning	Link	Applies
0ь100001	Instruction Abort taken without a change in Exception level. Used for MMU faults generated by instruction accesses and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	ISS - an exception from an Instruction Abort	
0b100010	PC alignment fault exception.	ISS - an exception from an Illegal Execution state, or a PC or SP alignment fault	
0b100100	Data Abort from a lower Exception level, excluding Data Aborts taken to EL2 as a result of accesses generated associated with VNCR_EL2 as part of nested virtualization support.  These Data Aborts might be generated from Exception levels using AArch32 or AArch64.  Used for MMU faults generated by data accesses, alignment faults other than those caused by Stack Pointer misalignment, and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	ISS - an exception from a Data Abort	
0b100101	Data Abort without a change in Exception level, or Data Aborts taken to EL2 as a result of accesses generated associated with VNCR_EL2 as part of nested virtualization support.  Used for MMU faults generated by data accesses, alignment faults other than those caused by Stack Pointer misalignment, and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	ISS - an exception from a Data Abort	
0b100110	SP alignment fault exception.	ISS - an exception from an Illegal Execution state, or a PC or SP alignment fault	
0ъ101000	Trapped floating-point exception taken from AArch32 state. This EC value is valid if the implementation supports trapping of floating-point exceptions, otherwise it is reserved. Whether a floating-point implementation supports trapping of floating-point exceptions is IMPLEMENTATION DEFINED.	ISS - an exception from a trapped floating-point exception	

Value	Meaning	Link	Applies
0b101001	Access to the Morello architecture trapped as a result of CPACR_EL1.CEN, CPTR_EL2.CEN, CPTR_EL2.TC, or CPTR_EL3.EC.	ISS - an exception from an access to the Morello architecture	When Morello is implemented
0b101010	Trapped capability MSR or MRS instruction execution.  This EC value is valid if Morello architecture is implemented, otherwise it is reserved. Used for trapped accesses to capability System registers via MSR or MRS instructions.	ISS - an exception from capability MSR or MRS instruction execution	When Morello is implemented
0ь101100	Trapped floating-point exception taken from AArch64 state. This EC value is valid if the implementation supports trapping of floating-point exceptions, otherwise it is reserved. Whether a floating-point implementation supports trapping of floating-point exceptions is IMPLEMENTATION DEFINED.	ISS - an exception from a trapped floating-point exception	
0b101111	SError interrupt.	ISS - an SError interrupt	
0b110000	Breakpoint exception from a lower Exception level, that might be using AArch32 or AArch64.	ISS - an exception from a Breakpoint or Vector Catch debug exception	
0b110001	Breakpoint exception taken without a change in Exception level.	ISS - an exception from a Breakpoint or Vector Catch debug exception	
0b110010	Software Step exception from a lower Exception level, that might be using AArch32 or AArch64.	ISS - an exception from a Software Step exception	
0b110011	Software Step exception taken without a change in Exception level.	ISS - an exception from a Software Step exception	
0ь110100	Watchpoint from a lower Exception level, excluding Watchpoint Exceptions taken to EL2 as a result of accesses generated associated with VNCR_EL2 as part of nested virtualization support.  These Watchpoint Exceptions might be generated from Exception levels using AArch32 or AArch64	ISS - an exception from a Watchpoint exception	
0b110101	Watchpoint exceptions without a change in Exception level, or Watchpoint exceptions taken to EL2 as a result of accesses generated associated with VNCR_EL2 as part of nested virtualization support.	ISS - an exception from a Watchpoint exception	
0b111000	BKPT instruction execution in AArch32 state.	ISS - an exception from execution of a Breakpoint instruction	

Value	Meaning	Link	Applies
0b111010	Vector Catch exception from AArch32 state.  The only case where a Vector Catch exception is taken to an Exception level that is using AArch64 is when the exception is routed to EL2 and EL2 is using AArch64.	ISS - an exception from a Breakpoint or Vector Catch debug exception	
0b111100	BRK instruction execution in AArch64 state. This is reported in ESR_EL3 only if a BRK instruction is executed.	ISS - an exception from execution of a Breakpoint instruction	

All other EC values are reserved by Arm, and:

- Unused values in the range 0b000000 0b101100 (0x00 0x2C) are reserved for future use for synchronous exceptions.
- Unused values in the range 0b101101 0b111111 (0x2D 0x3F) are reserved for future use, and might be used for synchronous or asynchronous exceptions.

The effect of programming this field to a reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in 'Reserved values in System and memory-mapped registers and translation table entries' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section K1.1.11.

This field resets to an architecturally UNKNOWN value.

# IL, bit [25]

Instruction Length for synchronous exceptions. Possible values of this bit are:

Value	Meaning
0b0	16-bit instruction trapped.
Ob1	<ul> <li>32-bit instruction trapped. This value is also used when the exception is one of the following: <ul> <li>An SError interrupt.</li> <li>An Instruction Abort exception.</li> <li>A PC alignment fault exception.</li> <li>An SP alignment fault exception.</li> <li>A Data Abort exception for which the value of the ISV bit is 0.</li> <li>An Illegal Execution state exception.</li> <li>Any debug exception except for Breakpoint instruction exceptions. For Breakpoint instruction exceptions, this bit has its standard meaning: <ul> <li>0b0: 16-bit T32 BKPT instruction.</li> <li>0b1: 32-bit A32 BKPT instruction or A64 BRK instruction.</li> </ul> </li> <li>An exception reported using EC value 0b000000.</li> </ul></li></ul>

This field resets to an architecturally UNKNOWN value.

#### ISS, bits [24:0]

Instruction Specific Syndrome. Architecturally, this field can be defined independently for each defined Exception class. However, in practice, some ISS encodings are used for more than one Exception class.

Typically, an ISS encoding has a number of subfields. When an ISS subfield holds a register number, the value returned in that field is the AArch64 view of the register number.

For an exception taken from AArch32 state, see x'Mapping of the general-purpose registers between the Execution states'.

If the AArch32 register descriptor is 0b1111, then:

- If the instruction that generated the exception was not UNPREDICTABLE, the field takes the value 0b11111.
- If the instruction that generated the exception was UNPREDICTABLE, the field takes an UNKNOWN value that must be either:
  - The AArch64 view of the register number of a register that might have been used at the Exception level from which the exception was taken.
  - The value 0b11111.

When the EC field is 0b000000, indicating an exception with an unknown reason, the ISS field is not valid, RESO.

#### exceptions with an unknown reason



#### Bits [24:0]

Reserved, RESO.

When an exception is reported using this EC code the IL field is set to 1.

This EC code is used for all exceptions that are not covered by any other EC value. This includes exceptions that are generated in the following situations:

- The attempted execution of an instruction bit pattern that has no allocated instruction or that is not accessible at the current Exception level and Security state, including:
  - A read access using a System register pattern that is not allocated for reads or that does not permit reads at the current Exception level and Security state.
  - A write access using a System register pattern that is not allocated for writes or that does not permit writes at the current Exception level and Security state.
  - Instruction encodings that are unallocated.
  - Instruction encodings for instructions that are not implemented in the implementation.
- In Debug state, the attempted execution of an instruction bit pattern that is not accessible in Debug state.
- In Non-debug state, the attempted execution of an instruction bit pattern that is not accessible in Non-debug
- In AArch32 state, attempted execution of a short vector floating-point instruction.
- In an implementation that does not include Advanced SIMD and floating-point functionality, an attempted access to Advanced SIMD or floating-point functionality under conditions where that access would be permitted if that functionality was present. This includes the attempted execution of an Advanced SIMD or floating-point instruction, and attempted accesses to Advanced SIMD and floating-point System registers.
- An exception generated because of the value of one of the SCTLR\_EL1.{ITD, SED, CP15BEN} control bits.
- Attempted execution of:
  - An HVC instruction when disabled by HCR\_EL2.HCD or SCR\_EL3.HCE.
  - An SMC instruction when disabled by SCR\_EL3.SMD.
  - An HLT instruction when disabled by EDSCR.HDE.
- Attempted execution of an MSR or MRS instruction to access SP\_EL0 when the value of SPSel.SP is 0.

- Attempted execution, in Debug state, of:
  - A DCPS1 instruction when the value of HCR\_EL2.TGE is 1 and EL2 is disabled or not implemented in the current Security state.
  - A DCPS2 instruction from EL1 or EL0 when EL2 is disabled or not implemented in the current Security state
  - A DCPS3 instruction when the value of EDSCR.SDD is 1, or when EL3 is not implemented.
- When EL3 is using AArch64, attempted execution from Secure EL1 of an SRS instruction using R13\_mon. See x'Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32'.
- In Debug state when the value of EDSCR.SDD is 1, the attempted execution at EL2, EL1, or EL0 of an instruction that is configured to trap to EL3.
- In AArch32 state, the attempted execution of an MRS (banked register) or an MSR (banked register) instruction to SPSR\_mon, SP\_mon, or LR\_mon.
- An exception that is taken to EL2 because the value of HCR\_EL2.TGE is 1 that, if the value of HCR\_EL2.TGE was 0 would have been reported with an ESR\_ELx.EC value of 0b000111.
- When SVE is not implemented, attempted execution of:
  - An SVE instruction.
  - An MSR or MRS instruction to access ZCR\_EL1, ZCR\_EL2, or ZCR\_EL3.

#### an exception from a WFI or WFE instruction



#### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

## COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.

# 3.2. Alphabetical list of registers

- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to
    determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

#### Bits [19:1]

Reserved, RESO.

#### **TI**, bit [0]

Trapped instruction. Possible values of this bit are:


Value	Meaning
0b0	WFI trapped.
0b1	WFE trapped.

This field resets to an architecturally UNKNOWN value.

The following fields describe configuration settings for generating this exception:

- SCTLR\_EL1.{nTWE, nTWI}.
- HCR\_EL2.{TWE, TWI}.
- SCR\_EL3.{TWE, TWI}.

## an exception from an MCR or MRC access



#### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

#### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

#### Opc2, bits [19:17]

The Opc2 value from the issued instruction.

For a trapped VMRS access, holds the value 0b000.

This field resets to an architecturally UNKNOWN value.

# Opc1, bits [16:14]

The Opc1 value from the issued instruction.

For a trapped VMRS access, holds the value 0b111.

This field resets to an architecturally UNKNOWN value.

#### CRn, bits [13:10]

The CRn value from the issued instruction.

For a trapped VMRS access, holds the reg field from the VMRS instruction encoding.

This field resets to an architecturally UNKNOWN value.

#### Rt, bits [9:5]

The Rt value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

#### CRm, bits [4:1]

The CRm value from the issued instruction.

For a trapped VMRS access, holds the value 0b0000.

This field resets to an architecturally UNKNOWN value.

## Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write to System register space. MCR instruction.
0b1	Read from System register space. MRC or VMRS instruction.

This field resets to an architecturally UNKNOWN value.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000011:

- CNTKCTL\_EL1.{EL0PTEN, EL0VTEN, EL0PCTEN, EL0VCTEN}, for accesses to the Generic Timer Registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- PMUSERENR\_EL0.{ER, CR, SW, EN}, for accesses to Performance Monitor registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- AMUSERENR\_EL0.EN, for accesses to Activity Monitors registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers from EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.TTLB, for execution of TLB maintenance instructions at EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.{TSW, TPC, TPU} for execution of cache maintenance instructions at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.TACR, for accesses to the Auxiliary Control Register at EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.TIDCP, for accesses to lockdown, DMA, and TCM operations at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.{TID1, TID2, TID3}, for accesses to ID registers at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL2.TCPAC, for accesses to CPACR\_EL1 or CPACR using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HSTR\_EL2.T<n>, for accesses to System registers using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CNTHCTL\_EL2.EL1PCEN, for accesses to the Generic Timer registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL2.TAM, for accesses to Activity Monitors registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL3.TCPAC, for accesses to CPACR from EL1 and EL2, and accesses to HCPTR from EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- MDCR\_EL3.TPM, for accesses to Performance Monitor registers from EL0, EL1 and EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- CPTR\_EL3.TAM, for accesses to Activity Monitors registers from EL0, EL1 and EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- For information on other traps using EC value 0b000011, see x'Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32'.
- If xARMv8.6-FGT is implemented, MCR or MRC access to some registers at EL0, trapped to EL2. [endif]

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000101:


• CPACR\_EL1.TTA for accesses to trace registers, MCR or MRC access (coproc == 0b1110) trapped to EL1 or EL2.

- MDSCR\_EL1.TDCC, for accesses to the Debug Communications Channel (DCC) registers at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL1 or EL2.
- HCR\_EL2.TID0, for accesses to the JIDR register in the ID group 0 at EL0 and EL1 using AArch32, MRC access (coproc == 0b1110) trapped to EL2.
- CPTR\_EL2.TTA, for accesses to trace registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- MDCR\_EL2.TDRA, for accesses to Debug ROM registers DBGDRAR and AArch-DBGDSAR using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- MDCR\_EL2.TDOSA, for accesses to powerdown debug registers, using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- MDCR\_EL2.TDA, for accesses to other debug registers, using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- CPTR\_EL3.TTA, for accesses to trace registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.
- MDCR\_EL3.TDOSA, for accesses to powerdown debug registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.
- MDCR\_EL3.TDA, for accesses to other debug registers, using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b001000:

- HCR\_EL2.TID0, for accesses to the FPSID register in ID group 0 at EL1 using AArch32 state, VMRS access trapped to EL2.
- HCR\_EL2.TID3, for accesses to registers in ID group 3 including MVFR0, MVFR1 and MVFR2, VMRS access trapped to EL2.

#### an exception from an MCRR or MRRC access



#### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

## **COND**, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to
    determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional
  instruction only if the instruction passes its condition code check, these definitions mean that when CV is
  set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any
  condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

#### Opc1, bits [19:16]

The Opc1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

#### Bit [15]

Reserved, RESO.

#### Rt2, bits [14:10]

The Rt2 value from the issued instruction, the second general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

## Rt, bits [9:5]

The Rt value from the issued instruction, the first general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

## CRm, bits [4:1]

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

# Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write to System register space. MCRR instruction.
0b1	Read from System register space. MRRC instruction.

This field resets to an architecturally UNKNOWN value.


The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000100:

- CNTKCTL\_EL1.{EL0PTEN, EL0VTEN, EL0PCTEN, EL0VCTEN}, for accesses to the Generic Timer Registers from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- PMUSERENR\_EL0.{CR, EN}, for accesses to Performance Monitor registers from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- AMUSERENR\_EL0.{EN}, for accesses to Activity Monitors registers AMEVCNTR0<n> and AMEVCNTR1<n> from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers from EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- HSTR\_EL2.T<n>, for accesses to System registers using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- CNTHCTL\_EL2.{EL1PCEN, EL1PCTEN}, for accesses to the Generic Timer registers from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL2.TAM, for accesses to Activity Monitors registers registers AMEVCNTR0<n> and AMEVCNTR1<n> from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- MDCR\_EL3.TPM, for accesses to Performance Monitor registers from EL0, EL1 and EL2 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL3.
- CPTR\_EL3.TAM, for accesses to Activity Monitors registers from EL0, EL1 and EL2 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL3.

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b001100:

- CPACR\_EL1.TTA for accesses to trace registers using MCR or MRC instructions, MCRR or MRRC access (coproc == 0b1110) trapped to EL1 or EL2.
- MDSCR\_EL1.TDCC, for accesses to the Debug Communications Channel (DCC) registers DBGDSAR and DBGDRAR at EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1110) trapped to EL1 or EL2.
- CPTR\_EL2.TTA, for accesses to trace registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL2.
- MDCR\_EL2.TDRA, for accesses to Debug ROM registers DBGDRAR and AArch-DBGDSAR using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL2.
- CPTR\_EL3.TTA, for accesses to trace registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.
- MDCR\_EL3.TDOSA, for traps to powerdown debug registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.
- MDCR\_EL3.TDA, for accesses to other debug registers, using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.

# an exception from an LDC or STC instruction



# **CV**, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

#### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

# imm8, bits [19:12]

The immediate value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

#### Bits [11:10]

Reserved, RESO.

#### Rn, bits [9:5]

The Rn value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field is valid only when AM[2] is 0, indicating an immediate form of the LDC or STC instruction. When AM[2] is 1, indicating a literal form of the LDC or STC instruction, this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

#### Offset, bit [4]

Indicates whether the offset is added or subtracted:

Value	Meaning	
0b0	Subtract offset.	
0b1	Add offset.	

This bit corresponds to the U bit in the instruction encoding.

This field resets to an architecturally UNKNOWN value.

# AM, bits [3:1]

Addressing mode. The permitted values of this field are:

Value	Meaning
0b000	Immediate unindexed.
0b001	Immediate post-indexed.
0b010	Immediate offset.
0b011	Immediate pre-indexed.
0b100	For a trapped STC instruction or a trapped T32 LDC instruction this encoding is reserved.
0b110	For a trapped STC instruction, this encoding is reserved.

The values 0b101 and 0b111 are reserved. The effect of programming this field to a reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in x'Reserved values in System and memory-mapped registers and translation table entries'.

Bit [2] in this subfield indicates the instruction form, immediate or literal.

Bits [1:0] in this subfield correspond to the bits {P, W} in the instruction encoding.

This field resets to an architecturally UNKNOWN value.

### Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
000	Write to memory. STC instruction.
0b1	Read from memory. LDC instruction.

This field resets to an architecturally UNKNOWN value.

The following fields describe the configuration settings for the traps that are reported using EC value 0b000110:

• MDSCR\_EL1.TDCC, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint trapped to EL1 or EL2.

- MDCR\_EL2.TDA, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint MCR or MRC access trapped to EL2.
- MDCR\_EL3.TDA, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint MCR or MRC access trapped to EL3.

an exception from an access to SVE, Advanced SIMD or floating-point functionality, resulting from CPACR\_EL1.FPEN, CPTR\_EL2.FPEN or CPTR\_ELx.TFP



The accesses covered by this trap include:

- Execution of SVE or Advanced SIMD and floating-point instructions.
- Accesses to the Advanced SIMD and floating-point System registers.

For an implementation that does not include either SVE or support for floating-point and Advanced SIMD, the exception is reported using the EC value 0b000000.

#### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

# COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is

set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

### Bits [19:0]

Reserved, RESO.

The following sections describe the configuration settings for the traps that are reported using EC value 0b000111:

- CPACR\_EL1.FPEN, for accesses to SIMD and floating-point registers trapped to EL1.
- CPTR\_EL2.TFP, for accesses to SIMD and floating-point registers trapped to EL2.
- CPTR\_EL2.TFP, for accesses to SIMD and floating-point registers trapped to EL3.

an exception from an access to SVE functionality, resulting from CPACR\_EL1.ZEN, CPTR\_EL2.ZEN, CPTR\_EL2.ZEN, or CPTR\_EL3.EZ



#### Bits [24:0]

#### When SVE is implemented:

Reserved, RESO.

#### Otherwise:

RES<sub>0</sub>

The accesses covered by this trap include:

- Execution of SVE instructions.
- Accesses to the SVE system registers, ZCR\_ELx and ID\_AA64ZFR0\_EL1.

For an implementation that does not include SVE, the exception is reported using the EC value 0b000000.

an exception from an Illegal Execution state, or a PC or SP alignment fault



# Bits [24:0]

Reserved, RESO.

There are no configuration settings for generating Illegal Execution state exceptions and PC alignment fault exceptions. For more information about these exceptions see x'The Illegal Execution state exception' and x'PC alignment checking'.

x'SP alignment checking' describes the configuration settings for generating SP alignment fault exceptions.

# an exception from HVC or SVC instruction execution



# Bits [24:16]

Reserved, RESO.

#### imm16, bits [15:0]

The value of the immediate field from the HVC or SVC instruction.

For an HVC instruction, and for an A64 SVC instruction, this is the value of the imm16 field of the issued instruction.

For an A32 or T32 SVC instruction:

- If the instruction is unconditional, then:
  - For the T32 instruction, this field is zero-extended from the imm8 field of the instruction.
  - For the A32 instruction, this field is the bottom 16 bits of the imm24 field of the instruction.
- If the instruction is conditional, this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

In AArch32 state, the HVC instruction is unconditional, and a conditional SVC instruction generates an exception only if it passes its condition code check. Therefore, the syndrome information for these exceptions does not require conditionality information.

For T32 and A32 instructions, see x'SVC' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x'HVC' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

For A64 instructions, see x'SVC' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x'HVC' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

# an exception from SMC instruction execution in AArch32 state



For an SMC instruction that completes normally and generates an exception that is taken to EL3, the ISS encoding is RESO.

For an SMC instruction that is trapped to EL2 from EL1 because HCR\_EL2.TSC is 1, the ISS encoding is as shown in the diagram.

# **CV, bit [24]**

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field is only valid if CCKNOWNPASS is 1, otherwise it is RESO.

This field resets to an architecturally UNKNOWN value.

# **COND**, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional
  instruction only if the instruction passes its condition code check, these definitions mean that when CV is
  set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any
  condition that applied to the instruction.

This field is only valid if CCKNOWNPASS is 1, otherwise it is RESO.

This field resets to an architecturally UNKNOWN value.

# CCKNOWNPASS, bit [19]

Indicates whether the instruction might have failed its condition code check.

Value	Meaning
0b0	The instruction was unconditional, or was conditional and passed its condition code check.
0b1	The instruction was conditional, and might have failed its condition code check.

In an implementation in which an SMC instruction that fails it code check is not trapped, this field can always return the value 0.

This field resets to an architecturally UNKNOWN value.

#### Bits [18:0]

Reserved, RESO.

HCR\_EL2.TSC describes the configuration settings for trapping SMC instructions to EL2.

x'System calls' describes the case where these exceptions are trapped to EL3.

# an exception from SMC instruction execution in AArch64 state



### Bits [24:16]

Reserved, RESO.

imm16, bits [15:0]

The value of the immediate field from the issued SMC instruction.

This field resets to an architecturally UNKNOWN value.


The value of ISS[24:0] described here is used both:

- When an SMC instruction is trapped from EL1 modes.
- When an SMC instruction is not trapped, so completes normally and generates an exception that is taken to EL3.

HCR\_EL2.TSC describes the configuration settings for trapping SMC from EL1 modes.

x'System calls' describes the case where these exceptions are trapped to EL3.

# an exception from MSR, MRS, or System instruction execution in AArch64 state



# Bits [24:22]

Reserved, RESO.

#### Op0, bits [21:20]

The Op0 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

# Op2, bits [19:17]

The Op2 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

#### Op1, bits [16:14]

The Op1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

# **CRn**, bits [13:10]

The CRn value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

#### Rt, bits [9:5]

The Rt value from the issued instruction, the general-purpose register used for the transfer.

This field resets to an architecturally UNKNOWN value.

#### CRm, bits [4:1]

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

# Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write access, including MSR instructions.

Value	Meaning
0b1	Read access, including MRS instructions.

This field resets to an architecturally UNKNOWN value.

For exceptions caused by System instructions, see x'System instructions' subsection of 'Branches, exception generating and System instructions' for the encoding values returned by an instruction.

The following fields describe configuration settings for generating the exception that is reported using EC value 0b011000:

- SCTLR\_EL1.UCI, for execution of cache maintenance instructions using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.UCT, for accesses to CTR\_EL0 using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.DZE, for execution of DC ZVA instructions using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.UMA, for accesses to the PSTATE interrupt masks using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- CPACR\_EL1.TTA, for accesses to the trace registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- MDSCR\_EL1.TDCC, for accesses to the Debug Communications Channel (DCC) registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- CNTKCTL\_EL1.{EL0PTEN, EL0VTEN, EL0PCTEN, EL0VCTEN} accesses to the Generic Timer registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- PMUSERENR\_EL0.{ER, CR, SW, EN}, for accesses to the Performance Monitor registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- AMUSERENR\_EL0.EN, for accesses to Activity Monitors registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TDZ, for execution of DC ZVA instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TTLB, for execution of TLB maintenance instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{TSW, TPC, TPU}, for execution of cache maintenance instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TACR, for accesses to the Auxiliary Control Register, ACTLR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TIDCP, for accesses to lockdown, DMA, and TCM operations using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{TID1, TID2, TID3}, for accesses to ID group 1, ID group 2 or ID group 3 registers, using AArch64 state, MSR or MRS access trapped to EL2.
- CPTR\_EL2.TCPAC, for accesses to CPACR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- CPTR\_EL2.TTA, for accesses to the trace registers, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TTRF, for accesses to the trace filter register, TRFCR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDRA, for accesses to Debug ROM registers, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDOSA, for accesses to powerdown debug registers using AArch64 state, MSR or MRS access trapped to EL2.

- CNTHCTL\_EL2.{EL1PCEN, EL1PCTEN}, for accesses to the Generic Timer registers using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDA, for accesses to debug registers using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers, using AArch64 state, MSR or MRS access trapped to EL2.
- CPTR\_EL2.TAM, for accesses to Activity Monitors registers, using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.APK, for accesses to Pointer authentication key registers. using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{NV, NV1}, for Nested virtualization register access, using AArch64 state, MSR or MRS access, trapped to EL2.
- HCR\_EL2.AT, for execution of AT S1E\* instructions, using AArch64 state, MSR or MRS access, trapped to EL2.
- HCR\_EL2.{TERR, FIEN}, for accesses to RAS registers, using AArch64 state, MSR or MRS access, trapped to EL2.
- SCR\_EL3.APK, for accesses to Pointer authentication key registers, using AArch64 state, MSR or MRS access trapped to EL3.
- SCR\_EL3.ST, for accesses to the Counter-timer Physical Secure timer registers, using AArch64 state, MSR or MRS access trapped to EL3.
- SCR\_EL3.{TERR, FIEN}, for accesses to RAS registers, using AArch64 state, MSR or MRS access trapped to EL3.
- CPTR\_EL3.TCPAC, for accesses to CPTR\_EL2 and CPACR\_EL1 using AArch64 state, MSR or MRS access trapped to EL3.
- CPTR\_EL3.TTA, for accesses to the trace registers, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TTRF, for accesses to the filter trace control registers, TRFCR\_EL1 and TRFCR\_EL2, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TDA, for accesses to debug registers, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TDOSA, for accesses to powerdown debug registers, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TPM, for accesses to Performance Monitor registers, using AArch64 state, MSR or MRS access trapped to EL3.
- CPTR\_EL3.TAM, for accesses to Activity Monitors registers, using AArch64 state, MSR or MRS access, trapped to EL3.
- If xARMv8.2-EVT is implemented, HCR\_EL2.{TTLBOS, TTLBIS, TICAB, TOCU, TID4} and HCR2.{TTLBIS, TICAB, TOCU, TID4} control traps for EL1 and EL0 Cache controls that use this EC value.

### an IMPLEMENTATION DEFINED exception to EL3



IMPLEMENTATION DEFINED, bits [24:0] IMPLEMENTATION DEFINED

#### an exception from an Instruction Abort



Bits [24:13]

Reserved, RESO.

# **SET, bits [12:11]**

Synchronous Error Type. When the RAS Extension is implemented and IFSC is 0b010000, describes the state of the PE after taking the Instruction Abort exception. The possible values of this field are:

Value	Meaning
0b00	Recoverable error (UER).
0b10	Uncontainable error (UC).
0b11	Restartable error (UEO) or Corrected error (CE).

All other values are reserved.

Software can use this information to determine what recovery might be possible. Taking a synchronous External Abort exception might result in an unrecoverable PE state.

This field is RESO if either:

- The RAS Extension is not implemented.
- The value returned in the IFSC field is not 0b010000.

This field resets to an architecturally UNKNOWN value.

#### FnV, bit [10]

FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.

Value	Meaning
0b0	FAR is valid.
0b1	FAR is not valid, and holds an UNKNOWN value.

This field is only valid if the IFSC code is 0b010000. It is RES0 for all other aborts.

This field resets to an architecturally UNKNOWN value.

#### **EA**, bit [9]

External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field resets to an architecturally UNKNOWN value.

### Bit [8]

Reserved, RESO.

### **S1PTW**, bit [7]

For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:

Value	Meaning
0b0	Fault not on a stage 2 translation for a stage 1 translation table walk.

Value	Meaning
0b1	Fault on the stage 2 translation of an access for a stage 1 translation table walk.

For any abort other than a stage 2 fault this bit is RESO.

This field resets to an architecturally UNKNOWN value.

# Bit [6]

Reserved, RESO.

# **IFSC**, bits [5:0]

Instruction Fault Status Code. Possible values of this field are:

Value	Meaning
0000000	Address size fault, level 0 of translation or translation table base register
0b000001	Address size fault, level 1
0b000010	Address size fault, level 2
0b000011	Address size fault, level 3
0b000100	Translation fault, level 0
0b000101	Translation fault, level 1
0b000110	Translation fault, level 2
0b000111	Translation fault, level 3
0b001001	Access flag fault, level 1
0b001010	Access flag fault, level 2
0b001011	Access flag fault, level 3
0b001101	Permission fault, level 1
0b001110	Permission fault, level 2
0b001111	Permission fault, level 3
0b010000	Synchronous External abort, not on translation table walk
0b010100	Synchronous External abort, on translation table walk, level 0
0b010101	Synchronous External abort, on translation table walk, level 1
0b010110	Synchronous External abort, on translation table walk, level 2
0b010111	Synchronous External abort, on translation table walk, level 3
0b011000	Synchronous parity or ECC error on memory access, not on translation table walk
0b011100	Synchronous parity or ECC error on memory access on translation table walk, level $\boldsymbol{0}$
0b011101	Synchronous parity or ECC error on memory access on translationable walk, level 1

Value	Meaning
0b011110	Synchronous parity or ECC error on memory access on translation table walk, level 2
0b011111	Synchronous parity or ECC error on memory access on translation table walk, level 3
0b101000	Capability tag fault.
0b101001	Capability sealed fault.
0b101010	Capability bound fault.
0b101011	Capability permission fault.
0b110000	TLB conflict abort
0b110001	Unsupported atomic hardware update fault, if the implementation includes xARMv8.1-TTHM. Otherwise reserved.

All other values are reserved.

When the RAS Extension is implemented, 0b011000, 0b011100, 0b011110, 0b011110, and 0b011111, are reserved.

Armv8.2 requires the implementation of the RAS Extension.

For more information about the lookup level associated with a fault, see x'The level associated with MMU faults' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.

If the S1PTW bit is set, then the level refers the level of the stage2 translation that is translating a stage 1 translation walk.

This field resets to an architecturally UNKNOWN value.

### an exception from a Data Abort



# **ISV, bit [24]**

Instruction syndrome valid. Indicates whether the syndrome information in ISS[23:14] is valid.

Value	Meaning
0b0	No valid instruction syndrome. ISS[23:14] are RES0.
0b1	ISS[23:14] hold a valid instruction syndrome.

This bit is 0 for all faults reported in ESR\_EL2 except the following stage 2 aborts:

- AArch64 loads and stores of a single general-purpose register (including the register specified with 0b11111, including those with Acquire/Release semantics, but excluding Load Exclusive or Store Exclusive, excluding those with writeback and excluding accesses of a capability.
- AArch32 instructions where the instruction:

- Is an LDR, LDA, LDRT, LDRSH, LDRSHT, LDRH, LDAH, LDRHT, LDRSB, LDRSBT, LDRB, LDAB, LDRBT, STR, STL, STRT, STRH, STLH, STRHT, STRB, STLB, or STRBT instruction.
- Is not performing register writeback.
- Is not using R15 as a source or destination register.

For these cases, ISV is UNKNOWN if the exception was generated in Debug state in memory access mode, and otherwise indicates whether ISS[23:14] hold a valid syndrome.

ISV is 0 for all faults reported in ESR\_EL1 or ESR\_EL3.

When the RAS Extension is implemented, ISV is 0 for any synchronous External abort.

For ISS reporting, a stage 2 abort on a stage 1 translation table walk does not return a valid instruction syndrome, and therefore ISV is 0 for these aborts.

When the RAS Extension is not implemented, the value of ISV on a synchronous External abort on a stage 2 translation table walk is IMPLEMENTATION DEFINED.

This field resets to an architecturally UNKNOWN value.

#### SAS, bits [23:22]

Syndrome Access Size. When ISV is 1, indicates the size of the access attempted by the faulting operation.

Value	Meaning	
0000	Byte	
0b01	Halfword	
0b10	Word	
0b11	Doubleword	

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RESO when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

#### **SSE**, bit [21]

Syndrome Sign Extend. When ISV is 1, for a byte, halfword, or word load operation, indicates whether the data item must be sign extended. For these cases, the possible values of this bit are:

Value	Meaning
0b0	Sign-extension not required.
0b1	Data item must be sign-extended.

For all other operations this bit is 0.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RESO when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

### SRT, bits [20:16]

Syndrome Register transfer. When ISV is 1, the register number of the Rt operand of the faulting instruction. If the

exception was taken from an Exception level that is using AArch32 then this is the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RESO when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

#### SF, bit [15]

Width of the register accessed by the instruction is Sixty-Four. When ISV is 1, the possible values of this bit are:

Value	Meaning
0b0	Instruction loads/stores a 32-bit wide register.
0b1	Instruction loads/stores a 64-bit wide register.

This field specifies the register width identified by the instruction, not the Execution state.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RESO when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

#### **AR**, bit [14]

Acquire/Release. When ISV is 1, the possible values of this bit are:

Value	Meaning
0b0	Instruction did not have acquire/release semantics.
0b1	Instruction did have acquire/release semantics.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RESO when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

# Bit [13]

Reserved, RESO.

# **SET, bits [12:11]**

Synchronous Error Type. When the RAS Extension is implemented and DFSC is 0b010000, describes the state of the PE after taking the Data Abort exception. The possible values of this field are:

Value	Meaning
0000	Recoverable error (UER).
0b10	Uncontainable error (UC).
0b11	Restartable error (UEO) or Corrected error (CE).

All other values are reserved.

Software can use this information to determine what recovery might be possible. Taking a synchronous External Abort exception might result in an unrecoverable PE state.

This field is RESO if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010000.

This field resets to an architecturally UNKNOWN value.

# FnV, bit [10]

FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.

Value	Meaning
0b0	FAR is valid.
0b1	FAR is not valid, and holds an UNKNOWN value.

This field is valid only if the DFSC code is 0b010000. It is RES0 for all other aborts.

This field resets to an architecturally UNKNOWN value.

#### **EA**, bit [9]

External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field resets to an architecturally UNKNOWN value.

#### CM, bit [8]

Cache maintenance. Indicates whether the Data Abort came from a cache maintenance or address translation instruction:

Value	Meaning
0b0	The Data Abort was not generated by the execution of one of the System instructions identified in the description of value 1.
0b1	The Data Abort was generated by either the execution of a cache maintenance instruction or by a synchronous fault on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.

This field resets to an architecturally UNKNOWN value.

# **S1PTW**, bit [7]

For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:

Value	Meaning
0b0	Fault not on a stage 2 translation for a stage 1 translation table walk.

Value	Meaning
0b1	Fault on the stage 2 translation of an access for a stage 1 translation table walk.

For any abort other than a stage 2 fault this bit is RESO.

This field resets to an architecturally UNKNOWN value.

#### **WnR**, bit [6]

Write not Read. Indicates whether a synchronous abort was caused by an instruction writing to a memory location, or by an instruction reading from a memory location. The possible values of this bit are:

Value	Meaning
0b0	Abort caused by an instruction reading from a memory location.
0b1	Abort caused by an instruction writing to a memory location.

For faults on cache maintenance and address translation instructions, this bit always returns a value of 1.

For faults from an atomic instruction that both reads and writes from a memory location, this bit is set to 0 if a read of the address specified by the instruction would have generated the fault which is being reported, otherwise it is set to 1. The architecture permits, but does not require, a relaxation of this requirement such that for all stage 2 aborts on stage 1 translation table walks for atomic instructions, the WnR bit is always 0.

For Page table LC or SC permission violation faults from an atomic instruction that both reads and writes a valid capability from a memory location, this bit is set to 1 if a write of a valid capability from the memory location would have generated the fault which is being reported, otherwise it is set to 0.

This field is UNKNOWN for:

- An External abort on an Atomic access.
- A fault reported using a DFSC value of 0b110101 or 0b110001, indicating an unsupported Exclusive or atomic access.

This field resets to an architecturally UNKNOWN value.

#### **DFSC**, bits [5:0]

Data Fault Status Code. Possible values of this field are:

Value	Meaning
00000000	Address size fault, level 0 of translation or translation table base register.
0b000001	Address size fault, level 1.
0b000010	Address size fault, level 2.
0b000011	Address size fault, level 3.
0b000100	Translation fault, level 0.
0b000101	Translation fault, level 1.
0b000110	Translation fault, level 2.
0b000111	Translation fault, level 3.

Value	Meaning
0b001001	Access flag fault, level 1.
0b001010	Access flag fault, level 2.
0b001011	Access flag fault, level 3.
0b001101	Permission fault, level 1.
0b001110	Permission fault, level 2.
0b001111	Permission fault, level 3.
0b010000	Synchronous External abort, not on translation table walk.
0b010001	Synchronous Tag Check fail
0b010100	Synchronous External abort, on translation table walk, level 0.
0b010101	Synchronous External abort, on translation table walk, level 1.
0b010110	Synchronous External abort, on translation table walk, level 2.
0b010111	Synchronous External abort, on translation table walk, level 3.
0b011000	Synchronous parity or ECC error on memory access, not on translation table walk.
0b011100	Synchronous parity or ECC error on memory access on translation table walk, level 0.
0b011101	Synchronous parity or ECC error on memory access on translation table walk, level 1.
0b011110	Synchronous parity or ECC error on memory access on translation table walk, level 2.
0b011111	Synchronous parity or ECC error on memory access on translation table walk, level 3.
0b100001	Alignment fault.
0b101000	Capability tag fault.
0b101001	Capability sealed fault.
0b101010	Capability bound fault.
0b101011	Capability permission fault.
0b101100	Page table LC or SC permission violation fault.
0b110000	TLB conflict abort.
0b110001	Unsupported atomic hardware update fault, if the implementation includes xARMv8.1-TTHM. Otherwise reserved.
0b110100	IMPLEMENTATION DEFINED fault (Lockdown).
0b110101	IMPLEMENTATION DEFINED fault (Unsupported Exclusive or Atomic access).
0b110110	Unsupported LDCT or SDCT to Device or Non-cacheable.
0b111101	Section Domain Fault, used only for faults reported in the PAR_EL1.
0b111110	Page Domain Fault, used only for faults reported in the PAR_EL1.

All other values are reserved.

When the RAS Extension is implemented, 0b011000, 0b011100, 0b0111101, 0b0111110, and 0b0111111, are reserved.

For more information about the lookup level associated with a fault, see x'The level associated with MMU faults' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.

If the S1PTW bit is set, then the level refers the level of the stage2 translation that is translating a stage 1 translation walk.

This field resets to an architecturally UNKNOWN value.

### an exception from an access to the Morello architecture




#### Bits [24:0]

Reserved, RESO.

In an implementation that supports Morello architecture, from an Exception level using AArch64, the CPACR\_EL1.CEN, CPTR\_EL2.{CEN, DC} and CPTR\_EL3.EC bits control whether Morello instructions and accesses to Morello System registers are trapped.

#### an exception from capability MSR or MRS instruction execution



#### Bits [24:22]

Reserved, RESO.

# Op0, bits [21:20]

The Op0 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

# Op2, bits [19:17]

The Op2 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

# Op1, bits [16:14]

The Op1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

# CRn, bits [13:10]

The CRn value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

# Ct, bits [9:5]

The Ct value from the issued instruction, the capability register used for the transfer.

This field resets to an architecturally UNKNOWN value.

#### CRm, bits [4:1]

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.


# Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write access, including MSR instructions.
0b1	Read access, including MRS instructions.

This field resets to an architecturally UNKNOWN value.

#### an exception from a trapped floating-point exception



#### Bit [24]

Reserved, RESO.

# **TFV, bit [23]**

Trapped Fault Valid bit. Indicates whether the IDF, IXF, UFF, OFF, DZF, and IOF bits hold valid information about trapped floating-point exceptions. The possible values of this bit are:

Value	Meaning
0d0	The IDF, IXF, UFF, OFF, DZF, and IOF bits do not hold valid information about trapped floating-point exceptions and are UNKNOWN.
0b1	One or more floating-point exceptions occurred during an operation performed while executing the reported instruction. The IDF, IXF, UFF, OFF, DZF, and IOF bits indicate trapped floating-point exceptions that occurred. For more information see x'Floating- point exceptions and exception traps'.

It is IMPLEMENTATION DEFINED whether this field is set to 0 on an exception generated by a trapped floating point exception from a vector instruction.

This is not a requirement. Implementations can set this field to 1 on a trapped floating-point exception from a vector instruction and return valid information in the {IDF, IXF, UFF, OFF, DZF, IOF} fields.

This field resets to an architecturally UNKNOWN value.

# Bits [22:11]

Reserved, RESO.

# VECITR, bits [10:8]

For a trapped floating-point exception from an instruction executed in AArch32 state this field is RES1.

For a trapped floating-point exception from an instruction executed in AArch64 state this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

#### **IDF**, bit [7]

Input Denormal floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
000	Input denormal floating-point exception has not occurred.
0b1	Input denormal floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

#### Bits [6:5]

Reserved, RESO.

# **IXF**, bit [4]

Inexact floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Inexact floating-point exception has not occurred.
0b1	Inexact floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

### UFF, bit [3]

Underflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Underflow floating-point exception has not occurred.
0b1	Underflow floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

# OFF, bit [2]

Overflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Overflow floating-point exception has not occurred.
0b1	Overflow floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

# **DZF**, bit [1]

Divide by Zero floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Divide by Zero floating-point exception has not occurred.
0b1	Divide by Zero floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

# IOF, bit [0]

Invalid Operation floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:


Value	Meaning
0b0	Invalid Operation floating-point exception has not occurred.
0b1	Invalid Operation floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

In an implementation that supports the trapping of floating-point exceptions:

- From an Exception level using AArch64, the FPCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.
- From an Exception level using AArch32, the FPSCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.

# an SError interrupt



# **IDS**, bit [24]

IMPLEMENTATION DEFINED syndrome. Possible values of this bit are:

Value	Meaning
0d0	Bits[23:0] of the ISS field holds the fields described in this encoding. If the RAS Extension is not implemented, this means that bits[23:0] of the ISS field are RESO.
0b1	Bits[23:0] of the ISS field holds IMPLEMENTATION DEFINED syndrome information that can be used to provide additional information about the SError interrupt.

This field was previously called ISV.

This field resets to an architecturally UNKNOWN value.

Bits [23:14]

Reserved, RESO.

**IESB**, bit [13]

# When ARMv8.2-IESB is implemented:

Implicit error synchronization event.

Value	Meaning
000	The SError interrupt was either not synchronized by the implicit error synchronization event or not taken immediately.
0b1	The SError interrupt was synchronized by the implicit error synchronization event and taken immediately.

This field is RESO if the value returned in the DFSC field is not 0b010001.

Armv8.2 requires the implementation of the RAS Extension and xARMv8.2-IESB.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RES0

# **AET, bits [12:10]**

Asynchronous Error Type.

When the RAS Extension is implemented and DFSC is 0b010001, describes the state of the PE after taking the SError interrupt exception. The possible values of this field are:

Value	Meaning		
0b000	Uncontainable error (UC).		
0b001	Unrecoverable error (UEU).		
0b010	Restartable error (UEO).		
0b011	Recoverable error (UER).		
0b110	Corrected error (CE).		

All other values are reserved.

If multiple errors are taken as a single SError interrupt exception, the overall state of the PE is reported. For example, if both a Recoverable and Unrecoverable error occurred, the state is Unrecoverable.

Software can use this information to determine what recovery might be possible. The recovery software must also examine any implemented fault records to determine the location and extent of the error.

This field is RESO if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010001.

Armv8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

#### **EA**, bit [9]

External abort type. When the RAS Extension is implemented, this bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field is RESO if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010001.

Army8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

#### Bits [8:6]

Reserved, RESO.

# **DFSC**, bits [5:0]

Data Fault Status Code. When the RAS Extension is implemented, possible values of this field are:

Value	Meaning
00000000	Uncategorized.
0b010001	Asynchronous SError interrupt.

All other values are reserved.

If the RAS Extension is not implemented, this field is RESO.

Armv8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

# an exception from a Breakpoint or Vector Catch debug exception



#### Bits [24:6]

Reserved, RESO.

**IFSC**, bits [5:0]

# 3.2. Alphabetical list of registers

Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions:

- For exceptions from AArch64, see x'Breakpoint exceptions'.
- For exceptions from AArch32, see x'Breakpoint exceptions' and x'Vector Catch exceptions'.

#### an exception from a Software Step exception



#### ISV, bit [24]

Instruction syndrome valid. Indicates whether the EX bit, ISS[6], is valid, as follows:

Value	Meaning	
0b0	EX bit is RESO.	
0b1	EX bit is valid.	

See the EX bit description for more information.

This field resets to an architecturally UNKNOWN value.

# Bits [23:7]

Reserved, RESO.

# **EX**, bit [6]

Exclusive operation. If the ISV bit is set to 1, this bit indicates whether a Load-Exclusive instruction was stepped.

Value	Meaning
0b0	An instruction other than a Load- Exclusive instruction was stepped.
0b1	A Load-Exclusive instruction was stepped.

If the ISV bit is set to 0, this bit is RESO, indicating no syndrome data is available.

This field resets to an architecturally UNKNOWN value.

#### **IFSC**, bits [5:0]

Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x'Software Step exceptions' in the Arm® Architecture

Reference Manual, Armv8, for Armv8-A architecture profile,.

# an exception from a Watchpoint exception



# Bits [24:14]

Reserved, RESO.

# Bit [13]

Reserved, RESO.

# Bits [12:9]

Reserved, RESO.

#### CM, bit [8]

Cache maintenance. Indicates whether the Watchpoint exception came from a cache maintenance or address translation instruction:

Value	Meaning		
0b0	The Watchpoint exception was not generated by the execution of one of the System instructions identified in the description of value 1.		
0b1	The Watchpoint exception was generated by either the execution of a cache maintenance instruction or by a synchronous Watchpoint exception on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.		

This field resets to an architecturally UNKNOWN value.

# Bit [7]

Reserved, RESO.

# WnR, bit [6]

Write not Read. Indicates whether the Watchpoint exception was caused by an instruction writing to a memory location, or by an instruction reading from a memory location. The possible values of this bit are:

Value	Meaning
0b0	Watchpoint exception caused by an instruction reading from a memory location.
0b1	Watchpoint exception caused by an instruction writing to a memory location.

For Watchpoint exceptions on cache maintenance and address translation instructions, this bit always returns a value of 1.

For Watchpoint exceptions from an atomic instruction, this field is set to 0 if a read of the location would have

# 3.2. Alphabetical list of registers

generated the Watchpoint exception, otherwise it is set to 1.

If multiple watchpoints match on the same access, it is UNPREDICTABLE which watchpoint generates the Watchpoint exception.

This field resets to an architecturally UNKNOWN value.

#### **DFSC**, bits [5:0]

Data Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x'Watchpoint exceptions' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

#### an exception from execution of a Breakpoint instruction



#### Bits [24:16]

Reserved, RESO.

#### Comment, bits [15:0]

Set to the instruction comment field value, zero extended as necessary. For the AArch32 BKPT instructions, the comment field is described as the immediate field.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x'Breakpoint instruction exceptions' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

#### an exception from a Pointer Authentication instruction when HCR EL2.API == 0 || SCR EL3.API == 0




#### Bits [24:0]

Reserved, RESO.

For more information about generating these exceptions, see:

- HCR\_EL2.API, for exceptions from Pointer authentication instructions, using AArch64 state, trapped to EL2.
- SCR\_EL3.API, for exceptions from Pointer authentication instructions, using AArch64 state, trapped to EL3.

#### an exception from a Pointer Authentication instruction authentication failure



### Bits [24:2]

Reserved, RESO.

# Bit [1], bit [1]

This field indicates whether the exception is as a result of an Instruction key or a Data key.

Value	Meaning
0b0	Instruction Key.
0b1	Data Key.

This field resets to an architecturally UNKNOWN value.

# Bit [0], bit [0]

This field indicates whether the exception is as a result of an A key or a B key.

Value	Meaning	
0b0	A key.	
0b1	B key.	

This field resets to an architecturally UNKNOWN value.

The following instructions generate an exception when the Pointer Authentication Code (PAC) is incorrect:

- AUTIASP, AUTIAZ, AUTIA1716.
- AUTIBSP, AUTIBZ, AUTIB1716.
- AUTIA, AUTDA, AUTIB, AUTDB.
- AUTIZA, AUTIZB, AUTDZA, AUTDZB.

It is IMPLEMENTATION DEFINED whether the following instructions generate an exception directly from the authorization failure, rather than changing the address in a way that will generate a translation fault when the address is accessed:

- RETAA, RETAB.
- BRAA, BRAB, BLRAA, BLRAB.
- BRAAZ, BRABZ, BLRAAZ, BLRABZ.
- ERETAA, ERETAB.
- · LDRAA, LDRAB, whether the authenticated address is written back to the base register or not.

# Accessing the ESR EL2

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic ESR\_EL2 or ESR\_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

# Read using name ESR\_EL2

The assembler syntax is:

MRS <Xt>, ESR\_EL2

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0010	0b000

# Accessibility:

1 if PSTATE.EL == ELO then

# 3.2. Alphabetical list of registers

```
UNDEFINED;
    elsif PSTATE.EL == EL1 then
         UNDEFINED;
    elsif PSTATE.EL == EL2 then
          \textbf{if} \ \texttt{IsFeatureImplemented("Morello")} \ \textbf{\&\&} \ \texttt{!CapIsSystemAccessEnabled()} \ \textbf{\&\&} \ \texttt{!Halted()} \ \textbf{then} 
              if TargetELForCapabilityExceptions() == EL2 then
                  AArch64.SystemAccessTrap(EL2, 0x18);
8
10
                   AArch64.SystemAccessTrap(EL3, 0x18);
11
12
             return ESR_EL2;
    elsif PSTATE.EL == EL3 then
13
14
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15
             AArch64.SystemAccessTrap(EL3, 0x18);
16
17
              return ESR_EL2;
```

#### Write using name ESR\_EL2

The assembler syntax is:

```
MSR ESR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0010	0b000

# Accessibility:

```
if PSTATE.EL == ELO then
2
       UNDEFINED;
3
    elsif PSTATE.EL == EL1 then
        UNDEFINED;
    elsif PSTATE.EL == EL2 then
       if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
6
           \textbf{if} \ \texttt{TargetELForCapabilityExceptions()} \ == \ \texttt{EL2} \ \textbf{then}
8
               AArch64.SystemAccessTrap(EL2, 0x18);
           else
10
               AArch64.SystemAccessTrap(EL3, 0x18);
11
       else
   ESR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
12
13
       14
15
16
           ESR\_EL2 = X[t];
```

# Read using name ESR\_EL1

The assembler syntax is:

```
MRS <Xt>, ESR_EL1
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0010	0b000

Accessibility:

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
             if TargetELForCapabilityExceptions() == EL1 then
    AArch64.SystemAccessTrap(EL1, 0x18);
6
             \textbf{elsif} \ \texttt{TargetELForCapabilityExceptions()} \ == \ \texttt{EL2} \ \textbf{then}
 8
                 AArch64.SystemAccessTrap(EL2, 0x18);
                 AArch64.SystemAccessTrap(EL3, 0x18);
11
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TRVM == '1' then
12
            AArch64.SystemAccessTrap(EL2, 0x18);
13
         else
             return ESR EL1;
14
    elsif PSTATE.EL == EL2 then
15
16
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17
             if TargetELForCapabilityExceptions() == EL2 then
18
                 AArch64.SystemAccessTrap(EL2, 0x18);
19
20
                 AArch64.SystemAccessTrap(EL3, 0x18);
21
         elsif HCR_EL2.E2H == '1' then
22
            return ESR_EL2;
23
24
             return ESR_EL1;
25
    elsif PSTATE.EL == EL3 then
26
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27
             AArch64.SystemAccessTrap(EL3, 0x18);
28
           return ESR_EL1;
```

### Write using name ESR\_EL1

The assembler syntax is:

MSR ESR\_EL1, <Xt>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0010	0b000

# Accessibility:

```
if PSTATE.EL == ELO then
        UNDEFINED:
    elsif PSTATE.EL == EL1 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL1 then
6
                 AArch64.SystemAccessTrap(EL1, 0x18);
            \textbf{elsif} \ \texttt{TargetELForCapabilityExceptions()} \ == \ \texttt{EL2} \ \textbf{then}
8
                AArch64.SystemAccessTrap(EL2, 0x18);
             else
                 AArch64.SystemAccessTrap(EL3, 0x18);
10
11
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TVM == '1' then
12
            AArch64.SystemAccessTrap(EL2, 0x18);
13
        else
    ESR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
14
15
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
16
17
            if TargetELForCapabilityExceptions() == EL2 then
                 AArch64.SystemAccessTrap(EL2, 0x18);
18
19
             else
20
                AArch64.SystemAccessTrap(EL3, 0x18);
21
        elsif HCR_EL2.E2H == '1' then
22
            ESR\_EL2 = X[t];
23
            ESR\_EL1 = X[t];
24
25
    elsif PSTATE.EL == EL3 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
26
27
            AArch64.SystemAccessTrap(EL3, 0x18);
```

29 ESR\_EL1 = X[t];

# 3.2.27 ESR\_EL3, Exception Syndrome Register (EL3)

The ESR\_EL3 characteristics are:

#### **Purpose**

Holds syndrome information for an exception taken to EL3.

#### **Attributes**

ESR\_EL3 is a 64-bit register.

# Configuration

This register is present only when HaveEL(EL3). Otherwise, direct accesses to ESR\_EL3 are UNDE-FINED.

# **Field descriptions**

The ESR EL3 bit assignments are:

Ľ	53			32	2
				RES0	
	31 2	5 <sub>1</sub> 25	<sub> </sub> 24	0	
	EC	IL		ISS	

ESR\_EL3 is made UNKNOWN as a result of an exception return from EL3.

When an UNPREDICTABLE instruction is treated as UNDEFINED, and the exception is taken to EL3, the value of ESR\_EL3 is UNKNOWN. The value written to ESR\_EL3 must be consistent with a value that could be created as a result of an exception from the same Exception level that generated the exception as a result of a situation that is not UNPREDICTABLE at that Exception level, in order to avoid the possibility of a privilege violation.

# Bits [63:32]

Reserved, RESO.

# EC, bits [31:26]

Exception Class. Indicates the reason for the exception that this register holds information about.

For each EC value, the table references a subsection that gives information about:

- The cause of the exception, for example the configuration required to enable the trap.
- The encoding of the associated ISS.

Possible values of the EC field are:

Value	Meaning	Link	Applies
0ь000000	Unknown reason.	ISS - exceptions with an unknown reason	
0b000001	Trapped WFI or WFE instruction execution.  Conditional WFE and WFI instructions that fail their condition code check do not cause an exception.	ISS - an exception from a WFI or WFE instruction	
0b000011	Trapped MCR or MRC access with (coproc==0b1111) that is not reported using EC 0b000000.	ISS - an exception from an MCR or MRC access	

Value	Meaning	Link	Applies
0b000100	Trapped MCRR or MRRC access with (coproc==0b1111) that is not reported using EC 0b0000000.	ISS - an exception from an MCRR or MRRC access	
0b000101	Trapped MCR or MRC access with (coproc==0b1110).	ISS - an exception from an MCR or MRC access	
0b000110	<ul> <li>Trapped LDC or STC access.</li> <li>The only architected uses of these instruction are:</li> <li>An STC to write data to memory from DBGDTRRXint.</li> <li>An LDC to read data from memory to DBGDTRTXint.</li> </ul>	ISS - an exception from an LDC or STC instruction	
0b000111	Access to SVE, Advanced SIMD, or floating-point functionality trapped by CPACR_EL1.FPEN, CPTR_EL2.FPEN, CPTR_EL2.TFP, or CPTR_EL3.TFP control.  Excludes exceptions resulting from CPACR_EL1 when the value of HCR_EL2.TGE is 1, or because SVE or Advanced SIMD and floating-point are not implemented. These are reported with EC value 0b000000 as described in 'EC encodings when routing exceptions to EL2' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D1.10.4.	ISS - an exception from an access to SVE, Advanced SIMD or floating-point functionality, resulting from CPACR_EL1.FPEN, CPTR_EL2.FPEN or CPTR_ELx.TFP	
0b001100	Trapped MRRC access with (coproc==0b1110).	ISS - an exception from an MCRR or MRRC access	
0b001110	Illegal Execution state.	ISS - an exception from an Illegal Execution state, or a PC or SP alignment fault	
0b010011	SMC instruction execution in AArch32 state, when SMC is not disabled. This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TSC is 1.	ISS - an exception from SMC instruction execution in AArch32 state	
0b010101	SVC instruction execution in AArch64 state.	ISS - an exception from HVC or SVC instruction execution	
0b010110	HVC instruction execution in AArch64 state, when HVC is not disabled.	ISS - an exception from HVC or SVC instruction execution	
0b010111	SMC instruction execution in AArch64 state, when SMC is not disabled. This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TSC is 1.	ISS - an exception from SMC instruction execution in AArch64 state	

Value	Meaning	Link	Applies
0ь011000	Trapped MSR, MRS or System instruction execution in AArch64 state, that is not reported using EC 0b000000, 0b000001, 0b000111 or 0b101010. If xARMv8.0-CSV2 is implemented, also Cache Speculation Variant exceptions. This includes all instructions that cause exceptions that are part of the encoding space defined in 'System instruction class encoding overview' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section C5.2.2, except for those exceptions reported using EC values 0b0000000, 0b0000001, or 0b000111.	ISS - an exception from MSR, MRS, or System instruction execution in AArch64 state	
0b011001	Access to SVE functionality trapped as a result of CPACR_EL1.ZEN, CPTR_EL2.TZ, or CPTR_EL3.EZ, that is not reported using EC 0b000000.  This EC is defined only if xSVEis implemented.	ISS - an exception from an access to SVE functionality, resulting from CPACR_EL1.ZEN, CPTR_EL2.ZEN, CPTR_EL2.TZ, or CPTR_EL3.EZ	
0b011111	IMPLEMENTATION DEFINED exception to EL3.	ISS - an IMPLEMENTATION DEFINED exception to EL3	
0ь100000	Instruction Abort from a lower Exception level, that might be using AArch32 or AArch64. Used for MMU faults generated by instruction accesses and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	ISS - an exception from an Instruction Abort	
0ь100001	Instruction Abort taken without a change in Exception level. Used for MMU faults generated by instruction accesses and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	ISS - an exception from an Instruction Abort	
0b100010	PC alignment fault exception.	ISS - an exception from an Illegal Execution state, or a PC or SP alignment fault	

Value	Meaning	Link	Applies
0ь100100	Data Abort from a lower Exception level, that might be using AArch32 or AArch64.  Used for MMU faults generated by data accesses, alignment faults other than those caused by Stack Pointer misalignment, and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	ISS - an exception from a Data Abort	
0b100101	Data Abort taken without a change in Exception level. Used for MMU faults generated by data accesses, alignment faults other than those caused by Stack Pointer misalignment, and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	ISS - an exception from a Data Abort	
0b100110	SP alignment fault exception.	ISS - an exception from an Illegal Execution state, or a PC or SP alignment fault	
0b101001	Access to the Morello architecture trapped as a result of CPACR_EL1.CEN, CPTR_EL2.CEN, CPTR_EL2.TC, or CPTR_EL3.EC.	ISS - an exception from an access to the Morello architecture	When Morello is implement
0b101010	Trapped capability MSR or MRS instruction execution. This EC value is valid if Morello architecture is implemented, otherwise it is reserved. Used for trapped accesses to capability System registers via MSR or MRS instructions.	ISS - an exception from capability MSR or MRS instruction execution	When Morello is implement
0ь101100	Trapped floating-point exception taken from AArch64 state. This EC value is valid if the implementation supports trapping of floating-point exceptions, otherwise it is reserved. Whether a floating-point implementation supports trapping of floating-point exceptions is IMPLEMENTATION DEFINED.	ISS - an exception from a trapped floating-point exception	
0b101111	SError interrupt.	ISS - an SError interrupt	
0b111100	BRK instruction execution in AArch64 state. This is reported in ESR_EL3 only if a BRK instruction is executed.	ISS - an exception from execution of a Breakpoint instruction	

All other EC values are reserved by Arm, and:

- Unused values in the range 0b000000 0b101100 (0x00 0x2C) are reserved for future use for synchronous exceptions.
- Unused values in the range 0b101101 0b111111 (0x2D 0x3F) are reserved for future use, and might be used for synchronous or asynchronous exceptions.

The effect of programming this field to a reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in 'Reserved values in System and memory-mapped registers and translation table entries' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section K1.1.11.

This field resets to an architecturally UNKNOWN value.

# IL, bit [25]

Instruction Length for synchronous exceptions. Possible values of this bit are:

Value	Meaning		
0b0	16-bit instruction trapped.		
0b1	<ul> <li>32-bit instruction trapped. This value is also used when the exception is one of the following: <ul> <li>An SError interrupt.</li> <li>An Instruction Abort exception.</li> <li>A PC alignment fault exception.</li> <li>An SP alignment fault exception.</li> <li>A Data Abort exception for which the value of the ISV bit is 0.</li> <li>An Illegal Execution state exception.</li> <li>Any debug exception except for Breakpoint instruction exceptions. For Breakpoint instruction exceptions, this bit has its standard meaning: <ul> <li>Ob0: 16-bit T32 BKPT instruction.</li> <li>Ob1: 32-bit A32 BKPT instruction or A64 BRK instruction.</li> </ul> </li> <li>An exception reported using EC value 0b000000.</li> </ul></li></ul>		

This field resets to an architecturally UNKNOWN value.

# ISS, bits [24:0]

Instruction Specific Syndrome. Architecturally, this field can be defined independently for each defined Exception class. However, in practice, some ISS encodings are used for more than one Exception class.

Typically, an ISS encoding has a number of subfields. When an ISS subfield holds a register number, the value returned in that field is the AArch64 view of the register number.

For an exception taken from AArch32 state, see x'Mapping of the general-purpose registers between the Execution states'.

If the AArch32 register descriptor is 0b1111, then:

- If the instruction that generated the exception was not UNPREDICTABLE, the field takes the value 0b11111.
- If the instruction that generated the exception was UNPREDICTABLE, the field takes an UNKNOWN value that must be either:
  - The AArch64 view of the register number of a register that might have been used at the Exception level from which the exception was taken.
  - The value 0b11111.

When the EC field is 0b000000, indicating an exception with an unknown reason, the ISS field is not valid, RESO.

#### exceptions with an unknown reason



# Bits [24:0]

Reserved, RESO.

When an exception is reported using this EC code the IL field is set to 1.

This EC code is used for all exceptions that are not covered by any other EC value. This includes exceptions that are generated in the following situations:

- The attempted execution of an instruction bit pattern that has no allocated instruction or that is not accessible at the current Exception level and Security state, including:
  - A read access using a System register pattern that is not allocated for reads or that does not permit reads at the current Exception level and Security state.
  - A write access using a System register pattern that is not allocated for writes or that does not permit writes at the current Exception level and Security state.
  - Instruction encodings that are unallocated.
  - Instruction encodings for instructions that are not implemented in the implementation.
- In Debug state, the attempted execution of an instruction bit pattern that is not accessible in Debug state.
- In Non-debug state, the attempted execution of an instruction bit pattern that is not accessible in Non-debug
- In AArch32 state, attempted execution of a short vector floating-point instruction.
- In an implementation that does not include Advanced SIMD and floating-point functionality, an attempted
  access to Advanced SIMD or floating-point functionality under conditions where that access would be
  permitted if that functionality was present. This includes the attempted execution of an Advanced SIMD or
  floating-point instruction, and attempted accesses to Advanced SIMD and floating-point System registers.
- An exception generated because of the value of one of the SCTLR\_EL1.{ITD, SED, CP15BEN} control bits.
- Attempted execution of:
  - An HVC instruction when disabled by HCR\_EL2.HCD or SCR\_EL3.HCE.
  - An SMC instruction when disabled by SCR\_EL3.SMD.
  - An HLT instruction when disabled by EDSCR.HDE.
- Attempted execution of an MSR or MRS instruction to access SP\_EL0 when the value of SPSel.SP is 0.
- Attempted execution, in Debug state, of:
  - A DCPS1 instruction when the value of HCR\_EL2.TGE is 1 and EL2 is disabled or not implemented in the current Security state.
  - A DCPS2 instruction from EL1 or EL0 when EL2 is disabled or not implemented in the current Security state.
  - A DCPS3 instruction when the value of EDSCR.SDD is 1, or when EL3 is not implemented.
- When EL3 is using AArch64, attempted execution from Secure EL1 of an SRS instruction using R13\_mon. See x'Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32'.
- In Debug state when the value of EDSCR.SDD is 1, the attempted execution at EL2, EL1, or EL0 of an instruction that is configured to trap to EL3.
- In AArch32 state, the attempted execution of an MRS (banked register) or an MSR (banked register) instruction to SPSR\_mon, SP\_mon, or LR\_mon.
- An exception that is taken to EL2 because the value of HCR\_EL2.TGE is 1 that, if the value of HCR\_EL2.TGE was 0 would have been reported with an ESR\_ELx.EC value of 0b000111.
- When SVE is not implemented, attempted execution of:
  - An SVE instruction.
  - An MSR or MRS instruction to access ZCR EL1, ZCR EL2, or ZCR EL3.

### an exception from a WFI or WFE instruction



### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning	
0b0	The COND field is not valid.	
0b1	The COND field is valid.	

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to
    determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

## Bits [19:1]

Reserved, RESO.

### TI, bit [0]

Trapped instruction. Possible values of this bit are:

Value	Meaning	
0b0	WFI trapped.	
0b1	WFE trapped.	

The following fields describe configuration settings for generating this exception:

- SCTLR\_EL1.{nTWE, nTWI}.
- HCR\_EL2.{TWE, TWI}.
- SCR\_EL3.{TWE, TWI}.

## an exception from an MCR or MRC access



### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning	
0b0	The COND field is not valid.	
0b1	The COND field is valid.	

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.

- CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

### Opc2, bits [19:17]

The Opc2 value from the issued instruction.

For a trapped VMRS access, holds the value 0b000.

This field resets to an architecturally UNKNOWN value.

### Opc1, bits [16:14]

The Opc1 value from the issued instruction.

For a trapped VMRS access, holds the value 0b111.

This field resets to an architecturally UNKNOWN value.

### CRn, bits [13:10]

The CRn value from the issued instruction.

For a trapped VMRS access, holds the reg field from the VMRS instruction encoding.

This field resets to an architecturally UNKNOWN value.

## Rt, bits [9:5]

The Rt value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

## CRm, bits [4:1]

The CRm value from the issued instruction.

For a trapped VMRS access, holds the value 0b0000.

This field resets to an architecturally UNKNOWN value.

## Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning	
0b0	Write to System register space. MCR instruction.	
0b1	Read from System register space. MRC or VMRS instruction.	

This field resets to an architecturally UNKNOWN value.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000011:

• CNTKCTL\_EL1.{EL0PTEN, EL0VTEN, EL0PCTEN, EL0VCTEN}, for accesses to the Generic Timer Registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.

- PMUSERENR\_EL0.{ER, CR, SW, EN}, for accesses to Performance Monitor registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- AMUSERENR\_EL0.EN, for accesses to Activity Monitors registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers from EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.TTLB, for execution of TLB maintenance instructions at EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.{TSW, TPC, TPU} for execution of cache maintenance instructions at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.TACR, for accesses to the Auxiliary Control Register at EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.TIDCP, for accesses to lockdown, DMA, and TCM operations at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.{TID1, TID2, TID3}, for accesses to ID registers at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL2.TCPAC, for accesses to CPACR\_EL1 or CPACR using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HSTR\_EL2.T<n>, for accesses to System registers using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CNTHCTL\_EL2.EL1PCEN, for accesses to the Generic Timer registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL2.TAM, for accesses to Activity Monitors registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL3.TCPAC, for accesses to CPACR from EL1 and EL2, and accesses to HCPTR from EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- MDCR\_EL3.TPM, for accesses to Performance Monitor registers from EL0, EL1 and EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- CPTR\_EL3.TAM, for accesses to Activity Monitors registers from EL0, EL1 and EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- For information on other traps using EC value 0b000011, see x'Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32'.
- If xARMv8.6-FGT is implemented, MCR or MRC access to some registers at EL0, trapped to EL2. [endif]

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000101:

- CPACR\_EL1.TTA for accesses to trace registers, MCR or MRC access (coproc == 0b1110) trapped to EL1 or EL2.
- MDSCR\_EL1.TDCC, for accesses to the Debug Communications Channel (DCC) registers at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL1 or EL2.
- HCR\_EL2.TID0, for accesses to the JIDR register in the ID group 0 at EL0 and EL1 using AArch32, MRC access (coproc == 0b1110) trapped to EL2.
- CPTR\_EL2.TTA, for accesses to trace registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- MDCR\_EL2.TDRA, for accesses to Debug ROM registers DBGDRAR and AArch-DBGDSAR using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- MDCR\_EL2.TDOSA, for accesses to powerdown debug registers, using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- MDCR\_EL2.TDA, for accesses to other debug registers, using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- CPTR\_EL3.TTA, for accesses to trace registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.
- MDCR EL3.TDOSA, for accesses to powerdown debug registers using AArch32, MCR or MRC access


(coproc == 0b1110) trapped to EL3.

• MDCR\_EL3.TDA, for accesses to other debug registers, using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b001000:

- HCR\_EL2.TID0, for accesses to the FPSID register in ID group 0 at EL1 using AArch32 state, VMRS access trapped to EL2.
- HCR\_EL2.TID3, for accesses to registers in ID group 3 including MVFR0, MVFR1 and MVFR2, VMRS access trapped to EL2.

### an exception from an MCRR or MRRC access



## CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning	
0b0	The COND field is not valid.	
0b1	The COND field is valid.	

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to
    determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is

set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

#### Opc1, bits [19:16]

The Opc1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

#### Bit [15]

Reserved, RESO.

### Rt2, bits [14:10]

The Rt2 value from the issued instruction, the second general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

#### Rt, bits [9:5]

The Rt value from the issued instruction, the first general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

#### CRm, bits [4:1]

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

## Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning	
0b0	Write to System register space. MCRR instruction.	
0b1	Read from System register space. MRRC instruction.	

This field resets to an architecturally UNKNOWN value.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000100:

- CNTKCTL\_EL1.{EL0PTEN, EL0VTEN, EL0PCTEN, EL0VCTEN}, for accesses to the Generic Timer Registers from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- PMUSERENR\_EL0.{CR, EN}, for accesses to Performance Monitor registers from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- AMUSERENR\_EL0.{EN}, for accesses to Activity Monitors registers AMEVCNTR0<n> and AMEVCNTR1<n> from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers from EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- HSTR\_EL2.T<n>, for accesses to System registers using AArch32 state, MCRR or MRRC access (coproc


== 0b1111) trapped to EL2.

- CNTHCTL\_EL2.{EL1PCEN, EL1PCTEN}, for accesses to the Generic Timer registers from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL2.TAM, for accesses to Activity Monitors registers registers AMEVCNTR0<n> and AMEVCNTR1<n> from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- MDCR\_EL3.TPM, for accesses to Performance Monitor registers from EL0, EL1 and EL2 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL3.
- CPTR\_EL3.TAM, for accesses to Activity Monitors registers from EL0, EL1 and EL2 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL3.

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b001100:

- CPACR\_EL1.TTA for accesses to trace registers using MCR or MRC instructions, MCRR or MRRC access (coproc == 0b1110) trapped to EL1 or EL2.
- MDSCR\_EL1.TDCC, for accesses to the Debug Communications Channel (DCC) registers DBGDSAR and DBGDRAR at EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1110) trapped to EL1 or EL2.
- CPTR\_EL2.TTA, for accesses to trace registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL2.
- MDCR\_EL2.TDRA, for accesses to Debug ROM registers DBGDRAR and AArch-DBGDSAR using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL2.
- CPTR\_EL3.TTA, for accesses to trace registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.
- MDCR\_EL3.TDOSA, for traps to powerdown debug registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.
- MDCR\_EL3.TDA, for accesses to other debug registers, using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.

### an exception from an LDC or STC instruction



### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning	
0b0	The COND field is not valid.	
0b1	The COND field is valid.	

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

### imm8, bits [19:12]

The immediate value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

#### Bits [11:10]

Reserved, RESO.

#### Rn, bits [9:5]

The Rn value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field is valid only when AM[2] is 0, indicating an immediate form of the LDC or STC instruction. When AM[2] is 1, indicating a literal form of the LDC or STC instruction, this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

### Offset, bit [4]

Indicates whether the offset is added or subtracted:

Value	Meaning	
0b0	Subtract offset.	
0b1	Add offset.	

This bit corresponds to the U bit in the instruction encoding.

This field resets to an architecturally UNKNOWN value.

## AM, bits [3:1]

Addressing mode. The permitted values of this field are:

Value	Meaning
0b000	Immediate unindexed.
0b001	Immediate post-indexed.
0b010	Immediate offset.
0b011	Immediate pre-indexed.
0b100	For a trapped STC instruction or a trapped T32 LDC instruction this encoding is reserved.
0b110	For a trapped STC instruction, this encoding is reserved.

The values 0b101 and 0b111 are reserved. The effect of programming this field to a reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in x'Reserved values in System and memory-mapped registers and translation table entries'.

Bit [2] in this subfield indicates the instruction form, immediate or literal.

Bits [1:0] in this subfield correspond to the bits {P, W} in the instruction encoding.

This field resets to an architecturally UNKNOWN value.

### Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning	
0b0	Write to memory. STC instruction.	
0b1	Read from memory. LDC instruction.	

This field resets to an architecturally UNKNOWN value.

The following fields describe the configuration settings for the traps that are reported using EC value 0b000110:

- MDSCR\_EL1.TDCC, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint trapped to EL1 or EL2.
- MDCR\_EL2.TDA, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint MCR or MRC access trapped to EL2.
- MDCR\_EL3.TDA, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint MCR or MRC access trapped to EL3.

an exception from an access to SVE, Advanced SIMD or floating-point functionality, resulting from CPACR\_EL1.FPEN, CPTR\_EL2.FPEN or CPTR\_ELx.TFP



The accesses covered by this trap include:

- Execution of SVE or Advanced SIMD and floating-point instructions.
- Accesses to the Advanced SIMD and floating-point System registers.

For an implementation that does not include either SVE or support for floating-point and Advanced SIMD, the exception is reported using the EC value 0b000000.

### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning	
0b0	The COND field is not valid.	
0b1	The COND field is valid.	

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

#### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

### Bits [19:0]

Reserved, RESO.

The following sections describe the configuration settings for the traps that are reported using EC value 0b000111:

- CPACR\_EL1.FPEN, for accesses to SIMD and floating-point registers trapped to EL1.
- CPTR\_EL2.TFP, for accesses to SIMD and floating-point registers trapped to EL2.
- CPTR\_EL2.TFP, for accesses to SIMD and floating-point registers trapped to EL3.

an exception from an access to SVE functionality, resulting from CPACR\_EL1.ZEN, CPTR\_EL2.ZEN, CPTR\_EL2.TZ, or CPTR\_EL3.EZ



#### Bits [24:0]

### When SVE is implemented:

Reserved, RESO.

#### Otherwise:

RESO

The accesses covered by this trap include:

- Execution of SVE instructions.
- Accesses to the SVE system registers, ZCR\_ELx and ID\_AA64ZFR0\_EL1.

For an implementation that does not include SVE, the exception is reported using the EC value 0b0000000.

### an exception from an Illegal Execution state, or a PC or SP alignment fault



### Bits [24:0]

Reserved, RESO.

There are no configuration settings for generating Illegal Execution state exceptions and PC alignment fault exceptions. For more information about these exceptions see x'The Illegal Execution state exception' and x'PC alignment checking'.

x'SP alignment checking' describes the configuration settings for generating SP alignment fault exceptions.

## an exception from HVC or SVC instruction execution

24 16	15 0
RES0	imm16

## Bits [24:16]

Reserved, RESO.

### imm16, bits [15:0]

The value of the immediate field from the HVC or SVC instruction.

For an HVC instruction, and for an A64 SVC instruction, this is the value of the imm16 field of the issued instruction.

For an A32 or T32 SVC instruction:

- If the instruction is unconditional, then:
  - For the T32 instruction, this field is zero-extended from the imm8 field of the instruction.
  - For the A32 instruction, this field is the bottom 16 bits of the imm24 field of the instruction.
- If the instruction is conditional, this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

In AArch32 state, the HVC instruction is unconditional, and a conditional SVC instruction generates an exception only if it passes its condition code check. Therefore, the syndrome information for these exceptions does not require conditionality information.

For T32 and A32 instructions, see x'SVC' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x'HVC' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

For A64 instructions, see x'SVC' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x'HVC' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

#### an exception from SMC instruction execution in AArch32 state



For an SMC instruction that completes normally and generates an exception that is taken to EL3, the ISS encoding is RESO.

For an SMC instruction that is trapped to EL2 from EL1 because HCR\_EL2.TSC is 1, the ISS encoding is as shown in the diagram.

### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field is only valid if CCKNOWNPASS is 1, otherwise it is RESO.

This field resets to an architecturally UNKNOWN value.

### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field is only valid if CCKNOWNPASS is 1, otherwise it is RESO.

This field resets to an architecturally UNKNOWN value.

### CCKNOWNPASS, bit [19]

Indicates whether the instruction might have failed its condition code check.

Value	Meaning
0d0	The instruction was unconditional, or was conditional and passed its condition code check.
0b1	The instruction was conditional, and might have failed its condition code check.

In an implementation in which an SMC instruction that fails it code check is not trapped, this field can always return the value 0.

This field resets to an architecturally UNKNOWN value.

## Bits [18:0]

Reserved, RESO.

HCR\_EL2.TSC describes the configuration settings for trapping SMC instructions to EL2.

x'System calls' describes the case where these exceptions are trapped to EL3.

### an exception from SMC instruction execution in AArch64 state



## Bits [24:16]

Reserved, RESO.

### imm16, bits [15:0]

The value of the immediate field from the issued SMC instruction.

This field resets to an architecturally UNKNOWN value.


The value of ISS[24:0] described here is used both:

- When an SMC instruction is trapped from EL1 modes.
- When an SMC instruction is not trapped, so completes normally and generates an exception that is taken to EL3.

HCR\_EL2.TSC describes the configuration settings for trapping SMC from EL1 modes.

x'System calls' describes the case where these exceptions are trapped to EL3.

### an exception from MSR, MRS, or System instruction execution in AArch64 state



Bits [24:22]

Reserved, RESO.

## Op0, bits [21:20]

The Op0 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

#### Op2, bits [19:17]

The Op2 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

## Op1, bits [16:14]

The Op1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

### CRn, bits [13:10]

The CRn value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

### Rt, bits [9:5]

The Rt value from the issued instruction, the general-purpose register used for the transfer.

This field resets to an architecturally UNKNOWN value.

#### CRm, bits [4:1]

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

## Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
000	Write access, including MSR instructions.
0b1	Read access, including MRS instructions.

This field resets to an architecturally UNKNOWN value.

For exceptions caused by System instructions, see x'System instructions' subsection of 'Branches, exception generating and System instructions' for the encoding values returned by an instruction.

The following fields describe configuration settings for generating the exception that is reported using EC value 0b011000:

- SCTLR\_EL1.UCI, for execution of cache maintenance instructions using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.UCT, for accesses to CTR\_EL0 using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.DZE, for execution of DC ZVA instructions using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.UMA, for accesses to the PSTATE interrupt masks using AArch64 state, MSR or MRS access trapped to EL1 or EL2.

- CPACR\_EL1.TTA, for accesses to the trace registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- MDSCR\_EL1.TDCC, for accesses to the Debug Communications Channel (DCC) registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- CNTKCTL\_EL1.{EL0PTEN, EL0VTEN, EL0PCTEN, EL0VCTEN} accesses to the Generic Timer registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- PMUSERENR\_EL0.{ER, CR, SW, EN}, for accesses to the Performance Monitor registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- AMUSERENR\_EL0.EN, for accesses to Activity Monitors registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TDZ, for execution of DC ZVA instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TTLB, for execution of TLB maintenance instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{TSW, TPC, TPU}, for execution of cache maintenance instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TACR, for accesses to the Auxiliary Control Register, ACTLR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TIDCP, for accesses to lockdown, DMA, and TCM operations using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{TID1, TID2, TID3}, for accesses to ID group 1, ID group 2 or ID group 3 registers, using AArch64 state, MSR or MRS access trapped to EL2.
- CPTR\_EL2.TCPAC, for accesses to CPACR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- CPTR\_EL2.TTA, for accesses to the trace registers, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TTRF, for accesses to the trace filter register, TRFCR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDRA, for accesses to Debug ROM registers, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDOSA, for accesses to powerdown debug registers using AArch64 state, MSR or MRS access trapped to EL2.
- CNTHCTL\_EL2.{EL1PCEN, EL1PCTEN}, for accesses to the Generic Timer registers using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDA, for accesses to debug registers using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers, using AArch64 state, MSR or MRS access trapped to EL2.
- CPTR\_EL2.TAM, for accesses to Activity Monitors registers, using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.APK, for accesses to Pointer authentication key registers. using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{NV, NV1}, for Nested virtualization register access, using AArch64 state, MSR or MRS access, trapped to EL2.
- HCR\_EL2.AT, for execution of AT S1E\* instructions, using AArch64 state, MSR or MRS access, trapped to EL2.
- HCR\_EL2.{TERR, FIEN}, for accesses to RAS registers, using AArch64 state, MSR or MRS access, trapped to EL2.
- SCR\_EL3.APK, for accesses to Pointer authentication key registers, using AArch64 state, MSR or MRS access trapped to EL3.
- SCR\_EL3.ST, for accesses to the Counter-timer Physical Secure timer registers, using AArch64 state, MSR or MRS access trapped to EL3.
- SCR\_EL3.{TERR, FIEN}, for accesses to RAS registers, using AArch64 state, MSR or MRS access trapped to EL3.

- CPTR\_EL3.TCPAC, for accesses to CPTR\_EL2 and CPACR\_EL1 using AArch64 state, MSR or MRS access trapped to EL3.
- CPTR\_EL3.TTA, for accesses to the trace registers, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TTRF, for accesses to the filter trace control registers, TRFCR\_EL1 and TRFCR\_EL2, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TDA, for accesses to debug registers, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TDOSA, for accesses to powerdown debug registers, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TPM, for accesses to Performance Monitor registers, using AArch64 state, MSR or MRS access trapped to EL3.
- CPTR\_EL3.TAM, for accesses to Activity Monitors registers, using AArch64 state, MSR or MRS access, trapped to EL3.
- If xARMv8.2-EVT is implemented, HCR\_EL2.{TTLBOS, TTLBIS, TICAB, TOCU, TID4} and HCR2.{TTLBIS, TICAB, TOCU, TID4} control traps for EL1 and EL0 Cache controls that use this EC value.

## an IMPLEMENTATION DEFINED exception to EL3



IMPLEMENTATION DEFINED, bits [24:0] IMPLEMENTATION DEFINED

#### an exception from an Instruction Abort



### Bits [24:13]

Reserved, RESO.

#### **SET, bits [12:11]**

Synchronous Error Type. When the RAS Extension is implemented and IFSC is 0b010000, describes the state of the PE after taking the Instruction Abort exception. The possible values of this field are:

Value	Meaning
0b00	Recoverable error (UER).
0b10	Uncontainable error (UC).
0b11	Restartable error (UEO) or Corrected error (CE).

All other values are reserved.

Software can use this information to determine what recovery might be possible. Taking a synchronous External Abort exception might result in an unrecoverable PE state.

This field is RESO if either:

- The RAS Extension is not implemented.
- The value returned in the IFSC field is not 0b010000.

## FnV, bit [10]

FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk

Value	Meaning
060	FAR is valid.
0b1	FAR is not valid, and holds an UNKNOWN value.

This field is only valid if the IFSC code is 0b010000. It is RES0 for all other aborts.

This field resets to an architecturally UNKNOWN value.

## **EA**, bit [9]

External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field resets to an architecturally UNKNOWN value.

### Bit [8]

Reserved, RESO.

## **S1PTW**, bit [7]

For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:

Value	Meaning
0b0	Fault not on a stage 2 translation for a stage 1 translation table walk.
0b1	Fault on the stage 2 translation of an access for a stage 1 translation table walk.

For any abort other than a stage 2 fault this bit is RESO.

This field resets to an architecturally UNKNOWN value.

# Bit [6]

Reserved, RESO.

# **IFSC**, bits [5:0]

Instruction Fault Status Code. Possible values of this field are:

Meaning
Address size fault, level 0 of translation or translation table base register
Address size fault, level 1
Address size fault, level 2
Address size fault, level 3

Value	Meaning
0b000100	Translation fault, level 0
0b000101	Translation fault, level 1
0b000110	Translation fault, level 2
0b000111	Translation fault, level 3
0b001001	Access flag fault, level 1
0b001010	Access flag fault, level 2
0b001011	Access flag fault, level 3
0b001101	Permission fault, level 1
0b001110	Permission fault, level 2
0b001111	Permission fault, level 3
0b010000	Synchronous External abort, not on translation table walk
0b010100	Synchronous External abort, on translation table walk, level 0
0b010101	Synchronous External abort, on translation table walk, level 1
0b010110	Synchronous External abort, on translation table walk, level 2
0b010111	Synchronous External abort, on translation table walk, level 3
0b011000	Synchronous parity or ECC error on memory access, not on translation table walk
0b011100	Synchronous parity or ECC error on memory access on translation table walk, level 0
0b011101	Synchronous parity or ECC error on memory access on translation table walk, level 1
0b011110	Synchronous parity or ECC error on memory access on translation table walk, level 2
0b011111	Synchronous parity or ECC error on memory access on translation table walk, level 3
0b101000	Capability tag fault.
0b101001	Capability sealed fault.
0b101010	Capability bound fault.
0b101011	Capability permission fault.
0b110000	TLB conflict abort
0b110001	Unsupported atomic hardware update fault, if the implementation includes xARMv8.1-TTHM. Otherwise reserved.

All other values are reserved.

When the RAS Extension is implemented, 0b011000, 0b011100, 0b011101, 0b011110, and 0b011111, are reserved. Armv8.2 requires the implementation of the RAS Extension.


For more information about the lookup level associated with a fault, see x'The level associated with MMU faults' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.

If the S1PTW bit is set, then the level refers the level of the stage2 translation that is translating a stage 1 translation walk.

This field resets to an architecturally UNKNOWN value.

#### an exception from a Data Abort



## **ISV, bit [24]**

Instruction syndrome valid. Indicates whether the syndrome information in ISS[23:14] is valid.

Value	Meaning
0b0	No valid instruction syndrome. ISS[23:14] are RES0.
0b1	ISS[23:14] hold a valid instruction syndrome.

This bit is 0 for all faults reported in ESR\_EL2 except the following stage 2 aborts:

- AArch64 loads and stores of a single general-purpose register (including the register specified with 0b11111, including those with Acquire/Release semantics, but excluding Load Exclusive or Store Exclusive, excluding those with writeback and excluding accesses of a capability.
- AArch32 instructions where the instruction:
  - Is an LDR, LDA, LDRT, LDRSH, LDRSHT, LDRH, LDAH, LDRHT, LDRSB, LDRSBT, LDRB, LDAB, LDRBT, STR, STL, STRT, STRH, STLH, STRHT, STRB, STLB, or STRBT instruction.
  - Is not performing register writeback.
  - Is not using R15 as a source or destination register.

For these cases, ISV is UNKNOWN if the exception was generated in Debug state in memory access mode, and otherwise indicates whether ISS[23:14] hold a valid syndrome.

ISV is 0 for all faults reported in ESR\_EL1 or ESR\_EL3.

When the RAS Extension is implemented, ISV is 0 for any synchronous External abort.

For ISS reporting, a stage 2 abort on a stage 1 translation table walk does not return a valid instruction syndrome, and therefore ISV is 0 for these aborts.

When the RAS Extension is not implemented, the value of ISV on a synchronous External abort on a stage 2 translation table walk is IMPLEMENTATION DEFINED.

This field resets to an architecturally UNKNOWN value.

### SAS, bits [23:22]

Syndrome Access Size. When ISV is 1, indicates the size of the access attempted by the faulting operation.

Value	Meaning	
0b00	Byte	
0b01	Halfword	

Value	Meaning
0b10	Word
0b11	Doubleword

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RESO when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

### **SSE**, bit [21]

Syndrome Sign Extend. When ISV is 1, for a byte, halfword, or word load operation, indicates whether the data item must be sign extended. For these cases, the possible values of this bit are:

Value	Meaning
0b0	Sign-extension not required.
0b1	Data item must be sign-extended.

For all other operations this bit is 0.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RESO when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

## **SRT**, bits [20:16]

Syndrome Register transfer. When ISV is 1, the register number of the Rt operand of the faulting instruction. If the exception was taken from an Exception level that is using AArch32 then this is the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RESO when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

# **SF, bit [15]**

Width of the register accessed by the instruction is Sixty-Four. When ISV is 1, the possible values of this bit are:

Value	Meaning
0b0	Instruction loads/stores a 32-bit wide register.
0b1	Instruction loads/stores a 64-bit wide register.

This field specifies the register width identified by the instruction, not the Execution state.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RESO when the value of ISV is 0.

### AR, bit [14]

Acquire/Release. When ISV is 1, the possible values of this bit are:

Value	Meaning
0b0	Instruction did not have acquire/release semantics.
0b1	Instruction did have acquire/release semantics.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RESO when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

### Bit [13]

Reserved, RESO.

## **SET, bits [12:11]**

Synchronous Error Type. When the RAS Extension is implemented and DFSC is 0b010000, describes the state of the PE after taking the Data Abort exception. The possible values of this field are:

Value	Meaning
0000	Recoverable error (UER).
0b10	Uncontainable error (UC).
0b11	Restartable error (UEO) or Corrected error (CE).

All other values are reserved.

Software can use this information to determine what recovery might be possible. Taking a synchronous External Abort exception might result in an unrecoverable PE state.

This field is RESO if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010000.

This field resets to an architecturally UNKNOWN value.

### FnV, bit [10]

FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.

Value	Meaning
0b0	FAR is valid.
0b1	FAR is not valid, and holds an UNKNOWN value.

This field is valid only if the DFSC code is 0b010000. It is RES0 for all other aborts.

## **EA**, bit [9]

External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field resets to an architecturally UNKNOWN value.

#### CM, bit [8]

Cache maintenance. Indicates whether the Data Abort came from a cache maintenance or address translation instruction:

Value	Meaning
0b0	The Data Abort was not generated by the execution of one of the System instructions identified in the description of value 1.
0b1	The Data Abort was generated by either the execution of a cache maintenance instruction or by a synchronous fault on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.

This field resets to an architecturally UNKNOWN value.

# **S1PTW**, bit [7]

For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:

Value	Meaning
0b0	Fault not on a stage 2 translation for a stage 1 translation table walk.
0b1	Fault on the stage 2 translation of an access for a stage 1 translation table walk.

For any abort other than a stage 2 fault this bit is RESO.

This field resets to an architecturally UNKNOWN value.

## WnR, bit [6]

Write not Read. Indicates whether a synchronous abort was caused by an instruction writing to a memory location, or by an instruction reading from a memory location. The possible values of this bit are:

Value	Meaning
0b0	Abort caused by an instruction reading from a memory location.
0b1	Abort caused by an instruction writing to a memory location.

For faults on cache maintenance and address translation instructions, this bit always returns a value of 1.

For faults from an atomic instruction that both reads and writes from a memory location, this bit is set to 0 if a read

of the address specified by the instruction would have generated the fault which is being reported, otherwise it is set to 1. The architecture permits, but does not require, a relaxation of this requirement such that for all stage 2 aborts on stage 1 translation table walks for atomic instructions, the WnR bit is always 0.

For Page table LC or SC permission violation faults from an atomic instruction that both reads and writes a valid capability from a memory location, this bit is set to 1 if a write of a valid capability from the memory location would have generated the fault which is being reported, otherwise it is set to 0.

This field is UNKNOWN for:

- An External abort on an Atomic access.
- A fault reported using a DFSC value of 0b110101 or 0b110001, indicating an unsupported Exclusive or atomic access.

This field resets to an architecturally UNKNOWN value.

## **DFSC**, bits [5:0]

Data Fault Status Code. Possible values of this field are:

Value	Meaning
0000000	Address size fault, level 0 of translation or translation table base register.
06000001	Address size fault, level 1.
06000010	Address size fault, level 2.
06000011	Address size fault, level 3.
06000100	Translation fault, level 0.
0b000101	Translation fault, level 1.
0b000110	Translation fault, level 2.
)b000111	Translation fault, level 3.
)b001001	Access flag fault, level 1.
06001010	Access flag fault, level 2.
0b001011	Access flag fault, level 3.
0b001101	Permission fault, level 1.
0b001110	Permission fault, level 2.
0b001111	Permission fault, level 3.
00010000	Synchronous External abort, not on translation table walk.
0b010001	Synchronous Tag Check fail
0b010100	Synchronous External abort, on translation table walk, level 0.
0b010101	Synchronous External abort, on translation table walk, level 1.
0b010110	Synchronous External abort, on translation table walk, level 2.
0b010111	Synchronous External abort, on translation table walk, level 3.
0b011000	Synchronous parity or ECC error on memory access, not on translation table walk.
0b011100	Synchronous parity or ECC error on memory access on translation table walk, level 0.

Value	Meaning
0b011101	Synchronous parity or ECC error on memory access on translation table walk, level 1.
0b011110	Synchronous parity or ECC error on memory access on translation table walk, level 2.
0b011111	Synchronous parity or ECC error on memory access on translation table walk, level 3.
0b100001	Alignment fault.
0b101000	Capability tag fault.
0b101001	Capability sealed fault.
0b101010	Capability bound fault.
0b101011	Capability permission fault.
0b101100	Page table LC or SC permission violation fault.
0b110000	TLB conflict abort.
0b110001	Unsupported atomic hardware update fault, if the implementation includes xARMv8.1-TTHM. Otherwise reserved.
0b110100	IMPLEMENTATION DEFINED fault (Lockdown).
0b110101	IMPLEMENTATION DEFINED fault (Unsupported Exclusive or Atomic access).
0b110110	Unsupported LDCT or SDCT to Device or Non-cacheable.
0b111101	Section Domain Fault, used only for faults reported in the PAR_EL1.
0b111110	Page Domain Fault, used only for faults reported in the PAR_EL1.

All other values are reserved.

 $When the RAS\ Extension\ is\ implemented,\ 0b011000,\ 0b011100,\ 0b011101,\ 0b011110,\ and\ 0b011111,\ are\ reserved.$ 

For more information about the lookup level associated with a fault, see x'The level associated with MMU faults' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.

If the S1PTW bit is set, then the level refers the level of the stage2 translation that is translating a stage 1 translation walk.

This field resets to an architecturally UNKNOWN value.

### an exception from an access to the Morello architecture




# Bits [24:0]

Reserved, RESO.

In an implementation that supports Morello architecture, from an Exception level using AArch64, the CPACR\_EL1.CEN, CPTR\_EL2.{CEN, DC} and CPTR\_EL3.EC bits control whether Morello instructions and accesses to Morello System registers are trapped.

### an exception from capability MSR or MRS instruction execution



### Bits [24:22]

Reserved, RESO.

### Op0, bits [21:20]

The Op0 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

## Op2, bits [19:17]

The Op2 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

## Op1, bits [16:14]

The Op1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

### CRn, bits [13:10]

The CRn value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

### Ct, bits [9:5]

The Ct value from the issued instruction, the capability register used for the transfer.

This field resets to an architecturally UNKNOWN value.

### CRm, bits [4:1]

The CRm value from the issued instruction.


This field resets to an architecturally UNKNOWN value.

# Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write access, including MSR instructions.
0b1	Read access, including MRS instructions.

## an exception from a trapped floating-point exception



### Bit [24]

Reserved, RESO.

## **TFV, bit [23]**

Trapped Fault Valid bit. Indicates whether the IDF, IXF, UFF, OFF, DZF, and IOF bits hold valid information about trapped floating-point exceptions. The possible values of this bit are:

Value	Meaning
0d0	The IDF, IXF, UFF, OFF, DZF, and IOF bits do not hold valid information about trapped floating-point exceptions and are UNKNOWN.
0b1	One or more floating-point exceptions occurred during an operation performed while executing the reported instruction. The IDF, IXF, UFF, OFF, DZF, and IOF bits indicate trapped floating-point exceptions that occurred. For more information see x'Floating-point exceptions and exception traps'.

It is IMPLEMENTATION DEFINED whether this field is set to 0 on an exception generated by a trapped floating point exception from a vector instruction.

This is not a requirement. Implementations can set this field to 1 on a trapped floating-point exception from a vector instruction and return valid information in the {IDF, IXF, UFF, OFF, DZF, IOF} fields.

This field resets to an architecturally UNKNOWN value.

### Bits [22:11]

Reserved, RESO.

### VECITR, bits [10:8]

For a trapped floating-point exception from an instruction executed in AArch32 state this field is RES1.

For a trapped floating-point exception from an instruction executed in AArch64 state this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

## **IDF**, bit [7]

Input Denormal floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Input denormal floating-point exception has not occurred.
0b1	Input denormal floating-point exception occurred during execution of the reported instruction.

## Bits [6:5]

Reserved, RESO.

## **IXF**, bit [4]

Inexact floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Inexact floating-point exception has not occurred.
0b1	Inexact floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

## UFF, bit [3]

Underflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Underflow floating-point exception has not occurred.
0b1	Underflow floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

## **OFF**, bit [2]

Overflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Overflow floating-point exception has not occurred.
0b1	Overflow floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

## **DZF**, bit [1]

Divide by Zero floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Divide by Zero floating-point exception has not occurred.

Value	Meaning
0b1	Divide by Zero floating-point exception occurred during execution of the reported instruction.

## **IOF**, bit [0]

Invalid Operation floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:


Value	Meaning
0b0	Invalid Operation floating-point exception has not occurred.
0b1	Invalid Operation floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

In an implementation that supports the trapping of floating-point exceptions:

- From an Exception level using AArch64, the FPCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.
- From an Exception level using AArch32, the FPSCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.

## an SError interrupt



## **IDS, bit [24]**

IMPLEMENTATION DEFINED syndrome. Possible values of this bit are:

Value	Meaning
0d0	Bits[23:0] of the ISS field holds the fields described in this encoding. If the RAS Extension is not implemented, this means that bits[23:0] of the ISS field are RESO.
0b1	Bits[23:0] of the ISS field holds IMPLEMENTATION DEFINED syndrome information that can be used to provide additional information about the SError interrupt.

This field was previously called ISV.

This field resets to an architecturally UNKNOWN value.

# Bits [23:14]

Reserved, RESO.

#### **IESB**, bit [13]

## When ARMv8.2-IESB is implemented:

Implicit error synchronization event.

Value	Meaning
0b0	The SError interrupt was either not synchronized by the implicit error synchronization event or not taken immediately.
0b1	The SError interrupt was synchronized by the implicit error synchronization event and taken immediately.

This field is RESO if the value returned in the DFSC field is not 0b010001.

Armv8.2 requires the implementation of the RAS Extension and xARMv8.2-IESB.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RESO

## **AET, bits [12:10]**

Asynchronous Error Type.

When the RAS Extension is implemented and DFSC is 0b010001, describes the state of the PE after taking the SError interrupt exception. The possible values of this field are:

Value	Meaning
0b000	Uncontainable error (UC).
0b001	Unrecoverable error (UEU).
0b010	Restartable error (UEO).
0b011	Recoverable error (UER).
0b110	Corrected error (CE).

All other values are reserved.

If multiple errors are taken as a single SError interrupt exception, the overall state of the PE is reported. For example, if both a Recoverable and Unrecoverable error occurred, the state is Unrecoverable.

Software can use this information to determine what recovery might be possible. The recovery software must also examine any implemented fault records to determine the location and extent of the error.

This field is RESO if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010001.

Army8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

## **EA**, bit [9]

## 3.2. Alphabetical list of registers

External abort type. When the RAS Extension is implemented, this bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field is RESO if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010001.

Armv8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

### Bits [8:6]

Reserved, RESO.

### **DFSC**, bits [5:0]

Data Fault Status Code. When the RAS Extension is implemented, possible values of this field are:

Value	Meaning
06000000	Uncategorized.
0b010001	Asynchronous SError interrupt.

All other values are reserved.

If the RAS Extension is not implemented, this field is RESO.

Armv8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

### an exception from a Breakpoint or Vector Catch debug exception



### Bits [24:6]

Reserved, RESO.

# **IFSC**, bits [5:0]

Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions:

- For exceptions from AArch64, see x'Breakpoint exceptions'.
- For exceptions from AArch32, see x'Breakpoint exceptions' and x'Vector Catch exceptions'.

# an exception from a Software Step exception



### **ISV, bit [24]**

Instruction syndrome valid. Indicates whether the EX bit, ISS[6], is valid, as follows:

Value	Meaning	
0b0	EX bit is RESO.	
0b1	EX bit is valid.	

See the EX bit description for more information.

This field resets to an architecturally UNKNOWN value.

### Bits [23:7]

Reserved, RESO.

### **EX**, bit [6]

Exclusive operation. If the ISV bit is set to 1, this bit indicates whether a Load-Exclusive instruction was stepped.

Value	Meaning
0b0	An instruction other than a Load- Exclusive instruction was stepped.
0b1	A Load-Exclusive instruction was stepped.

If the ISV bit is set to 0, this bit is RESO, indicating no syndrome data is available.

This field resets to an architecturally UNKNOWN value.


# **IFSC**, bits [5:0]

Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x'Software Step exceptions' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile,.

## an exception from a Watchpoint exception



## Bits [24:14]

Reserved, RESO.

## Bit [13]

Reserved, RESO.

# Bits [12:9]

Reserved, RESO.

# **CM**, bit [8]

Cache maintenance. Indicates whether the Watchpoint exception came from a cache maintenance or address translation instruction:

Value	Meaning		
0b0	The Watchpoint exception was not generated by the execution of one of the System instructions identified in the description of value 1.		
0b1	The Watchpoint exception was generated by either the execution of a cache maintenance instruction or by a synchronous Watchpoint exception on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.		

### Bit [7]

Reserved, RESO.

### WnR, bit [6]

Write not Read. Indicates whether the Watchpoint exception was caused by an instruction writing to a memory location, or by an instruction reading from a memory location. The possible values of this bit are:

Value	Meaning
0b0	Watchpoint exception caused by an instruction reading from a memory location.
0b1	Watchpoint exception caused by an instruction writing to a memory location.

For Watchpoint exceptions on cache maintenance and address translation instructions, this bit always returns a value of 1.

For Watchpoint exceptions from an atomic instruction, this field is set to 0 if a read of the location would have generated the Watchpoint exception, otherwise it is set to 1.

If multiple watchpoints match on the same access, it is UNPREDICTABLE which watchpoint generates the Watchpoint exception.

This field resets to an architecturally UNKNOWN value.

# **DFSC**, bits [5:0]

Data Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x'Watchpoint exceptions' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

### an exception from execution of a Breakpoint instruction



# Bits [24:16]

Reserved, RESO.

## Comment, bits [15:0]

Set to the instruction comment field value, zero extended as necessary. For the AArch32 BKPT instructions, the comment field is described as the immediate field.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x'Breakpoint instruction exceptions' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

an exception from a Pointer Authentication instruction when HCR\_EL2.API == 0 || SCR\_EL3.API == 0



### Bits [24:0]

Reserved, RESO.

For more information about generating these exceptions, see:

- HCR\_EL2.API, for exceptions from Pointer authentication instructions, using AArch64 state, trapped to EL2.
- SCR\_EL3.API, for exceptions from Pointer authentication instructions, using AArch64 state, trapped to EL3.

## an exception from a Pointer Authentication instruction authentication failure



# Bits [24:2]

Reserved, RESO.

## Bit [1], bit [1]

This field indicates whether the exception is as a result of an Instruction key or a Data key.

Value	Meaning
0b0	Instruction Key.
0b1	Data Key.

This field resets to an architecturally UNKNOWN value.

## Bit [0], bit [0]

This field indicates whether the exception is as a result of an A key or a B key.

Value	Meaning
0b0	A key.
0b1	B key.

This field resets to an architecturally UNKNOWN value.

## 3.2. Alphabetical list of registers

The following instructions generate an exception when the Pointer Authentication Code (PAC) is incorrect:

- AUTIASP, AUTIAZ, AUTIA1716.
- AUTIBSP, AUTIBZ, AUTIB1716.
- AUTIA, AUTDA, AUTIB, AUTDB.
- AUTIZA, AUTIZB, AUTDZA, AUTDZB.

It is IMPLEMENTATION DEFINED whether the following instructions generate an exception directly from the authorization failure, rather than changing the address in a way that will generate a translation fault when the address is accessed:

- RETAA, RETAB.
- BRAA, BRAB, BLRAA, BLRAB.
- BRAAZ, BRABZ, BLRAAZ, BLRABZ.
- ERETAA, ERETAB.
- · LDRAA, LDRAB, whether the authenticated address is written back to the base register or not.

# Accessing the ESR\_EL3

## Read using name ESR\_EL3

The assembler syntax is:

```
MRS <Xt>, ESR_EL3
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0101	0b0010	0b000

## Accessibility:

```
if PSTATE.EL == EL0 then
UNDEFINED;
elsif PSTATE.EL == EL1 then
UNDEFINED;
elsif PSTATE.EL == EL2 then
UNDEFINED;

elsif PSTATE.EL == EL3 then
if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
AArch64.SystemAccessTrap(EL3, 0x18);
else
return ESR_EL3;
```

## Write using name ESR\_EL3

The assembler syntax is:

```
MSR ESR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b0101	0b0010	0b000

Accessibility:

## Chapter 3. Register definitions

## 3.2. Alphabetical list of registers

# 3.2.28 FAR\_EL1, Fault Address Register (EL1)

The FAR\_EL1 characteristics are:

#### **Purpose**

Holds the faulting Virtual Address for all synchronous Instruction or Data Abort, PC alignment fault and Watchpoint exceptions that are taken to EL1.

#### Attributes

FAR\_EL1 is a 64-bit register.


# Configuration

AArch64 System register FAR\_EL1[31:0] is architecturally mapped to AArch32 System register DFAR[31:0] (NS).

AArch64 System register FAR\_EL1[63:32] is architecturally mapped to AArch32 System register IFAR[31:0] (NS).

# Field descriptions

The FAR\_EL1 bit assignments are:



## Bits [63:0]

Faulting Virtual Address for synchronous exceptions taken to EL1. Exceptions that set the FAR\_EL1 are Instruction Aborts (EC 0x20 or 0x21), Data Aborts (EC 0x24 or 0x25), PC alignment faults (EC 0x22), and Watchpoints (EC 0x34 or 0x35). ESR\_EL1.EC holds the EC value for the exception.

For a synchronous External abort, if the VA that generated the abort was from an address range for which  $TCR\_ELx.TBI\{<0|1>\} == 1$  for the translation regime in use when the abort was generated, then the top eight bits of FAR\\_EL1 are UNKNOWN.

For a synchronous External abort other than a synchronous External abort on a translation table walk, this field is valid only if ESR\_EL1.FnV is 0, and the FAR\_EL1 is UNKNOWN if ESR\_EL1.FnV is 1.

For all other exceptions taken to EL1, the FAR\_EL1 is UNKNOWN.

If a memory fault that sets FAR\_EL1 is generated from a data cache maintenance or other DC instruction, this field holds the address specified in the register argument of the instruction.

If the exception that updates FAR\_EL1 is taken from an Exception level that is using AArch32, the top 32 bits are all zero, unless both of the following apply, in which case the top 32 bits of FAR\_ELx are 0x00000001:

- The faulting address was generated by a load or store instruction that sequentially incremented from address 0xFFFFFFF. Such a load or store is CONSTRAINED UNPREDICTABLE. See 'Out of range VA' in Appendix K1 Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
- The implementation treats such incrementing as setting bit[32] of the virtual address to 1.

For a Data Abort or Watchpoint exception, if address tagging is enabled for the address accessed by the data access that caused the exception, then this field includes the tag. For more information about address tagging, see 'Address tagging in AArch64 state' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Execution at EL0 makes FAR\_EL1 become UNKNOWN.

If the Morello architecture is implemented, this field holds the address with any capability memory relocation applied. If the memory fault is generated from a data cache maintenance or other DC instruction, this field holds the address supplied in the register argument of the instruction with any capability memory relocation applied.

If the Morello architecture is implemented, for capability faults due to instruction performing multiple data accesses, such as load or store of pairs, this field holds the faulting address. The faulting address is the lowest address accessed by one of the data accesses. It is IMPLEMENTATION DEFINED which data access is selected to provide the faulting address.

The address held in this field is an address accessed by the instruction fetch or data access that caused the exception that gave rise to the instruction or data abort. It is the lower address that gave rise to the fault. Where different faults from different addresses arise from the same instruction, such as for an instruction that loads or stores a mis-aligned address that crosses a page boundary, the architecture does not prioritize between those different faults.

FAR\_EL1 is made UNKNOWN on an exception return from EL1.

This field resets to an architecturally UNKNOWN value.

## Accessing the FAR\_EL1

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic FAR\_EL1 or FAR\_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

#### Read using name FAR\_EL1

The assembler syntax is:

```
MRS <Xt>, FAR_EL1
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	06000	0b0110	0b0000	0b000

```
if PSTATE.EL == ELO then
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL1 then
                AArch64.SystemAccessTrap(EL1, 0x18);
            elsif TargetELForCapabilityExceptions()
8
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
10
                AArch64.SvstemAccessTrap(EL3, 0x18);
11
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TRVM == '1' then
12
            AArch64.SystemAccessTrap(EL2, 0x18);
13
14
            return FAR_EL1;
15
    elsif PSTATE EL == EL2 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
16
17
            if TargetELForCapabilityExceptions() == EL2 then
18
                AArch64.SystemAccessTrap(EL2, 0x18);
19
20
21
22
                AArch64.SystemAccessTrap(EL3, 0x18);
        elsif HCR_EL2.E2H == '1' then
            return FAR EL2:
23
        else
24
            return FAR_EL1;
25
    elsif PSTATE.EL == EL3 then
26
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27
            AArch64.SystemAccessTrap(EL3, 0x18);
28
            return FAR EL1:
```

### Write using name FAR\_EL1

The assembler syntax is:

```
MSR FAR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0110	0ь0000	0b000

### Accessibility:

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
             if TargetELForCapabilityExceptions() == EL1 then
6
                 AArch64.SystemAccessTrap(EL1, 0x18);
             elsif TargetELForCapabilityExceptions() == EL2 then
8
                 AArch64.SystemAccessTrap(EL2, 0x18);
             else
         AArch64.SystemAccessTrap(EL3, 0x18);
elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TVM == '1' then
11
12
             AArch64.SystemAccessTrap(EL2, 0x18);
13
    FAR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
14
15
16
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17
             if TargetELForCapabilityExceptions() == EL2 then
18
19
                 AArch64.SystemAccessTrap(EL2, 0x18);
             else
20
                 AArch64.SystemAccessTrap(EL3, 0x18);
         elsif HCR_EL2.E2H == '1' then
21
22
23
24
25
             FAR\_EL2 = X[t];
            FAR\_EL1 = X[t];
    elsif PSTATE.EL == EL3 then
26
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27
            AArch64.SystemAccessTrap(EL3, 0x18);
28
            FAR\_EL1 = X[t];
```

### Read using name FAR\_EL12

The assembler syntax is:

```
MRS <Xt>, FAR_EL12
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0110	0b0000	0b000

```
1  if PSTATE.EL == EL0 then
2     UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5  elsif PSTATE.EL == EL2 then
```

## 3.2. Alphabetical list of registers

```
if HCR_EL2.E2H == '1' then
              if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
                  if TargetELForCapabilityExceptions() == EL2 then
                       AArch64.SystemAccessTrap(EL2, 0x18);
10
                       AArch64.SystemAccessTrap(EL3, 0x18);
11
12
             else
13
                  return FAR_EL1;
14
             UNDEFINED;
16
    elsif PSTATE.EL == EL3 then
         if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
   if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17
18
19
                  AArch64.SystemAccessTrap(EL3, 0x18);
20
21
                  return FAR_EL1;
22
         else
23
             UNDEFINED;
```

#### Write using name FAR\_EL12

The assembler syntax is:

```
MSR FAR_EL12, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b101	0b0110	0ь0000	0b000

```
if PSTATE.EL == ELO then
       UNDEFINED;
   elsif PSTATE.EL == EL1 then
       UNDEFINED;
   elsif PSTATE.EL == EL2 then
   if HCR_EL2.E2H == '1' then
6
           if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
              if TargetELForCapabilityExceptions() == EL2 then
                  AArch64.SystemAccessTrap(EL2, 0x18);
10
11
                  AArch64.SystemAccessTrap(EL3, 0x18);
12
           else
              FAR\_EL1 = X[t];
13
14
       else
15
           UNDEFINED;
16
   elsif PSTATE.EL == EL3 then
17
       if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
          18
19
20
           else
               FAR\_EL1 = X[t];
22
23
           UNDEFINED;
```

# 3.2.29 FAR\_EL2, Fault Address Register (EL2)

The FAR\_EL2 characteristics are:

#### **Purpose**

Holds the faulting Virtual Address for all synchronous Instruction or Data Abort, PC alignment fault and Watchpoint exceptions that are taken to EL2.

#### **Attributes**

FAR\_EL2 is a 64-bit register.

#### Configuration

If EL2 is not implemented, this register is RESO from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

AArch64 System register FAR\_EL2[31:0] is architecturally mapped to AArch32 System register HDFAR[31:0].


AArch64 System register FAR\_EL2[63:32] is architecturally mapped to AArch32 System register HIFAR[31:0].

AArch64 System register FAR\_EL2[31:0] is architecturally mapped to AArch32 System register DFAR[31:0] (S)when HaveEL(EL2).

AArch64 System register FAR\_EL2[63:32] is architecturally mapped to AArch32 System register IFAR[31:0] (S)when HaveEL(EL2).

## Field descriptions

The FAR\_EL2 bit assignments are:



## Bits [63:0]

Faulting Virtual Address for synchronous exceptions taken to EL2. Exceptions that set the FAR\_EL2 are Instruction Aborts (EC 0x20 or 0x21), Data Aborts (EC 0x24 or 0x25), PC alignment faults (EC 0x22), and Watchpoints (EC 0x34 or 0x35). ESR EL2.EC holds the EC value for the exception.

For a synchronous External abort, if the VA that generated the abort was from an address range for which  $TCR\_ELx.TBI\{<0|1>\} == 1$  for the translation regime in use when the abort was generated, then the top eight bits of FAR EL2 are UNKNOWN.

For a synchronous External abort other than a synchronous External abort on a translation table walk, this field is valid only if ESR EL2.FnV is 0, and the FAR EL2 is UNKNOWN if ESR EL2.FnV is 1.

For all other exceptions taken to EL2, the FAR\_EL2 is UNKNOWN.

If a memory fault that sets FAR\_EL2 is generated from a data cache maintenance or other DC instruction, this field holds the address specified in the register argument of the instruction.

If the exception that updates FAR\_EL2 is taken from an Exception level that is using AArch32, the top 32 bits are all zero, unless both of the following apply, in which case the top 32 bits of FAR\_ELx are 0x00000001:

- The faulting address was generated by a load or store instruction that sequentially incremented from address 0xFFFFFFF. Such a load or store instruction is CONSTRAINED UNPREDICTABLE. See 'Out of range VA' in Appendix K1 Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
- The implementation treats such incrementing as setting bit[32] of the virtual address to 1.

For a Data Abort or Watchpoint exception, if address tagging is enabled for the address accessed by the data access that caused the exception, then this field includes the tag. For more information about address tagging, see 'Address tagging in AArch64 state' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Execution at EL1 or EL0 makes FAR EL2 become UNKNOWN.

If the Morello architecture is implemented, this field holds the address with any capability memory relocation applied. If the memory fault is generated from a data cache maintenance or other DC instruction, this field holds the address supplied in the register argument of the instruction with any capability memory relocation applied.

If the Morello architecture is implemented, for capability faults due to instruction performing multiple data accesses, such as load or store of pairs, this field holds the faulting address. The faulting address is the lowest address accessed by one of the data accesses. It is IMPLEMENTATION DEFINED which data access is selected to provide the faulting address.

The address held in this field is an address accessed by the instruction fetch or data access that caused the exception that gave rise to the instruction or data abort. It is the lower address that gave rise to the fault. Where different faults from different addresses arise from the same instruction, such as for an instruction that loads or stores a mis-aligned address that crosses a page boundary, the architecture does not prioritize between those different faults.

FAR\_EL2 is made UNKNOWN on an exception return from EL2.

This field resets to an architecturally UNKNOWN value.

## Accessing the FAR\_EL2

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic FAR\_EL2 or FAR\_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

### Read using name FAR EL2

The assembler syntax is:

```
MRS <Xt>, FAR_EL2
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b0110	0b0000	0b000

```
if PSTATE.EL == ELO then
        UNDEFINED:
    elsif PSTATE.EL == EL1 then
        UNDEFINED;
    elsif PSTATE.EL == EL2 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL2 then
                AArch64.SystemAccessTrap(EL2, 0x18);
8
            else
10
                AArch64.SystemAccessTrap(EL3, 0x18);
11
12
13
    elsif PSTATE.EL == EL3 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
14
15
            AArch64.SystemAccessTrap(EL3, 0x18);
16
            return FAR EL2;
```

## Write using name FAR\_EL2

The assembler syntax is:

```
MSR FAR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0110	0ь0000	0b000

### Accessibility:

```
if PSTATE.EL == ELO then
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        UNDEFINED;
    elsif PSTATE.EL == EL2 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL2 then
               AArch64.SystemAccessTrap(EL2, 0x18);
8
            else
10
                AArch64.SystemAccessTrap(EL3, 0x18);
11
12
           FAR\_EL2 = X[t];
    elsif PSTATE.EL == EL3 then
13
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
14
15
           AArch64.SystemAccessTrap(EL3, 0x18);
17
           FAR\_EL2 = X[t];
```

### Read using name FAR\_EL1

The assembler syntax is:

```
MRS <Xt>, FAR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0110	0ь0000	0ь000

```
if PSTATE.EL == ELO then
        UNDEFINED:
    elsif PSTATE.EL == EL1 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL1 then
6
                AArch64.SystemAccessTrap(EL1, 0x18);
            elsif TargetELForCapabilityExceptions() == EL2 then
8
               AArch64.SystemAccessTrap(EL2, 0x18);
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
11
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TRVM == '1' then
12
            AArch64.SystemAccessTrap(EL2, 0x18);
13
        else
            return FAR_EL1;
14
15
    elsif PSTATE.EL == EL2 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
16
            if TargetELForCapabilityExceptions() == EL2 then
```

## 3.2. Alphabetical list of registers

```
AArch64.SystemAccessTrap(EL2, 0x18);
19
             else
         AArch64.SystemAccessTrap(EL3, 0x18);
elsif HCR_EL2.E2H == '1' then
20
21
22
             return FAR_EL2;
23
         else
24
             return FAR_EL1;
25
    elsif PSTATE.EL == EL3 then
26
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27
             AArch64.SystemAccessTrap(EL3, 0x18);
28
             return FAR_EL1;
```

#### Write using name FAR EL1

The assembler syntax is:

```
MSR FAR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0110	0b0000	0b000

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
             if TargetELForCapabilityExceptions() == EL1 then
             AArch64.SystemAccessTrap(EL1, 0x18);
elsif TargetELForCapabilityExceptions() == EL2 then
6
                 AArch64.SystemAccessTrap(EL2, 0x18);
10
                 AArch64.SystemAccessTrap(EL3, 0x18);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TVM == '1' then
11
12
             AArch64.SystemAccessTrap(EL2, 0x18);
13
         else
    FAR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
14
15
16
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17
             if TargetELForCapabilityExceptions() == EL2 then
18
                 AArch64.SystemAccessTrap(EL2, 0x18);
19
             else
20
                 AArch64.SystemAccessTrap(EL3, 0x18);
21
         elsif HCR_EL2.E2H == '1' then
22
23
24
            FAR\_EL2 = X[t];
    else
    FAR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
25
26
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
             AArch64.SystemAccessTrap(EL3, 0x18);
28
29
            FAR\_EL1 = X[t];
```

# 3.2.30 FAR\_EL3, Fault Address Register (EL3)

The FAR\_EL3 characteristics are:

#### **Purpose**

Holds the faulting Virtual Address for all synchronous Instruction or Data Abort and PC alignment fault exceptions that are taken to EL3.

#### **Attributes**


FAR\_EL3 is a 64-bit register.

#### Configuration

This register is present only when HaveEL(EL3). Otherwise, direct accesses to FAR\_EL3 are UNDEFINED.

# Field descriptions

The FAR EL3 bit assignments are:



#### Bits [63:0]

Faulting Virtual Address for synchronous exceptions taken to EL3. Exceptions that set the FAR\_EL3 are Instruction Aborts (EC 0x20 or 0x21), Data Aborts (EC 0x24 or 0x25), and PC alignment faults (EC 0x22). ESR\_EL3.EC holds the EC value for the exception.

For a synchronous External abort, if the VA that generated the abort was from an address range for which  $TCR\_ELx.TBI\{<0|1>\} == 1$  for the translation regime in use when the abort was generated, then the top eight bits of FAR\\_EL3 are UNKNOWN.

For a synchronous External abort other than a synchronous External abort on a translation table walk, this field is valid only if ESR\_EL3.FnV is 0, and the FAR\_EL3 is UNKNOWN if ESR\_EL3.FnV is 1.

For all other exceptions taken to EL3, the FAR\_EL3 is UNKNOWN.

If a memory fault that sets FAR\_EL3 is generated from a data cache maintenance or other DC instruction, this field holds the address specified in the register argument of the instruction.

If the exception that updates FAR\_EL3 is taken from an Exception Level using AArch32, the top 32 bits are all zero, unless both of the following apply, in which case the top 32 bits of FAR\_ELx are 0x00000001:

- The faulting address was generated by a load or store instruction that sequentially incremented from address 0xFFFFFFF. Such a load or store instruction is CONSTRAINED UNPREDICTABLE. See 'Out of range VA' in Appendix K1 Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
- The implementation treats such incrementing as setting bit[32] of the virtual address to 1.

For a Data Abort or Watchpoint exception, if address tagging is enabled for the address accessed by the data access that caused the exception, then this field includes the tag. For more information about address tagging, see 'Address tagging in AArch64 state' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Execution at EL2, EL1 or EL0 makes FAR\_EL3 become UNKNOWN.

If the Morello architecture is implemented, this field holds the address with any capability memory relocation applied. If the memory fault is generated from a data cache maintenance or other DC instruction, this field holds the address supplied in the register argument of the instruction with any capability memory relocation applied.

If the Morello architecture is implemented, for capability faults due to instruction performing multiple data accesses, such as load or store of pairs, this field holds the faulting address. The faulting address is the lowest address accessed by one of the data accesses. It is IMPLEMENTATION DEFINED which data access is selected to provide the faulting address.

The address held in this register is an address accessed by the instruction fetch or data access that caused the exception that actually gave rise to the instruction or data abort. It is the lowest address that gave rise to the fault. Where different faults from different addresses arise from the same instruction, such as for an instruction that loads or stores a mis-aligned address that crosses a page boundary, the architecture does not prioritize between those different faults.

FAR\_EL3 is made UNKNOWN on an exception return from EL3.

This field resets to an architecturally UNKNOWN value.

### Accessing the FAR EL3

### Read using name FAR\_EL3

The assembler syntax is:

```
MRS <Xt>, FAR_EL3
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0110	0ь0000	0b000

#### Accessibility:

# Write using name FAR\_EL3

The assembler syntax is:

```
MSR FAR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0110	0b0000	0b000

```
1 if PSTATE.EL == ELO then
2 UNDEFINED;
```

## Chapter 3. Register definitions

### 3.2. Alphabetical list of registers

# 3.2.31 ID\_AA64PFR1\_EL1, AArch64 Processor Feature Register 1

The ID\_AA64PFR1\_EL1 characteristics are:

### **Purpose**

Reserved for future expansion of information about implemented PE features in AArch64 state.


For general information about the interpretation of the ID registers, see x'Principles of the ID scheme for fields in ID registers'.

#### **Attributes**

ID\_AA64PFR1\_EL1 is a 64-bit register.

## **Field descriptions**

The ID\_AA64PFR1\_EL1 bit assignments are:



### Bits [63:24]

Reserved, RESO.

CE, bits [23:20]

## When Morello is implemented:

Morello architecture.

Value	Meaning
0b0000	Morello architecture is not implemented.
0b0001	Morello architecture is implemented.

All other values are reserved.

## Otherwise:

RES0

Bits [19:16]

Reserved, RESO.

RAS\_frac, bits [15:12]

#### From ARMv8.4:

RAS Extension fractional field.

Value	Meaning
000000	If ID_AA64PFR0_EL1.RAS == 0b0001, RAS Extension implemented.

Value	Meaning		
0b0001	If ID_AA64PFR0_EL1.RAS == 0b0001, as 0b0000 and adds support for:		
	<ul> <li>Additional ERXMISC<m>_EL1 System registers.</m></li> </ul>		
	<ul> <li>Additional System registers ERXPFGCDN_EL1,</li> </ul>		
	ERXPFGCTL_EL1, and ERXPFGF_EL1, and the		
	SCR_EL3.FIEN and HCR_EL2.FIEN trap controls, to support		
	the optional RAS Common Fault Injection Model Extension.		
	Error records accessed through System registers conform to RAS		
	System Architecture v1.1, which includes simplifications to ext-		
	ERR <n>STATUS, and support for the optional RAS Timestamp and RAS Common Fault Injection Model Extensions.</n>		

All other values are reserved.

This field is valid only if ID\_AA64PFR0\_EL1.RAS == 0b0001.

#### Otherwise:

RESO

MTE, bits [11:8]

## From ARMv8.5:

Support for the Memory Tagging Extension.

Value	Meaning	
0b0000	Memory Tagging Extension is not implemented.	
0ь0001	Memory Tagging Extension instructions accessible at EL0 are implemented. Instructions and System Registers defined by the extension not configurably accessible at EL0 are Unallocated and other System Register fields defined by the extension are RES0.	
0b0010	Memory Tagging Extension is implemented.	

All other values are reserved.

xARMv8.5-MemTag implements the functionality identified by the value 0b0001.

When ID\_AA64PFR1\_EL1.MTE != 0b0010:

- All register fields added to existing System registers and Special-purpose registers as part of the extension are RESO, and treated as 0.
- The following System registers are UNDEFINED:
  - GMID\_EL1, GCR\_EL1, RGSR\_EL1, TFSRE0\_EL1, and TFSR\_ELx.
- The following System instructions are UNDEFINED:
  - DC CGSW, DC CIGSW, DC IGSW, DC CGDSW, DC CIGDSW, DC IGDSW, DC IGVAC, and DC IGDVAC.
- The following instructions are UNDEFINED:
  - LDGM, STGM, and STZGM.

• The Tagged memory type encoding in MAIR\_ELx is UNPREDICTABLE.

### Otherwise:

RES0

## SSBS, bits [7:4]

## From ARMv8.5:

Speculative Store Bypassing controls in AArch64 state. Defined values are:

Value Meaning		
000000	AArch64 provides no mechanism to control the use of Specular Store Bypassing.	
0b0001	AArch64 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypass Safe.	
0b0010	AArch64 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypassing Safe, and the MSR and MRS instructions to directly read and write the PSTATE.SSBS field	

All other values are reserved.

#### Otherwise:

RESO

BT, bits [3:0]

#### From ARMv8.5:

Branch Target Identification mechanism support in AArch64 state. Defined values are:

Value	Meaning	
0b0000	The Branch Target Identification mechanism is not implemented.	
0b0001	The Branch Target Identification mechanism is implemented.	

All other values are reserved.

xARMv8.5-BTI implements the functionality identified by the value 0b0001.

From Armv8.5, the only permitted value is 0b0001.

### Otherwise:

RESO

# Accessing the ID\_AA64PFR1\_EL1

### Read using name ID\_AA64PFR1\_EL1

The assembler syntax is:

MRS <Xt>, ID\_AA64PFR1\_EL1

Chapter 3. Register definitions 3.2. Alphabetical list of registers

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0100	0b001

```
if PSTATE.EL == ELO then
         UNDEFINED;
     elsif PSTATE.EL == EL1 then
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
 5
              if TargetELForCapabilityExceptions() == EL1 then
              AArch64.SystemAccessTrap(EL1, 0x18);
elsif TargetELForCapabilityExceptions() == EL2 then
 6
 8
                  AArch64.SystemAccessTrap(EL2, 0x18);
10
                  AArch64.SystemAccessTrap(EL3, 0x18);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TID3 == '1' then
11
12
             AArch64.SystemAccessTrap(EL2, 0x18);
13
         else
14
             return ID_AA64PFR1_EL1;
15
    elsif PSTATE.EL == EL2 then
16
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
              if TargetELForCapabilityExceptions() == EL2 then
    AArch64.SystemAccessTrap(EL2, 0x18);
17
18
19
              else
20
                   AArch64.SystemAccessTrap(EL3, 0x18);
21
22
              return ID_AA64PFR1_EL1;
23
24
25
     elsif PSTATE.EL == EL3 then
         \textbf{if} \ \texttt{IsFeatureImplemented("Morello")} \ \textbf{\&\&} \ \texttt{!CapIsSystemAccessEnabled()} \ \textbf{\&\&} \ \texttt{!Halted()} \ \textbf{then}
             AArch64.SystemAccessTrap(EL3, 0x18);
26
             return ID_AA64PFR1_EL1;
```

# 3.2.32 PMBSR\_EL1, Profiling Buffer Status/syndrome Register

The PMBSR\_EL1 characteristics are:

#### **Purpose**

Provides syndrome information to software when the buffer is disabled because the management interrupt has been raised.

#### **Attributes**


PMBSR\_EL1 is a 64-bit register.

#### Configuration

This register is present only when SPE is implemented. Otherwise, direct accesses to PMBSR\_EL1 are UNDEFINED.

## **Field descriptions**

The PMBSR\_EL1 bit assignments are:



#### Bits [63:32, 25:20]

Reserved, RESO.

### EC, bits [31:26]

Exception class

Top-level description of the cause of the buffer management event

Value	Meaning	Link
00000000	Other buffer management event. All buffer management events other than those described by other defined Exception class codes.	MSS - other buffer management events
0b100100	Stage 1 Data Abort on write to Profiling Buffer.	MSS - stage 1 or stage 2 Data Aborts on write to buffer
0b100101	Stage 2 Data Abort on write to Profiling Buffer.	MSS - stage 1 or stage 2 Data Aborts on write to buffer

All other values are reserved. Reserved values might be defined in a future version of the architecture.

Writing a reserved value to this field will make the value of this field UNKNOWN. Values that are not supported act as reserved values when writing to this register.

On a warm reset, this field resets to an architecturally UNKNOWN value.

# DL, bit [19]

Partial record lost.

Following a buffer management event other than an asynchronous External abort, indicates whether the last record written to the Profiling Buffer is complete.

Value	Meaning  PMBPTR_EL1 points to the first byte after the last complete record written to the Profiling Buffer.	
0b0		
0b1	Part of a record was lost because of a buffer management event or synchronous External abort. PMBPTR_EL1 might not point to the first byte after the last complete record written to the buffer, and so restarting collection might result in a data record stream that software cannot parse. All records prior to the last record have been written to the buffer.	

When the buffer management event was because of an asynchronous external abort, this bit is set to 1 and software must not assume that any valid data has been written to the Profiling Buffer.

This bit is RESO if the PE never sets this bit as a result of a buffer management event caused by an asynchronous External abort.

On a warm reset, this field resets to an architecturally UNKNOWN value.

## **EA**, bit [18]

External abort.

Value	Meaning	
0b0	An external abort has not been asserted.	
0b1	An external abort has been asserted and detected by the Statistical Profiling Extension.	

This bit is RESO if the PE never sets this bit as the result of an External abort.

On a warm reset, this field resets to an architecturally UNKNOWN value.

#### S, bit [17]

Service

Value	Meaning	
0b0	PMBIRQ is not asserted.	
0b1	PMBIRQ is asserted. All profiling data has either been written to the buffer or discarded.	

On a warm reset, this field resets to an architecturally UNKNOWN value.

# COLL, bit [16]

Collision detected.

Value	Meaning	
0b0	No collision events detected.	
0b1	At least one collision event was recorded.	

On a warm reset, this field resets to an architecturally UNKNOWN value.

## MSS, bits [15:0]

Management Event Specific Syndrome.

Contains syndrome specific to the management event.

### stage 1 or stage 2 Data Aborts on write to buffer



### Bits [15:6]

Reserved, RESO.

## **FSC**, bits [5:0]

Fault status code

Value	Meaning	Applies		
0b0000xx	Address Size fault. Bits [1:0] encode the level.			
0b0001xx	Translation fault. Bits [1:0] encode the level.			
0b0010xx	Access Flag fault. Bits [1:0] encode the level.	Access Flag fault. Bits [1:0] encode the level.		
0b0011xx	Permission fault. Bits [1:0] encode the level.	Permission fault. Bits [1:0] encode the level.		
0b010000	Synchronous External abort on write.			
0b0101xx	Synchronous External abort on translation table walk or hardware update of translation table. Bits [1:0] encode the level.			
0b010001	Asynchronous External abort on write.			
0b100001	Alignment fault.			
0b101000	Capability tag fault.	When Morello is implemented		
0b101001	Capability sealed fault.	When Morello is implemented		
0b101010	Capability bound fault.	When Morello is implemented		
0b101011	Capability permission fault.	When Morello is implemented		
0b110000	TLB Conflict fault.			
0b110001	Unsupported atomic hardware update fault.	When ARMv8.1-TTHM is implemented		

All other values are reserved. Reserved values might be defined in a future version of the architecture.

Writing a reserved value to this field will make the value of this field UNKNOWN. Values that are not supported act as reserved values when writing to this register.

It is IMPLEMENTATION DEFINED whether each of the Access Flag fault, asynchronous External abort and synchronous External abort, Alignment fault, and TLB Conflict abort values can be generated by the PE. For more information see x'Faults and Watchpoints'.

On a warm reset, this field resets to an architecturally UNKNOWN value.

### other buffer management events



#### Bits [15:6]

Reserved, RESO.

#### **BSC**, bits [5:0]

Buffer status code

Value	Meaning
0b000000	Buffer not filled
0b000001	Buffer filled

All other values are reserved. Reserved values might be defined in a future version of the architecture.

Writing a reserved value to this field will make the value of this field UNKNOWN. Values that are not supported act as reserved values when writing to this register.

On a warm reset, this field resets to an architecturally UNKNOWN value.

The syndrome contents for each management event are described in the following sections.

### Accessing the PMBSR\_EL1

### Read using name PMBSR\_EL1

The assembler syntax is:

```
MRS <Xt>, PMBSR_EL1
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1010	0b011

```
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '0' && MDCR_EL3.NSPB != '01' then
14
            AArch64.SystemAccessTrap(EL3, 0x18);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '1' && MDCR_EL3.NSPB != '11' then
15
16
            AArch64.SystemAccessTrap(EL3, 0x18);
17
            return PMBSR EL1:
18
    elsif PSTATE.EL == EL2 then
19
20
       if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21
            if TargetELForCapabilityExceptions() == EL2 then
                AArch64.SystemAccessTrap(EL2, 0x18);
22
23
24
                AArch64.SystemAccessTrap(EL3, 0x18);
25
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '0' && MDCR_EL3.NSPB != '01' then
26
            AArch64.SystemAccessTrap(EL3, 0x18);
27
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '1' && MDCR_EL3.NSPB != '11' then
28
            AArch64.SystemAccessTrap(EL3, 0x18);
29
        else
30
           return PMBSR_EL1;
    elsif PSTATE.EL == EL3 then
31
32
       if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
33
            AArch64.SystemAccessTrap(EL3, 0x18);
34
35
            return PMBSR_EL1;
```

## Write using name PMBSR\_EL1

The assembler syntax is:

MSR PMBSR\_EL1, <Xt>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1010	0b011

```
if PSTATE.EL == ELO then
        UNDEFINED:
    elsif PSTATE.EL == EL1 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL1 then
                 AArch64.SystemAccessTrap(EL1, 0x18);
6
             \textbf{elsif} \ \texttt{TargetELForCapabilityExceptions()} \ == \ \texttt{EL2} \ \textbf{then}
8
                AArch64.SystemAccessTrap(EL2, 0x18);
             else
10
                 AArch64.SystemAccessTrap(EL3, 0x18);
11
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && MDCR_EL2.E2PB == 'x0' then
12
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '0' && MDCR_EL3.NSPB != '01' then
13
            AArch64.SystemAccessTrap(EL3, 0x18);
14
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '1' && MDCR_EL3.NSPB != '11' then
15
            AArch64.SystemAccessTrap(EL3, 0x18);
16
17
18
            PMBSR\_EL1 = X[t];
19
    elsif PSTATE.EL == EL2 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
20
21
             if TargetELForCapabilityExceptions() == EL2 then
22
                 AArch64.SystemAccessTrap(EL2, 0x18);
23
24
25
                 AArch64.SystemAccessTrap(EL3, 0x18);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '0' && MDCR_EL3.NSPB != '01' then
26
        AArch64.SystemAccessTrap(EL3, 0x18);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '1' && MDCR_EL3.NSPB != '11' then
27
            AArch64.SystemAccessTrap(EL3, 0x18);
29
30
            PMBSR\_EL1 = X[t];
31
    elsif PSTATE.EL == EL3 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
32
33
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
```

35 PMBSR\_EL1 = X[t];

# 3.2.33 RDDC\_EL0, Restricted Default Data Capability

The RDDC\_EL0 characteristics are:

#### **Purpose**

Holds the default data capability associated when the PE is in Restricted

#### **Attributes**


RDDC\_EL0 is a 129-bit register.

### Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to RDDC\_EL0 are UNDEFINED.

# Field descriptions

The RDDC\_EL0 bit assignments are:



### Bits [128:0]

Restricted Default Data Capability.

## Accessing the RDDC\_EL0

### Read using name RDDC\_EL0

The assembler syntax is:

```
MRS <Ct>, RDDC_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0011	0b001

```
elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
4
            if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
                AArch64.SystemAccessTrap(EL2, 0x29);
                AArch64.SystemAccessTrap(EL1, 0x29);
8
        elsif EL2Enabled() && !ELUsingAarch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
            AArch64.SystemAccessTrap(EL2, 0x29);
10
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x29);
13
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x29); elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14
15
16
            AArch64.SystemAccessTrap(EL3, 0x29);
17
18
            return RDDC_EL0;
19
    elsif PSTATE.EL == EL1 then
20
21
22
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
            UNDEFINED:
        elsif CPACR_EL1.CEN == 'x0' then
23
            AArch64.SystemAccessTrap(EL1, 0x29);
24
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
25
26
27
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x29);
28
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR EL3.EC == '0' then
            AArch64.SystemAccessTrap(EL3, 0x29);
30
31
            return RDDC_EL0;
32
33
    elsif PSTATE.EL == EL2 then
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
34
            UNDEFINED;
35
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
36
            AArch64.SystemAccessTrap(EL2, 0x29);
37
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
38
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
39
40
            AArch64.SystemAccessTrap(EL3, 0x29);
41
        else
42
            return RDDC_EL0;
43
    elsif PSTATE.EL == EL3 then
44
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
            UNDEFINED;
45
        elsif CPTR_EL3.EC == '0' then
46
            AArch64.SystemAccessTrap(EL3, 0x29);
47
49
            return RDDC_EL0;
```

## Write using name RDDC\_EL0

The assembler syntax is:

MSR RDDC\_ELO, <Ct>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0011	0b001

```
AArch64.SvstemAccessTrap(EL2, 0x29);
11
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x29);
13
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15
            AArch64.SystemAccessTrap(EL3, 0x29);
16
17
            RDDC\_EL0 = C[t];
19
    elsif PSTATE.EL == EL1 then
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
20
21
22
            UNDEFINED:
        elsif CPACR EL1.CEN == 'x0' then
23
            AArch64.SystemAccessTrap(EL1, 0x29);
24
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
25
            AArch64.SystemAccessTrap(EL2, 0x29);
26
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
27
            AArch64.SystemAccessTrap(EL2, 0x29);
28
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
29
            AArch64.SystemAccessTrap(EL3, 0x29);
30
        else
31
            RDDC\_EL0 = C[t];
32
    elsif PSTATE.EL == EL2 then
33
34
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
            UNDEFINED:
35
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
36
38
            AArch64.SystemAccessTrap(EL2, 0x29);
39
40
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
            AArch64.SystemAccessTrap(EL3, 0x29);
41
    RDDC_EL0 = C[t];
elsif PSTATE.EL == EL3 then
42
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
44
            UNDEFINED;
45
        elsif CPTR_EL3.EC == '0' then
46
47
            AArch64.SystemAccessTrap(EL3, 0x29);
48
            RDDC\_EL0 = C[t];
```

### Read using name DDC

The assembler syntax is:

MRS <Ct>, DDC

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

## 3.2. Alphabetical list of registers

```
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
        AArch64.SystemAccessTrap(EL3, 0x29);
15
16
    elsif IsInRestricted() then
17
        return RDDC_EL0;
    elsif PSTATE.SP == '0' then
18
       return DDC_EL0;
19
20
   elsif PSTATE.EL == ELO then
21
        return DDC_EL0;
22
    elsif PSTATE.EL == EL1 then
23
        return DDC_EL1;
24
25
    elsif PSTATE.EL == EL2 then
        return DDC_EL2;
26
    elsif PSTATE.EL == EL3 then
       return DDC_EL3;
```

### Write using name DDC

The assembler syntax is:

MSR DDC, <Ct>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

```
if PSTATE.EL == ELO && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
         →CPACR_EL1.CEN != '11' then
if EL2Enabled() && HCR_EL2.TGE == '1' then
 2
              AArch64.SystemAccessTrap(EL2, 0x29);
 3
         else
              AArch64.SystemAccessTrap(EL1, 0x29);
     elsif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
         AArch64.SystemAccessTrap(EL1, 0x29);
    elsif PSTATE.EL IN {EL0, EL2, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && 
→CPTR_EL2.CEN != '11' then
 8
         AArch64.SystemAccessTrap(EL2, 0x29);
    elsif PSTATE.EL IN (EL0, EL2, EL1) & EL2Enabled() & ELUsingAArch32(EL2) & HCR_EL2.E2H == '1' & →CPTR_EL2.CEN == 'x0' then
10
11
         AArch64.SystemAccessTrap(EL2, 0x29);
    elsif PSTATE.EL IN {EL0, EL2, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && 
→CPTR_EL2.TC == '1' then
AArch64.SystemAccessTrap(EL2, 0x29);
12
13
14
    elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
         AArch64.SystemAccessTrap(EL3, 0x29);
16
    elsif IsInRestricted() then
17
    RDDC_EL0 = C[t];
elsif PSTATE.SP == '0' then
18
         DDC_ELO = C[t];
19
20
     elsif PSTATE.EL == ELO then
21
         DDC_ELO = C[t];
22
23
     elsif PSTATE.EL == EL1 then
         DDC\_EL1 = C[t];
24
    elsif PSTATE.EL == EL2 then
25
    DDC_EL2 = C[t];
elsif PSTATE.EL == EL3 then
26
        DDC\_EL3 = C[t];
```

## 3.2.34 RSP\_EL0, Restricted Stack Pointer

The RSP\_EL0 characteristics are:

#### **Purpose**

Holds the stack pointer when the PE is in Restricted. This is used as the current stack pointer at all Exception levels when the PE is in Restricted.

#### Attributes


RSP\_EL0 is a 129-bit register.

## Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to RSP\_EL0 are UNDEFINED.

# **Field descriptions**

The RSP EL0 bit assignments are:



## Bits [128:0]

Capability stack pointer.

This field resets to an architecturally UNKNOWN value.

### Accessing the RSP EL0

When the PE is in Restricted, this register is accessible as the current stack pointer.

## Read using name RSP\_EL0

The assembler syntax is:

MRS <Xt>, RSP\_EL0

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b111	0b0100	0b0001	0b011

```
if PSTATE.EL == ELO then
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
             UNDEFINED;
4
        elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
              ⇔then
            if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
5
6
                 AArch64.SystemAccessTrap(EL2, 0x29);
            else
                 AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H, TGE> == '11' && CPTR_EL2.CEN != '11' then
10
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11
12
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
13
14
            AArch64.SystemAccessTrap(EL2, 0x29);
15
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16
            AArch64.SystemAccessTrap(EL3, 0x29);
17
        else
    return RSP_EL0<63:0>;
elsif PSTATE.EL == EL1 then
18
19
20
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
21
             UNDEFINED;
22
23
        elsif CPACR_EL1.CEN == 'x0' then
            AArch64.SystemAccessTrap(EL1, 0x29);
24
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
25
            AArch64.SystemAccessTrap(EL2, 0x29);
26
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
27
             AArch64.SystemAccessTrap(EL2, 0x29);
28
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
29
30
            AArch64.SystemAccessTrap(EL3, 0x29);
        else
31
            return RSP EL0<63:0>;
32
    elsif PSTATE.EL == EL2 then
33
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
34
35
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
    AArch64.SystemAccessTrap(EL2, 0x29);
36
37
38
39
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
40
            AArch64.SystemAccessTrap(EL3, 0x29);
41
        else
42
            return RSP_EL0<63:0>;
43
    elsif PSTATE.EL == EL3 then
44
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
            UNDEFINED;
46
        elsif CPTR_EL3.EC == '0' then
47
            AArch64.SystemAccessTrap(EL3, 0x29);
48
49
            return RSP EL0<63:0>;
```

## Write using name RSP\_EL0

The assembler syntax is:

```
MSR RSP_ELO, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b111	0b0100	0b0001	0b011

```
if PSTATE.EL == ELO then
2
       if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
           UNDEFINED:
3
4
       elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
             \rightarrowthen
5
           if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
               AArch64.SystemAccessTrap(EL2, 0x29);
```

```
else
8
                 AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
10
            AArch64.SystemAccessTrap(EL2, 0x29);
11
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
12
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
13
14
            AArch64.SystemAccessTrap(EL2, 0x29);
15
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
            AArch64.SystemAccessTrap(EL3, 0x29);
17
    RSP_EL0 = ZeroExtend(X[t]);
elsif PSTATE.EL == EL1 then
18
19
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
20
21
            UNDEFINED;
22
        elsif CPACR_EL1.CEN == 'x0' then
23
            AArch64.SystemAccessTrap(EL1, 0x29);
24
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
25
            AArch64.SystemAccessTrap(EL2, 0x29);
26
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
27
            AArch64.SystemAccessTrap(EL2, 0x29);
28
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
29
30
            AArch64.SystemAccessTrap(EL3, 0x29);
        else
            RSP\_EL0 = ZeroExtend(X[t]);
31
    elsif PSTATE.EL == EL2 then
32
33
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
34
35
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
36
37
            AArch64.SystemAccessTrap(EL2, 0x29);
38
39
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR EL3.EC == '0' then
40
            AArch64.SystemAccessTrap(EL3, 0x29);
41
        else
42
            RSP\_EL0 = ZeroExtend(X[t]);
43
    elsif PSTATE.EL == EL3 then
44
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
45
            UNDEFINED;
        elsif CPTR_EL3.EC == '0' then
46
47
            AArch64.SystemAccessTrap(EL3, 0x29);
48
            RSP EL0 = ZeroExtend(X[t]);
```

## Read using name RCSP\_EL0

The assembler syntax is:

```
MRS <Ct>, RCSP_EL0
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b111	0b0100	0b0001	0b011

```
if PSTATE.EL == ELO then
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
4
        elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
             ⇔then
5
            if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
               AArch64.SystemAccessTrap(EL2, 0x29);
            else
               AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
10
           AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11
12
           AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
```

```
AArch64.SvstemAccessTrap(EL2, 0x29);
15
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16
            AArch64.SystemAccessTrap(EL3, 0x29);
17
18
            return RSP_EL0;
   elsif PSTATE.EL == EL1 then
19
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
20
21
            UNDEFINED;
22
        elsif CPACR_EL1.CEN == 'x0' then
23
            AArch64.SystemAccessTrap(EL1, 0x29);
24
25
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
            AArch64.SystemAccessTrap(EL2, 0x29);
26
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
27
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
29
            AArch64.SystemAccessTrap(EL3, 0x29);
30
        else
31
            return RSP_EL0;
    elsif PSTATE.EL == EL2 then
32
33
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
34
            UNDEFINED;
35
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
36
            AArch64.SystemAccessTrap(EL2, 0x29);
37
38
        elsif HCR\_EL2.E2H == '1' && CPTR\_EL2.CEN == 'x0' then
           AArch64.SystemAccessTrap(EL2, 0x29);
39
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR EL3.EC == '0' then
40
            AArch64.SystemAccessTrap(EL3, 0x29);
41
        else
42
            return RSP_EL0;
43
    elsif PSTATE.EL == EL3 then
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
44
45
            UNDEFINED;
46
        elsif CPTR_EL3.EC == '0' then
            AArch64.SystemAccessTrap(EL3, 0x29);
48
49
            return RSP_ELO;
```

#### Write using name RCSP\_EL0

The assembler syntax is:

```
MSR RCSP_ELO, <Ct>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b111	0b0100	0b0001	0b011

```
if PSTATE.EL == ELO then
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
4
        elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
             →then
5
            if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
6
                AArch64.SystemAccessTrap(EL2, 0x29);
            else
               AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
10
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11
12
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
13
14
            AArch64.SystemAccessTrap(EL2, 0x29);
15
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16
           AArch64.SystemAccessTrap(EL3, 0x29);
17
        else
           RSP\_EL0 = C[t];
18
    elsif PSTATE.EL == EL1 then
19
       if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
```

## Chapter 3. Register definitions

#### 3.2. Alphabetical list of registers

```
UNDEFINED;
           elsif CPACR_EL1.CEN == 'x0' then
23
                AArch64.SystemAccessTrap(EL1, 0x29);
24
           elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
25
          AArch64.SystemAccessTrap(EL2, 0x29);
elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
26
27
          AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
29
               AArch64.SystemAccessTrap(EL3, 0x29);
30
     RSP_EL0 = C[t];
elsif PSTATE.EL == EL2 then
31
32
33
          if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
34
                UNDEFINED;
35
           elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
          AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
36
37
38
39
               AArch64.SystemAccessTrap(EL2, 0x29);
          elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
    AArch64.SystemAccessTrap(EL3, 0x29);
40
41
           else
42
     RSP_EL0 = C[t];
elsif PSTATE.EL == EL3 then
43
44
45
           \textbf{if} \  \, \texttt{IsFeatureImplemented("Morello")} \  \, \textbf{\&\&} \  \, \texttt{IsInRestricted()} \  \, \textbf{\&\&} \  \, \texttt{!Halted()} \  \, \textbf{then} 
               UNDEFINED:
46
           elsif CPTR_EL3.EC == '0' then
              AArch64.SystemAccessTrap(EL3, 0x29);
48
             RSP\_EL0 = C[t];
```

# 3.2.35 RTPIDR\_EL0, Restricted Read/Write Software Thread ID Register

The RTPIDR\_EL0 characteristics are:

#### **Purpose**

Provides a location where software can store thread identifying information, for OS management purposes.

The PE makes no use of this register.

#### Attributes


RTPIDR\_EL0 is a 129-bit register.

### Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to RTPIDR\_EL0 are UNDEFINED.

## Field descriptions

The RTPIDR\_EL0 bit assignments are:



### Bits [128:0]

Restricted Thread ID. The version of the Thread ID when the PE is in Restricted.

This field resets to an architecturally UNKNOWN value.

# Accessing the RTPIDR\_EL0

Access to RTPIDR\_EL0 via MSR aand MRS instructions is only possible when the PE is in Executive.

When the PE is in Restricted, operations which use TPIDR\_ELx or CTPIDR\_ELx access RTPIDR\_EL0.

## Read using name RTPIDR\_EL0

The assembler syntax is:

MRS <Xt>, RTPIDR\_EL0

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b100

#### Accessibility:

```
if PSTATE.EL == ELO then
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
4
        elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
             →then
            if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
5
                AArch64.SystemAccessTrap(EL2, 0x29);
            else
                AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAarch32(EL2) && HCR_EL2.<E2H, TGE> == '11' && CPTR_EL2.CEN != '11' then
10
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11
12
            AArch64.SystemAccessTrap(EL2, 0x29);
13
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
14
            AArch64.SystemAccessTrap(EL2, 0x29);
15
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16
            AArch64.SystemAccessTrap(EL3, 0x29);
17
        else
18
            return RTPIDR EL0<63:0>;
19
    elsif PSTATE.EL == EL1 then
20
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
21
22
23
        elsif CPACR_EL1.CEN == 'x0' then
            AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
24
25
            AArch64.SystemAccessTrap(EL2, 0x29);
26
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
27
            AArch64.SystemAccessTrap(EL2, 0x29);
28
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
29
            AArch64.SystemAccessTrap(EL3, 0x29);
30
        else
31
            return RTPIDR_EL0<63:0>;
32
    elsif PSTATE.EL == EL2 then
33
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
34
            UNDEFINED;
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
35
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
36
37
38
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
40
            AArch64.SystemAccessTrap(EL3, 0x29);
41
42
            return RTPIDR_EL0<63:0>;
    elsif PSTATE.EL == EL3 then
43
44
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
45
            UNDEFINED;
46
        elsif CPTR_EL3.EC == '0' then
            AArch64.SystemAccessTrap(EL3, 0x29);
47
48
        else
49
            return RTPIDR EL0<63:0>;
```

#### Write using name RTPIDR EL0

The assembler syntax is:

```
MSR RTPIDR_ELO, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b100

```
if PSTATE.EL == ELO then
2
       if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
           UNDEFINED:
       elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
4
             \rightarrowthen
           if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
```

```
AArch64.SvstemAccessTrap(EL2, 0x29);
           else
                AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
10
           AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11
           AArch64.SystemAccessTrap(EL2, 0x29);
12
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
13
14
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15
16
           AArch64.SystemAccessTrap(EL3, 0x29);
17
           RTPIDR\_EL0 = ZeroExtend(X[t]);
18
19
   elsif PSTATE.EL == EL1 then
20
       if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
21
22
        elsif CPACR_EL1.CEN == 'x0' then
23
           AArch64.SystemAccessTrap(EL1, 0x29);
       24
25
26
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
27
           AArch64.SystemAccessTrap(EL2, 0x29);
28
29
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
           AArch64.SystemAccessTrap(EL3, 0x29);
30
        else
           RTPIDR\_EL0 = ZeroExtend(X[t]);
31
32
   elsif PSTATE.EL == EL2 then
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
33
34
           UNDEFINED;
35
36
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
37
38
           AArch64.SystemAccessTrap(EL2, 0x29);
39
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
40
           AArch64.SystemAccessTrap(EL3, 0x29);
41
        else
42
           RTPIDR_EL0 = ZeroExtend(X[t]);
43
    elsif PSTATE.EL == EL3 then
44
       if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
45
            UNDEFINED;
46
        elsif CPTR_EL3.EC == '0' then
47
           AArch64.SystemAccessTrap(EL3, 0x29);
48
49
           RTPIDR_EL0 = ZeroExtend(X[t]);
```

#### Read using name TPIDR EL0

The assembler syntax is:

```
MRS <Xt>, TPIDR_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0ь0000	0b010

```
if PSTATE.EL == ELO then
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3
            return RTPIDR_EL0<63:0>;
        else
5
            return TPIDR EL0<63:0>;
   elsif PSTATE.EL == EL1 then
6
        return TPIDR_EL0<63:0>;
    elsif PSTATE.EL == EL2 then
        return TPIDR_EL0<63:0>;
10
    elsif PSTATE.EL == EL3 then
       return TPIDR_EL0<63:0>;
```

### Write using name TPIDR\_EL0

The assembler syntax is:

```
MSR TPIDR_ELO, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b010

### Accessibility:

### Read using name TPIDR\_EL1

The assembler syntax is:

```
MRS <Xt>, TPIDR_EL1
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

### Accessibility:

```
1  if PSTATE.EL == EL0 then
2   UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4   if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
5     return RTPIDR_EL0<63:0>;
6   else
7    return TPIDR_EL1<63:0>;
8  elsif PSTATE.EL == EL2 then
9    return TPIDR_EL1<63:0>;
10  elsif PSTATE.EL == EL3 then
11   return TPIDR_EL1<63:0>;
```

#### Write using name TPIDR\_EL1

The assembler syntax is:

```
MSR TPIDR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

#### Accessibility:

## Read using name TPIDR\_EL2

The assembler syntax is:

```
MRS <Xt>, TPIDR_EL2
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

# Accessibility:

```
1  if PSTATE.EL == EL0 then
2     UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7         return RTPIDR_EL0<63:0>;
8     else
9         return TPIDR_EL2<63:0>;
10  elsif PSTATE.EL == EL3 then
11     return TPIDR_EL2<63:0>;
```

## Write using name TPIDR\_EL2

The assembler syntax is:

```
MSR TPIDR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

#### 3.2. Alphabetical list of registers

### Read using name TPIDR\_EL3

The assembler syntax is:

```
MRS <Xt>, TPIDR_EL3
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0b0000	0b010

#### Accessibility:

```
1  if PSTATE.EL == ELO then
2     UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6     UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
9     return RTPIDR_EL0<63:0>;
10     else
11     return TPIDR_EL3<63:0>;
```

### Write using name TPIDR\_EL3

The assembler syntax is:

```
MSR TPIDR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0b0000	0b010

```
1  if PSTATE.EL == ELO then
2    UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4    UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6    UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8    if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
9    RTPIDR_ELO = ZeroExtend(X[t]);
10    else
11    TPIDR_EL3 = ZeroExtend(X[t]);
```

## Read using name RCTPIDR\_EL0

The assembler syntax is:

MRS <Ct>, RCTPIDR\_EL0

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b100

## Accessibility:

```
if PSTATE.EL == ELO then
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
2
        elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
               →then
 5
             if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
 6
                 AArch64.SystemAccessTrap(EL2, 0x29);
            else
                AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
10
             AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11
12
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
13
14
             AArch64.SystemAccessTrap(EL2, 0x29);
15
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16
            AArch64.SystemAccessTrap(EL3, 0x29);
17
        else
18
            return RTPIDR ELO:
    elsif PSTATE.EL == EL1 then
19
20
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
21
             UNDEFINED:
22
23
        elsif CPACR_EL1.CEN == 'x0' then
            AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
24
25
             AArch64.SystemAccessTrap(EL2, 0x29);
26
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
27
            AArch64.SystemAccessTrap(EL2, 0x29);
28
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
29
30
            AArch64.SystemAccessTrap(EL3, 0x29);
31
            return RTPIDR ELO;
32
    elsif PSTATE.EL == EL2 then
33
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
34
             UNDEFINED;
35
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
36
37
38
            AArch64.SystemAccessTrap(EL2, 0x29);
39
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
40
            AArch64.SystemAccessTrap(EL3, 0x29);
41
42
            return RTPIDR_EL0;
    elsif PSTATE.EL == EL3 then
43
44
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
45
            UNDEFINED;
        elsif CPTR_EL3.EC == '0' then
46
47
            AArch64.SystemAccessTrap(EL3, 0x29);
        else
48
49
            return RTPIDR_EL0;
```

### Write using name RCTPIDR\_EL0

The assembler syntax is:

MSR RCTPIDR\_ELO, <Ct>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b100

#### Accessibility:

```
if PSTATE.EL == ELO then
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3
            UNDEFINED;
4
        elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
             →then
5
            if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
6
                AArch64.SystemAccessTrap(EL2, 0x29);
            else
                AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
10
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11
            AArch64.SvstemAccessTrap(EL2, 0x29);
12
13
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
14
            AArch64.SystemAccessTrap(EL2, 0x29);
15
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16
            AArch64.SystemAccessTrap(EL3, 0x29);
17
        else
            RTPIDR\_EL0 = C[t];
18
19
    elsif PSTATE.EL == EL1 then
20
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
21
            UNDEFINED;
22
23
        elsif CPACR_EL1.CEN == 'x0' then
            AArch64.SystemAccessTrap(EL1, 0x29);
24
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
25
            AArch64.SystemAccessTrap(EL2, 0x29);
26
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
27
            AArch64.SystemAccessTrap(EL2, 0x29);
28
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
29
            AArch64.SystemAccessTrap(EL3, 0x29);
30
        else
31
            RTPIDR\_EL0 = C[t];
    elsif PSTATE.EL == EL2 then
32
33
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
34
            UNDEFINED;
35
36
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
           AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
37
38
            AArch64.SystemAccessTrap(EL2, 0x29);
39
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
40
            AArch64.SystemAccessTrap(EL3, 0x29);
41
    RTPIDR_EL0 = C[t];
elsif PSTATE.EL == EL3 then
42
43
44
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
45
            UNDEFINED;
46
        elsif CPTR_EL3.EC == '0' then
47
            AArch64.SystemAccessTrap(EL3, 0x29);
48
            RTPIDR_EL0 = C[t];
```

#### Read using name CTPIDR EL0

The assembler syntax is:

```
MRS <Ct>, CTPIDR_EL0
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b010

#### Accessibility:

```
if PSTATE.EL == ELO then
         if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
3
             if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
4
                 AArch64.SystemAccessTrap(EL2, 0x29);
5
             else
         AArch64.SystemAccessTrap(EL1, 0x29);
elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
 6
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
10
             AArch64.SystemAccessTrap(EL2, 0x29);
11
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
12
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
13
             AArch64.SystemAccessTrap(EL3, 0x29);
14
15
         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
16
             return RTPIDR_ELO;
17
18
             return TPIDR ELO:
    elsif PSTATE.EL == EL1 then
19
20
        if CPACR_EL1.CEN == 'x0' then
21
             AArch64.SystemAccessTrap(EL1, 0x29);
22
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
23
24
25
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
26
27
             AArch64.SystemAccessTrap(EL3, 0x29);
28
29
             return TPIDR_ELO;
    elsif PSTATE.EL == EL2 then
  if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
30
31
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
32
33
34
             AArch64.SystemAccessTrap(EL2, 0x29);
35
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
36
37
             AArch64.SystemAccessTrap(EL3, 0x29);
         else
38
             return TPIDR_EL0;
    elsif PSTATE.EL == EL3 then
   if CPTR_EL3.EC == '0' then
39
40
41
             AArch64.SystemAccessTrap(EL3, 0x29);
42
43
             return TPIDR ELO:
```

### Write using name CTPIDR EL0

The assembler syntax is:

```
MSR CTPIDR_ELO, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0ь0000	0b010

```
if PSTATE.EL == ELO then
       if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
3
           if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
               AArch64.SystemAccessTrap(EL2, 0x29);
```

```
else
6
                 AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
             AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
10
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
11
12
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
            AArch64.SystemAccessTrap(EL3, 0x29);
15
        elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
16
            RTPIDR\_EL0 = C[t];
17
        else
    TPIDR_EL0 = C[t];
elsif PSTATE.EL == EL1 then
18
19
20
        if CPACR_EL1.CEN == 'x0' then
21
            AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
22
23
            AArch64.SystemAccessTrap(EL2, 0x29);
24
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
25
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
27
28
            AArch64.SystemAccessTrap(EL3, 0x29);
        else
29
            TPIDR\_EL0 = C[t];
    elsif PSTATE.EL == EL2 then
  if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
30
31
32
            AArch64.SystemAccessTrap(EL2, 0x29);
33
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
34
35
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
36
            AArch64.SystemAccessTrap(EL3, 0x29);
37
        else
            TPIDR\_EL0 = C[t];
    elsif PSTATE.EL == EL3 then
   if CPTR_EL3.EC == '0' then
39
40
41
            AArch64.SystemAccessTrap(EL3, 0x29);
42
        else
43
            TPIDR\_EL0 = C[t];
```

### Read using name CTPIDR\_EL1

The assembler syntax is:

```
MRS <Ct>, CTPIDR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0ь0000	0b100

```
if PSTATE.EL == ELO then
         UNDEFINED:
    elsif PSTATE.EL == EL1 then
         if CPACR_EL1.CEN == 'x0' then
             AArch64.SystemAccessTrap(EL1, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
    AArch64.SystemAccessTrap(EL3, 0x29);
10
11
12
         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
13
             return RTPIDR_ELO;
14
15
             return TPIDR_EL1;
    elsif PSTATE.EL == EL2 then
if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
16
17
             AArch64.SystemAccessTrap(EL2, 0x29);
```

# 3.2. Alphabetical list of registers

```
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then

AArch64.SystemAccessTrap(EL2, 0x29);

elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then

AArch64.SystemAccessTrap(EL3, 0x29);

else

return TPIDR_EL1;

elsif PSTATE.EL == EL3 then
 if CPTR_EL3.EC == '0' then

AArch64.SystemAccessTrap(EL3, 0x29);

else

return TPIDR_EL1;

else

return TPIDR_EL1;
```

### Write using name CTPIDR\_EL1

The assembler syntax is:

MSR CTPIDR\_EL1, <Ct>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

### Accessibility:

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if CPACR_EL1.CEN == 'x0' then
             AArch64.SystemAccessTrap(EL1, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
6
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
 8
             AArch64.SystemAccessTrap(EL2, 0x29);
10
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11
             AArch64.SystemAccessTrap(EL3, 0x29);
12
         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
13
             RTPIDR ELO = C[t];
14
         else
15
            TPIDR_EL1 = C[t];
    elsif PSTATE.EL == EL2 then
  if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
16
17
18
             AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
    AArch64.SystemAccessTrap(EL2, 0x29);
19
20
21
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
22
             AArch64.SystemAccessTrap(EL3, 0x29);
23
24
25
             TPIDR\_EL1 = C[t];
    elsif PSTATE.EL == EL3 then
if CPTR_EL3.EC == '0' then
26
27
             AArch64.SystemAccessTrap(EL3, 0x29);
28
            TPIDR\_EL1 = C[t];
```

## Read using name CTPIDR\_EL2

The assembler syntax is:

```
MRS <Ct>, CTPIDR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

#### Accessibility:

```
if PSTATE.EL == ELO then
          UNDEFINED;
     elsif PSTATE.EL == EL1 then
          UNDEFINED;
     elsif PSTATE.EL == EL2 then
          if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
    AArch64.SystemAccessTrap(EL2, 0x29);
          elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
               AArch64.SystemAccessTrap(EL2, 0x29);
10
          elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11
               AArch64.SystemAccessTrap(EL3, 0x29);
12
          \textbf{elsif} \  \, \texttt{IsFeatureImplemented("Morello")} \  \, \textbf{\&\&} \  \, \texttt{IsInRestricted()} \  \, \textbf{\&\&} \  \, \texttt{!Halted()} \  \, \textbf{then}
          return RTPIDR_EL0; else
13
14
15
               return TPIDR_EL2;
    elsif PSTATE.EL == EL3 then
if CPTR_EL3.EC == '0' then
17
               AArch64.SystemAccessTrap(EL3, 0x29);
18
19
20
               return TPIDR EL2;
```

# Write using name CTPIDR\_EL2

The assembler syntax is:

```
MSR CTPIDR_EL2, <Ct>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

### Accessibility:

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
         UNDEFINED:
    elsif PSTATE.EL == EL2 then
         if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
8
              AArch64.SystemAccessTrap(EL2, 0x29);
10
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
         AArch64.SystemAccessTrap(EL3, 0x29);
elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
11
12
13
              RTPIDR\_EL0 = C[t];
         else
   TPIDR_EL2 = C[t];
14
15
    elsif PSTATE.EL == EL3 then
if CPTR_EL3.EC == '0' then
16
17
18
              AArch64.SystemAccessTrap(EL3, 0x29);
20
              TPIDR\_EL2 = C[t];
```

## Read using name CTPIDR\_EL3

The assembler syntax is:

```
MRS <Ct>, CTPIDR_EL3
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0b0000	0b010

### Accessibility:

```
if PSTATE.EL == ELO then
3
    elsif PSTATE.EL == EL1 then
         UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
6
    elsif PSTATE.EL == EL3 then
   if CPTR_EL3.EC == '0' then
             AArch64.SystemAccessTrap(EL3, 0x29);
        elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
10
11
            return RTPIDR_EL0;
12
        else
            return TPIDR_EL3;
```

## Write using name CTPIDR\_EL3

The assembler syntax is:

```
MSR CTPIDR_EL3, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0b0000	0b010

```
if PSTATE.EL == ELO then
         UNDEFINED;
3
    elsif PSTATE.EL == EL1 then
         UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
   if CPTR_EL3.EC == '0' then
             AArch64.SystemAccessTrap(EL3, 0x29);
10
         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
11
            RTPIDR\_EL0 = C[t];
12
         else
             TPIDR\_EL3 = C[t];
```

# 3.2.36 SP\_EL0, Stack Pointer (EL0)

The SP\_EL0 characteristics are:

### **Purpose**

Holds the capability stack pointer associated with EL0 and Executive state. At higher Exception levels, this is used as the current capability stack pointer when the value of SPSel.SP is 0 and the PE is in Executive.


#### **Attributes**

SP\_EL0 is a 129-bit register.

# Field descriptions

The SP\_EL0 bit assignments are:

### When Morello is implemented:




# Bits [128:0]

Stack pointer

This field resets to an architecturally UNKNOWN value.

# When Morello is not implemented:



### Bits [63:0]

Stack pointer.

This field resets to an architecturally UNKNOWN value.

# Accessing the SP\_EL0

When the value of PSTATE.SP is 0 and the PE is in Executive, this register is accessible at all Exception levels as

the current stack pointer.

## Read using name SP\_EL0

The assembler syntax is:

```
MRS <Xt>, SP_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0001	0b000

## Accessibility:

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if PSTATE.SP == '0' then
             UNDEFINED;
6
         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
             UNDEFINED;
8
         else
             return SP_EL0<63:0>;
    elsif PSTATE.EL == EL2 then
   if PSTATE.SP == '0' then
11
12
             UNDEFINED;
13
14
         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
             UNDEFINED:
15
         else
16
             return SP_EL0<63:0>;
    elsif PSTATE.EL == EL3 then
   if PSTATE.SP == '0' then
17
18
19
             UNDEFINED:
20
         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
21
             UNDEFINED;
         else
             return SP_EL0<63:0>;
```

# Write using name SP\_EL0

The assembler syntax is:

```
MSR SP_EL0, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0001	0b000

```
1  if PSTATE.EL == ELO then
2    UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4    if PSTATE.SP == '0' then
5        UNDEFINED;
6    elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7        UNDEFINED;
8    else
9        SP_ELO = ZeroExtend(X[t]);
10  elsif PSTATE.EL == EL2 then
11    if PSTATE.SP == '0' then
```

# 3.2. Alphabetical list of registers

```
UNDEFINED:
13
         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
14
             UNDEFINED;
15
    SP_EL0 = ZeroExtend(X[t]);
elsif PSTATE.EL == EL3 then
16
17
        if PSTATE.SP == '0' then
18
19
             UNDEFINED;
20
         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
21
22
23
             SP\_EL0 = ZeroExtend(X[t]);
```

### Read using name CSP\_EL0

The assembler syntax is:

```
MRS <Ct>, CSP_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0001	0b000

```
if PSTATE.EL == ELO then
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if PSTATE.SP == '0' then
            UNDEFINED:
        elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
6
            UNDEFINED;
        elsif CPACR_EL1.CEN == 'x0' then
            AArch64.SystemAccessTrap(EL1, 0x29);
10
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
11
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
12
13
            AArch64.SvstemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14
15
            AArch64.SystemAccessTrap(EL3, 0x29);
16
17
            return SP_EL0;
    elsif PSTATE.EL == EL2 then
   if PSTATE.SP == '0' then
18
19
20
             UNDEFINED;
21
        elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
22
23
24
             UNDEFINED;
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
25
26
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
28
            AArch64.SystemAccessTrap(EL3, 0x29);
29
        else
30
    return SP_ELO;
elsif PSTATE.EL == EL3 then
31
32
        if PSTATE.SP == '0' then
            UNDEFINED;
33
34
        elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
35
            UNDEFINED;
        elsif CPTR_EL3.EC == '0' then
36
37
            AArch64.SystemAccessTrap(EL3, 0x29);
38
        else
            return SP_EL0;
```

## Write using name CSP\_EL0

The assembler syntax is:

```
MSR CSP_ELO, <Ct>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0001	0b000

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
         if PSTATE.SP == '0' then
             UNDEFINED;
 6
         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
             UNDEFINED:
         elsif CPACR_EL1.CEN == 'x0' then
 8
             AArch64.SystemAccessTrap(EL1, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
12
13
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14
15
             AArch64.SystemAccessTrap(EL3, 0x29);
17
             SP\_EL0 = C[t];
    elsif PSTATE.EL == EL2 then
   if PSTATE.SP == '0' then
18
19
20
             UNDEFINED;
21
         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
22
23
24
25
26
              UNDEFINED;
         elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif HCR\_EL2.E2H == '1' && CPTR\_EL2.CEN == 'x0' then
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
27
28
             AArch64.SystemAccessTrap(EL3, 0x29);
29
         else
    SP_EL0 = C[t];
elsif PSTATE.EL == EL3 then
30
31
         if PSTATE.SP == '0' then
    UNDEFINED;
32
33
34
         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
35
             UNDEFINED;
36
         elsif CPTR_EL3.EC == '0' then
37
             AArch64.SystemAccessTrap(EL3, 0x29);
38
         else
             SP\_EL0 = C[t];
```

# 3.2.37 SP\_EL1, Stack Pointer (EL1)

The SP\_EL1 characteristics are:

## **Purpose**

Holds the capability stack pointer associated with EL1 and Executive. When executing at EL1, the values of SPSel.SP and the Executive bit of PCC determine the current capability stack pointer:

SPSel.SP	Executive bit of PCC	Current stack pointer
0bx	0ь0	RSP_EL0
0b0	0b1	SP_EL0
0b1	0b1	SP_EL1


### **Attributes**

SP\_EL1 is a 129-bit register.

# **Field descriptions**

The SP\_EL1 bit assignments are:

# When Morello is implemented:




# Bits [128:0]

Stack pointer

This field resets to an architecturally UNKNOWN value.

# When Morello is not implemented:



# Bits [63:0]

Stack pointer.

# Accessing the SP\_EL1

This accessibility information only applies to accesses using the MRS or MSR instructions.

When the value of SPSel.SP is 1, this register is also accessible at EL1 as the current stack pointer.

When the value of SPSel.SP is 0, SP\_EL0 is used as the current stack pointer at all Exception levels.

### Read using name SP\_EL1

The assembler syntax is:

```
MRS <Xt>, SP_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0001	0b000

### Accessibility:

```
if PSTATE.EL == ELO then
        UNDEFINED:
   elsif PSTATE.EL == EL1 then
        UNDEFINED;
    elsif PSTATE.EL == EL2 then
       if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
            UNDEFINED;
8
        else
           return SP EL1<63:0>:
   elsif PSTATE.EL == EL3 then
10
       if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
13
14
            return SP_EL1<63:0>;
```

### Write using name SP\_EL1

The assembler syntax is:

```
MSR SP_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0001	0b000

# 3.2. Alphabetical list of registers

## Read using name CSP\_EL1

The assembler syntax is:

```
MRS <Ct>, CSP_EL1
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0001	0b000

## Accessibility:

```
if PSTATE.EL == ELO then
        UNDEFINED:
    elsif PSTATE.EL == EL1 then
    elsif PSTATE.EL == EL2 then
        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
6
            UNDEFINED;
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
8
            AArch64.SystemAccessTrap(EL2, 0x29);
10
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11
            AArch64.SystemAccessTrap(EL2, 0x29);
12
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
13
            AArch64.SystemAccessTrap(EL3, 0x29);
14
        else
   return SP_EL1;
elsif PSTATE.EL == EL3 then
15
16
17
       if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
18
            UNDEFINED;
        elsif CPTR_EL3.EC == '0' then
19
            AArch64.SystemAccessTrap(EL3, 0x29);
20
21
        else
            return SP_EL1;
```

## Write using name CSP\_EL1

The assembler syntax is:

```
MSR CSP_EL1, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0001	0b000

```
1  if PSTATE.EL == ELO then
2     UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
```

# Chapter 3. Register definitions

### 3.2. Alphabetical list of registers

```
UNDEFINED; elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
 8
           AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
   AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
10
12
13
                 AArch64.SystemAccessTrap(EL3, 0x29);
14
     SP_EL1 = C[t];
elsif PSTATE.EL == EL3 then
          if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
17
           UNDEFINED;
elsif CPTR_EL3.EC == '0' then
18
19
20
                AArch64.SystemAccessTrap(EL3, 0x29);
                 SP\_EL1 = C[t];
```

# 3.2.38 SP\_EL2, Stack Pointer (EL2)

The SP\_EL2 characteristics are:

## **Purpose**

Holds the capability stack pointer associated with EL2 and Executive state. When executing at EL2, the values of SPSel.SP and the Executive bit of PCC determine the current capability stack pointer:

SPSel.SP	Executive bit of PCC	Current stack pointer
0bx	0ь0	RSP_EL0
0b0	0b1	SP_EL0
0b1	0b1	SP_EL2

### **Attributes**

SP\_EL2 is a 129-bit register.


# Configuration

This register has no effect if EL2 is not enabled in the current Security state.

# **Field descriptions**

The SP\_EL2 bit assignments are:


# When Morello is implemented:



# Bits [128:0]

Stack pointer

## When Morello is not implemented:



## Bits [63:0]

Stack pointer.

This field resets to an architecturally UNKNOWN value.

# Accessing the SP\_EL2

This accessibility information only applies to accesses using the MRS or MSR instructions.

When the value of SPSel.SP is 1, this register is also accessible at EL2 as the current stack pointer.

When the value of SPSel.SP is 0, SP\_EL0 is used as the current stack pointer at all Exception levels.

# Read using name SP\_EL2

The assembler syntax is:

```
MRS <Xt>, SP_EL2
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0001	0b000

### Accessibility:

## Write using name SP\_EL2

The assembler syntax is:

```
MSR SP_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0001	0b000

# 3.2. Alphabetical list of registers

### Accessibility:

```
1  if PSTATE.EL == ELO then
2     UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6     UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
9     UNDEFINED;
10     else
11     SP_EL2 = ZeroExtend(X[t]);
```

# Read using name CSP\_EL2

The assembler syntax is:

```
MRS <Ct>, CSP_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0001	0b000

### Accessibility:

```
if PSTATE.EL == ELO then
        UNDEFINED;
   elsif PSTATE.EL == EL1 then
        UNDEFINED;
5
   elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
       if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
            UNDEFINED;
        elsif CPTR_EL3.EC == '0' then
10
11
           AArch64.SystemAccessTrap(EL3, 0x29);
12
        else
13
            return SP_EL2;
```

# Write using name CSP\_EL2

The assembler syntax is:

```
MSR CSP_EL2, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0001	0b000

```
1  if PSTATE.EL == EL0 then
2     UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6     UNDEFINED;
7  elsif PSTATE.EL == EL3 then
```

## Chapter 3. Register definitions

# 3.2. Alphabetical list of registers

# 3.2.39 SP\_EL3, Stack Pointer (EL3)

The SP\_EL3 characteristics are:

## **Purpose**

Holds the capability stack pointer associated with EL3. When executing at EL3, the values of SPSel.SP and the Executive bit of PCC determine the current capability stack pointer:

SPSel.SP	Executive bit of PCC	Current stack pointer
0bx	0ь0	RSP_EL0
0b0	0b1	SP_EL0
0b1	0b1	SP_EL3

### **Attributes**

SP\_EL3 is a 129-bit register.


# Configuration

This register is present only when HaveEL(EL3). Otherwise, direct accesses to SP\_EL3 are UNDEFINED.

# **Field descriptions**

The SP\_EL3 bit assignments are:


# When Morello is implemented:



# Bits [128:0]

Stack pointer

# When Morello is not implemented:



# Bits [63:0]

Stack pointer.

This field resets to an architecturally UNKNOWN value.

# Accessing the SP\_EL3

This register is not accessible using MRS and MSR instructions.

When the value of SPSel.SP is 1, this register is accessible at EL3 as the current stack pointer.

When the value of SPSel.SP is 0, SP\_EL0 is used as the current stack pointer at all Exception levels.

# 3.2.40 SPSR\_EL1, Saved Program Status Register (EL1)

The SPSR\_EL1 characteristics are:

#### **Purpose**

Holds the saved process state when an exception is taken to EL1.

#### Attributes

SPSR\_EL1 is a 64-bit register.


# Configuration

AArch64 System register SPSR\_EL1[31:0] is architecturally mapped to AArch32 System register SPSR\_svc[31:0].

# Field descriptions

The SPSR\_EL1 bit assignments are:

# When exception taken from AArch32 state:



An exception return from EL1 using AArch64 makes SPSR\_EL1 become UNKNOWN.

### Bits [63:32]

Reserved, RESO.

## N, bit [31]

Negative Condition flag. Set to the value of PSTATE.N on taking an exception to EL1, and copied to PSTATE.N on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

## Z, bit [30]

Zero Condition flag. Set to the value of PSTATE.Z on taking an exception to EL1, and copied to PSTATE.Z on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

## C, bit [29]

Carry Condition flag. Set to the value of PSTATE.C on taking an exception to EL1, and copied to PSTATE.C on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

### V, bit [28]

Overflow Condition flag. Set to the value of PSTATE.V on taking an exception to EL1, and copied to PSTATE.V on executing an exception return operation in EL1.

### Q, bit [27]

Overflow or saturation flag. Set to the value of PSTATE.Q on taking an exception to EL1, and copied to PSTATE.Q on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

#### IT[1:0], bits [26:25]

If-Then. Set to the value of PSTATE.IT[1:0] on taking an exception to EL1, and copied to PSTATE.IT[1:0] on executing an exception return operation in EL1.

On executing an exception return operation in EL1 SPSR\_EL1.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

## Bit [24]

Reserved, RESO.

### SSBS, bit [23]

### When ARMv8.0-SSBS is implemented:

Speculative Store Bypass. Set to the value of PSTATE.SSBS on taking an exception to EL1, and copied to PSTATE.SSBS on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

### Otherwise:

RESO

# PAN, bit [22]

### When ARMv8.1-PAN is implemented:

Privileged Access Never. Set to the value of PSTATE.PAN on taking an exception to EL1, and copied to PSTATE.PAN on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

### Otherwise:

RESO

#### SS, bit [21]

Software Step. Set to the value of PSTATE.SS on taking an exception to EL1, and conditionally copied to PSTATE.SS on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

# IL, bit [20]

Illegal Execution state. Set to the value of PSTATE.IL on taking an exception to EL1, and copied to PSTATE.IL on executing an exception return operation in EL1.

### GE, bits [19:16]

Greater than or Equal flags. Set to the value of PSTATE.GE on taking an exception to EL1, and copied to PSTATE.GE on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

### IT[7:2], bits [15:10]

If-Then. Set to the value of PSTATE.IT[7:2] on taking an exception to EL1, and copied to PSTATE.IT[7:2] on executing an exception return operation in EL1.

SPSR\_EL1.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

### E, bit [9]

Endianness. Set to the value of PSTATE.E on taking an exception to EL1, and copied to PSTATE.E on executing an exception return operation in EL1.

If the implementation does not support big-endian operation, SPSR\_EL1.E is RES0. If the implementation does not support little-endian operation, SPSR\_EL1.E is RES1. On executing an exception return operation in EL1, if the implementation does not support big-endian operation at the Exception level being returned to, SPSR\_EL1.E is RES0, and if the implementation does not support little-endian operation at the Exception level being returned to, SPSR\_EL1.E is RES1.

This field resets to an architecturally UNKNOWN value.

### A, bit [8]

SError interrupt mask. Set to the value of PSTATE.A on taking an exception to EL1, and copied to PSTATE.A on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

### *I, bit* [7]

IRQ interrupt mask. Set to the value of PSTATE.I on taking an exception to EL1, and copied to PSTATE.I on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

#### F, bit [6]

FIQ interrupt mask. Set to the value of PSTATE.F on taking an exception to EL1, and copied to PSTATE.F on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

## T, bit [5]

T32 Instruction set state. Set to the value of PSTATE.T on taking an exception to EL1, and copied to PSTATE.T on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

# M[4], bit [4]

Execution state. Set to 0b1, the value of PSTATE.nRW, on taking an exception to EL1 from AArch32 state, and copied to PSTATE.nRW on executing an exception return operation in EL1.

Value	Meaning
0b1	AArch32 execution state.

## M[3:0], bits [3:0]


AArch32 Mode. Set to the value of PSTATE.M[3:0] on taking an exception to EL1, and copied to PSTATE.M[3:0] on executing an exception return operation in EL1.

Value	Meaning	
0b0000	User.	
0b0001	FIQ.	
0b0010	IRQ.	
0b0011	Supervisor.	
0b0111	Abort.	
0b1011	Undefined.	
0b1111	System.	

Other values are reserved. If SPSR\_EL1.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, executing an exception return operation in EL1 is an illegal return event, as described in x'Illegal return events from AArch64 state'.

This field resets to an architecturally UNKNOWN value.

# When exception taken from AArch64 state:



An exception return from EL1 using AArch64 makes SPSR\_EL1 become UNKNOWN.

# Bits [63:32]

Reserved, RESO.

## N, bit [31]

Negative Condition flag. Set to the value of PSTATE.N on taking an exception to EL1, and copied to PSTATE.N on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

# Z, bit [30]

Zero Condition flag. Set to the value of PSTATE.Z on taking an exception to EL1, and copied to PSTATE.Z on executing an exception return operation in EL1.

### C, bit [29]

Carry Condition flag. Set to the value of PSTATE.C on taking an exception to EL1, and copied to PSTATE.C on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

### V, bit [28]

Overflow Condition flag. Set to the value of PSTATE.V on taking an exception to EL1, and copied to PSTATE.V on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

### Bit [27]

Reserved, RESO.

## C64, bit [26]

### When Morello is implemented:

Current instruction set state. Set to the value of PSTATE.C64 on taking an exception to EL1, and copied to PSTATE.C64 on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RES0

# Bit [25:24]

Reserved, RESO.

UAO, bit [23]

# When ARMv8.2-UAO is implemented:

User Access Override. Set to the value of PSTATE.UAO on taking an exception to EL1, and copied to PSTATE.UAO on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

# Otherwise:

RESO

# PAN, bit [22]

# When ARMv8.1-PAN is implemented:

Privileged Access Never. Set to the value of PSTATE.PAN on taking an exception to EL1, and copied to PSTATE.PAN on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RES0

### SS, bit [21]

Software Step. Set to the value of PSTATE.SS on taking an exception to EL1, and conditionally copied to PSTATE.SS on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

### IL, bit [20]

Illegal Execution state. Set to the value of PSTATE.IL on taking an exception to EL1, and copied to PSTATE.IL on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

## Bits [19:13]

Reserved, RESO.

### SSBS, bit [12]

# When ARMv8.0-SSBS is implemented:

Speculative Store Bypass. Set to the value of PSTATE.SSBS on taking an exception to EL1, and copied to PSTATE.SSBS on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RES<sub>0</sub>

# Bits [11:10]

Reserved, RESO.

### D, bit [9]

Debug exception mask. Set to the value of PSTATE.D on taking an exception to EL1, and copied to PSTATE.D on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

### A, bit [8]

SError interrupt mask. Set to the value of PSTATE.A on taking an exception to EL1, and copied to PSTATE.A on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

## I, bit [7]

IRQ interrupt mask. Set to the value of PSTATE.I on taking an exception to EL1, and copied to PSTATE.I on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

# F, bit [6]

FIQ interrupt mask. Set to the value of PSTATE.F on taking an exception to EL1, and copied to PSTATE.F on executing an exception return operation in EL1.

## Bit [5]

Reserved, RESO.

## M[4], bit [4]

Execution state. Set to 0b0, the value of PSTATE.nRW, on taking an exception to EL1 from AArch64 state, and copied to PSTATE.nRW on executing an exception return operation in EL1.

Value	Meaning
060	AArch64 execution state.

If AArch32 is not supported at any Exception level, this bit is RESO.

This field resets to an architecturally UNKNOWN value.

## M[3:0], bits [3:0]

AArch64 Exception level and selected Stack Pointer.

Value	Meaning
0b0000	EL0t.
0b0100	EL1t.
0b0101	EL1h.

Other values are reserved. If SPSR\_EL1.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, executing an exception return operation in EL1 is an illegal return event, as described in x'Illegal return events from AArch64 state'.

The bits in this field are interpreted as follows:

- M[3:2] is set to the value of PSTATE.EL on taking an exception to EL1 and copied to PSTATE.EL on executing an exception return operation in EL1.
- M[1] is unused and is 0 for all non-reserved values.
- M[0] is set to the value of PSTATE.SP on taking an exception to EL1 and copied to PSTATE.SP on executing an exception return operation in EL1

This field resets to an architecturally UNKNOWN value.

# Accessing the SPSR EL1

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic SPSR\_EL1 or SPSR\_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

### Read using name SPSR EL1

The assembler syntax is:

MRS <Xt>, SPSR\_EL1

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b000

### Accessibility:

```
1  if PSTATE.EL == EL0 then
2     UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4     return SPSR_EL1;
5  elsif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '1' then
7         return SPSR_EL2;
8     else
9         return SPSR_EL1;
10  elsif PSTATE.EL == EL3 then
11     return SPSR_EL1;
```

# Write using name SPSR\_EL1

The assembler syntax is:

```
MSR SPSR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b000

### Accessibility:

# Read using name SPSR\_EL12

The assembler syntax is:

```
MRS <Xt>, SPSR_EL12
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b101	0b0100	0b0000	0b000

# 3.2. Alphabetical list of registers

```
if PSTATE.EL == ELO then
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        UNDEFINED;
    elsif PSTATE.EL == EL2 then
   if HCR_EL2.E2H == '1' then
6
            return SPSR_EL1;
        else
            UNDEFINED;
    elsif PSTATE.EL == EL3 then
      if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
11
            return SPSR_EL1;
12
13
        else
14
           UNDEFINED;
```

# Write using name SPSR\_EL12

The assembler syntax is:

MSR SPSR\_EL12, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0100	0b0000	0b000

```
if PSTATE.EL == ELO then
UNDEFINED;
elsif PSTATE.EL == EL1 then
UNDEFINED;

elsif PSTATE.EL == EL2 then
if HCR_EL2.E2H == '1' then
SPSR_EL1 = X[t];
else
UNDEFINED;

elsif PSTATE.EL == EL3 then
if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
SPSR_EL1 = X[t];
else
UNDEFINED;
```

# 3.2.41 SPSR EL2, Saved Program Status Register (EL2)

The SPSR\_EL2 characteristics are:

#### **Purpose**

Holds the saved process state when an exception is taken to EL2.

#### **Attributes**

SPSR\_EL2 is a 64-bit register.

# Configuration


This register has no effect if EL2 is not enabled in the current Security state.

AArch64 System register SPSR\_EL2[31:0] is architecturally mapped to AArch32 System register SPSR\_hyp[31:0].

# Field descriptions

The SPSR\_EL2 bit assignments are:

## When exception taken from AArch32 state:



An exception return from EL2 using AArch64 makes SPSR EL2 become UNKNOWN.

## Bits [63:32]

Reserved, RESO.

# N, bit [31]

Negative Condition flag. Set to the value of PSTATE.N on taking an exception to EL2, and copied to PSTATE.N on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

### Z, bit [30]

Zero Condition flag. Set to the value of PSTATE.Z on taking an exception to EL2, and copied to PSTATE.Z on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

### C, bit [29]

Carry Condition flag. Set to the value of PSTATE.C on taking an exception to EL2, and copied to PSTATE.C on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

# V, bit [28]

Overflow Condition flag. Set to the value of PSTATE.V on taking an exception to EL2, and copied to PSTATE.V on executing an exception return operation in EL2.

### Q, bit [27]

Overflow or saturation flag. Set to the value of PSTATE.Q on taking an exception to EL2, and copied to PSTATE.Q on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

### IT[1:0], bits [26:25]

If-Then. Set to the value of PSTATE.IT[1:0] on taking an exception to EL2, and copied to PSTATE.IT[1:0] on executing an exception return operation in EL2.

On executing an exception return operation in EL2 SPSR\_EL2.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

## Bit [24]

Reserved, RESO.

# SSBS, bit [23]

### When ARMv8.0-SSBS is implemented:

Speculative Store Bypass. Set to the value of PSTATE.SSBS on taking an exception to EL2, and copied to PSTATE.SSBS on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

### Otherwise:

RESO

# PAN, bit [22]

### When ARMv8.1-PAN is implemented:

Privileged Access Never. Set to the value of PSTATE.PAN on taking an exception to EL2, and copied to PSTATE.PAN on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

### Otherwise:

res0

#### SS, bit [21]

Software Step. Set to the value of PSTATE.SS on taking an exception to EL2, and conditionally copied to PSTATE.SS on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

# IL, bit [20]

Illegal Execution state. Set to the value of PSTATE.IL on taking an exception to EL2, and copied to PSTATE.IL on executing an exception return operation in EL2.

### GE, bits [19:16]

Greater than or Equal flags. Set to the value of PSTATE.GE on taking an exception to EL2, and copied to PSTATE.GE on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

### IT[7:2], bits [15:10]

If-Then. Set to the value of PSTATE.IT[7:2] on taking an exception to EL2, and copied to PSTATE.IT[7:2] on executing an exception return operation in EL2.

SPSR\_EL2.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

### E, bit [9]

Endianness. Set to the value of PSTATE.E on taking an exception to EL2, and copied to PSTATE.E on executing an exception return operation in EL2.

If the implementation does not support big-endian operation, SPSR\_EL2.E is RES0. If the implementation does not support little-endian operation, SPSR\_EL2.E is RES1. On executing an exception return operation in EL2, if the implementation does not support big-endian operation at the Exception level being returned to, SPSR\_EL2.E is RES0, and if the implementation does not support little-endian operation at the Exception level being returned to, SPSR\_EL2.E is RES1.

This field resets to an architecturally UNKNOWN value.

### A, bit [8]

SError interrupt mask. Set to the value of PSTATE.A on taking an exception to EL2, and copied to PSTATE.A on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

### *I, bit* [7]

IRQ interrupt mask. Set to the value of PSTATE.I on taking an exception to EL2, and copied to PSTATE.I on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

#### F, bit [6]

FIQ interrupt mask. Set to the value of PSTATE.F on taking an exception to EL2, and copied to PSTATE.F on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

## T, bit [5]

T32 Instruction set state. Set to the value of PSTATE.T on taking an exception to EL2, and copied to PSTATE.T on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

# M[4], bit [4]

Execution state. Set to 0b1, the value of PSTATE.nRW, on taking an exception to EL2 from AArch32 state, and copied to PSTATE.nRW on executing an exception return operation in EL2.

Value	Meaning
0b1	AArch32 execution state.

## M[3:0], bits [3:0]


AArch32 Mode. Set to the value of PSTATE.M[3:0] on taking an exception to EL2, and copied to PSTATE.M[3:0] on executing an exception return operation in EL2.

Value	Meaning	
000000	User.	
0b0001	FIQ.	
0b0010	IRQ.	
0b0011	Supervisor.	
0b0111	Abort.	
0b1010	Нур.	
0b1011	Undefined.	
0b1111	System.	

Other values are reserved. If SPSR\_EL2.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, executing an exception return operation in EL2 is an illegal return event, as described in x'Illegal return events from AArch64 state'.

This field resets to an architecturally UNKNOWN value.

## When exception taken from AArch64 state:



An exception return from EL2 using AArch64 makes SPSR\_EL2 become UNKNOWN.

### Bits [63:32]

Reserved, RESO.

# N, bit [31]

Negative Condition flag. Set to the value of PSTATE.N on taking an exception to EL2, and copied to PSTATE.N on executing an exception return operation in EL2.

## Z, bit [30]

Zero Condition flag. Set to the value of PSTATE.Z on taking an exception to EL2, and copied to PSTATE.Z on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

### C, bit [29]

Carry Condition flag. Set to the value of PSTATE.C on taking an exception to EL2, and copied to PSTATE.C on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

## V, bit [28]

Overflow Condition flag. Set to the value of PSTATE.V on taking an exception to EL2, and copied to PSTATE.V on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

# Bit [27]

Reserved, RESO.

## C64, bit [26]

#### When Morello is implemented:

Current instruction set state. Set to the value of PSTATE.C64 on taking an exception to EL2, and copied to PSTATE.C64 on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RESO

# Bit [25:24]

Reserved, RESO.

UAO, bit [23]

### When ARMv8.2-UAO is implemented:

User Access Override. Set to the value of PSTATE.UAO on taking an exception to EL2, and copied to PSTATE.UAO on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

### Otherwise:

RES0

### PAN, bit [22]

### When ARMv8.1-PAN is implemented:

Privileged Access Never. Set to the value of PSTATE.PAN on taking an exception to EL2, and copied to PSTATE.PAN on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RESO

### SS, bit [21]

Software Step. Set to the value of PSTATE.SS on taking an exception to EL2, and conditionally copied to PSTATE.SS on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

### IL, bit [20]

Illegal Execution state. Set to the value of PSTATE.IL on taking an exception to EL2, and copied to PSTATE.IL on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

### Bits [19:13]

Reserved, RESO.

## SSBS, bit [12]

### When ARMv8.0-SSBS is implemented:

Speculative Store Bypass. Set to the value of PSTATE.SSBS on taking an exception to EL2, and copied to PSTATE.SSBS on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RESO

### Bits [11:10]

Reserved, RESO.

### D, bit [9]

Debug exception mask. Set to the value of PSTATE.D on taking an exception to EL2, and copied to PSTATE.D on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

# A, bit [8]

SError interrupt mask. Set to the value of PSTATE.A on taking an exception to EL2, and copied to PSTATE.A on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

## I, bit [7]

IRQ interrupt mask. Set to the value of PSTATE.I on taking an exception to EL2, and copied to PSTATE.I on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

### F, bit [6]

FIQ interrupt mask. Set to the value of PSTATE.F on taking an exception to EL2, and copied to PSTATE.F on executing an exception return operation in EL2.

### Bit [5]

Reserved, RESO.

## M[4], bit [4]

Execution state. Set to 0b0, the value of PSTATE.nRW, on taking an exception to EL2 from AArch64 state, and copied to PSTATE.nRW on executing an exception return operation in EL2.

Value	Meaning
060	AArch64 execution state.

If AArch32 is not supported at any Exception level, this bit is RESO.

This field resets to an architecturally UNKNOWN value.

### M[3:0], bits [3:0]

AArch64 Exception level and selected Stack Pointer.

Value	Meaning	
000000	EL0t.	
0b0100	EL1t.	
0b0101	EL1h.	
0b1000	EL2t.	
0b1001	EL2h.	

Other values are reserved. If SPSR\_EL2.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, executing an exception return operation in EL2 is an illegal return event, as described in x'Illegal return events from AArch64 state'.

The bits in this field are interpreted as follows:

- M[3:2] is set to the value of PSTATE.EL on taking an exception to EL2 and copied to PSTATE.EL on executing an exception return operation in EL2.
- M[1] is unused and is 0 for all non-reserved values.
- M[0] is set to the value of PSTATE.SP on taking an exception to EL2 and copied to PSTATE.SP on executing an exception return operation in EL2

This field resets to an architecturally UNKNOWN value.

## Accessing the SPSR\_EL2

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic SPSR\_EL2 or SPSR\_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

## Read using name SPSR\_EL2

The assembler syntax is:

```
MRS <Xt>, SPSR_EL2
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b000

#### Accessibility:

```
1  if PSTATE.EL == EL0 then
2    UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4    UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6    return SPSR_EL2;
7  elsif PSTATE.EL == EL3 then
8    return SPSR_EL2;
```

## Write using name SPSR\_EL2

The assembler syntax is:

```
MSR SPSR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b000

### Accessibility:

```
1  if PSTATE.EL == EL0 then
2    UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4    UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6    SPSR_EL2 = X[t];
7  elsif PSTATE.EL == EL3 then
8    SPSR_EL2 = X[t];
```

### Read using name SPSR\_EL1

The assembler syntax is:

```
MRS <Xt>, SPSR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b000

```
1 if PSTATE.EL == ELO then
```

# Chapter 3. Register definitions

#### 3.2. Alphabetical list of registers

```
UNDEFINED;

elsif PSTATE.EL == EL1 then

return SPSR_EL1;

elsif PSTATE.EL == EL2 then

if HCR_EL2.E2H == '1' then

return SPSR_EL2;

else

return SPSR_EL1;

elsif PSTATE.EL == EL3 then

return SPSR_EL1;
```

# Write using name SPSR\_EL1

The assembler syntax is:

```
MSR SPSR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b000

```
if PSTATE.EL == ELO then
   UNDEFINED;

elsif PSTATE.EL == EL1 then
   SPSR_EL1 = X[t];

elsif PSTATE.EL == EL2 then
   if HCR_EL2.E2H == 'l' then
   SPSR_EL2 = X[t];

else
   SPSR_EL1 = X[t];

elsif PSTATE.EL == EL3 then

SPSR_EL1 = X[t];

elsif PSTATE.EL == EL3 then

SPSR_EL1 = X[t];
```

## 3.2.42 SPSR\_EL3, Saved Program Status Register (EL3)

The SPSR\_EL3 characteristics are:

#### **Purpose**

Holds the saved process state when an exception is taken to EL3.

#### **Attributes**

SPSR\_EL3 is a 64-bit register.

## Configuration


AArch64 System register SPSR\_EL3[31:0] can be mapped to AArch32 System register SPSR\_mon[31:0], but this is not architecturally mandated.

This register is present only when HaveEL(EL3). Otherwise, direct accesses to SPSR\_EL3 are UNDEFINED.

## Field descriptions

The SPSR\_EL3 bit assignments are:

#### When exception taken from AArch32 state:



An exception return from EL3 using AArch64 makes SPSR\_EL1 become UNKNOWN.

## Bits [63:32]

Reserved, RESO.

## N, bit [31]

Negative Condition flag. Set to the value of PSTATE.N on taking an exception to EL3, and copied to PSTATE.N on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

### Z, bit [30]

Zero Condition flag. Set to the value of PSTATE.Z on taking an exception to EL3, and copied to PSTATE.Z on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

## C, bit [29]

Carry Condition flag. Set to the value of PSTATE.C on taking an exception to EL3, and copied to PSTATE.C on executing an exception return operation in EL3.

#### V, bit [28]

Overflow Condition flag. Set to the value of PSTATE.V on taking an exception to EL3, and copied to PSTATE.V on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

#### Q, bit [27]

Overflow or saturation flag. Set to the value of PSTATE.Q on taking an exception to EL3, and copied to PSTATE.Q on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

#### IT[1:0], bits [26:25]

If-Then. Set to the value of PSTATE.IT[1:0] on taking an exception to EL3, and copied to PSTATE.IT[1:0] on executing an exception return operation in EL3.

On executing an exception return operation in EL3 SPSR\_EL1.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

#### Bit [24]

Reserved, RESO.

#### SSBS, bit [23]

## When ARMv8.0-SSBS is implemented:

Speculative Store Bypass. Set to the value of PSTATE.SSBS on taking an exception to EL3, and copied to PSTATE.SSBS on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RESO

# PAN, bit [22]

### When ARMv8.1-PAN is implemented:

Privileged Access Never. Set to the value of PSTATE.PAN on taking an exception to EL3, and copied to PSTATE.PAN on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

### Otherwise:

RES0

## SS, bit [21]

Software Step. Set to the value of PSTATE.SS on taking an exception to EL3, and conditionally copied to PSTATE.SS on executing an exception return operation in EL3.

#### IL, bit [20]

Illegal Execution state. Set to the value of PSTATE.IL on taking an exception to EL3, and copied to PSTATE.IL on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

#### GE, bits [19:16]

Greater than or Equal flags. Set to the value of PSTATE.GE on taking an exception to EL3, and copied to PSTATE.GE on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

#### IT[7:2], bits [15:10]

If-Then. Set to the value of PSTATE.IT[7:2] on taking an exception to EL3, and copied to PSTATE.IT[7:2] on executing an exception return operation in EL3.

SPSR\_EL1.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

#### E, bit [9]

Endianness. Set to the value of PSTATE.E on taking an exception to EL3, and copied to PSTATE.E on executing an exception return operation in EL3.

If the implementation does not support big-endian operation, SPSR\_EL1.E is RES0. If the implementation does not support little-endian operation, SPSR\_EL1.E is RES1. On executing an exception return operation in EL3, if the implementation does not support big-endian operation at the Exception level being returned to, SPSR\_EL1.E is RES0, and if the implementation does not support little-endian operation at the Exception level being returned to, SPSR\_EL1.E is RES1.

This field resets to an architecturally UNKNOWN value.

#### A, bit [8]

SError interrupt mask. Set to the value of PSTATE.A on taking an exception to EL3, and copied to PSTATE.A on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

## I, bit [7]

IRQ interrupt mask. Set to the value of PSTATE.I on taking an exception to EL3, and copied to PSTATE.I on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

#### F, bit [6]

FIQ interrupt mask. Set to the value of PSTATE.F on taking an exception to EL3, and copied to PSTATE.F on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

#### T, bit [5]

T32 Instruction set state. Set to the value of PSTATE.T on taking an exception to EL3, and copied to PSTATE.T on executing an exception return operation in EL3.

### M[4], bit [4]

Execution state. Set to 0b1, the value of PSTATE.nRW, on taking an exception to EL3 from AArch32 state, and copied to PSTATE.nRW on executing an exception return operation in EL3.

Value	Meaning
0b1	AArch32 execution state.

This field resets to an architecturally UNKNOWN value.

### M[3:0], bits [3:0]


AArch32 Mode. Set to the value of PSTATE.M[3:0] on taking an exception to EL3, and copied to PSTATE.M[3:0] on executing an exception return operation in EL3.

Value	Meaning	
060000	User.	
0b0001	FIQ.	
0b0010	IRQ.	
0b0011	Supervisor.	
0b0110	Monitor.	
0b0111	Abort.	
0b1010	Нур.	
0b1011	Undefined.	
0b1111	System.	

Other values are reserved. If SPSR\_EL1.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, executing an exception return operation in EL3 is an illegal return event, as described in x'Illegal return events from AArch64 state'.

This field resets to an architecturally UNKNOWN value.

### When exception taken from AArch64 state:



An exception return from EL3 using AArch64 makes SPSR\_EL1 become UNKNOWN.

#### Bits [63:32]

Reserved, RESO.

### N, bit [31]

Negative Condition flag. Set to the value of PSTATE.N on taking an exception to EL3, and copied to PSTATE.N on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

#### Z, bit [30]

Zero Condition flag. Set to the value of PSTATE.Z on taking an exception to EL3, and copied to PSTATE.Z on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

### C, bit [29]

Carry Condition flag. Set to the value of PSTATE.C on taking an exception to EL3, and copied to PSTATE.C on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

### V, bit [28]

Overflow Condition flag. Set to the value of PSTATE.V on taking an exception to EL3, and copied to PSTATE.V on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

### Bit [27]

Reserved, RESO.

#### C64, bit [26]

### When Morello is implemented:

Current instruction set state. Set to the value of PSTATE.C64 on taking an exception to EL3, and copied to PSTATE.C64 on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

## Otherwise:

RES0

### Bit [25:24]

Reserved, RESO.

## UAO, bit [23]

## When ARMv8.2-UAO is implemented:

User Access Override. Set to the value of PSTATE.UAO on taking an exception to EL3, and copied to PSTATE.UAO on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

## Otherwise:

RES0

### PAN, bit [22]

#### When ARMv8.1-PAN is implemented:

Privileged Access Never. Set to the value of PSTATE.PAN on taking an exception to EL3, and copied to PSTATE.PAN on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

#### Otherwise:

RESO

#### SS, bit [21]

Software Step. Set to the value of PSTATE.SS on taking an exception to EL3, and conditionally copied to PSTATE.SS on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

### IL, bit [20]

Illegal Execution state. Set to the value of PSTATE.IL on taking an exception to EL3, and copied to PSTATE.IL on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

#### Bits [19:13]

Reserved, RESO.

## SSBS, bit [12]

#### When ARMv8.0-SSBS is implemented:

Speculative Store Bypass. Set to the value of PSTATE.SSBS on taking an exception to EL3, and copied to PSTATE.SSBS on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

## Otherwise:

RES0

### Bits [11:10]

Reserved, RESO.

## D, bit [9]

Debug exception mask. Set to the value of PSTATE.D on taking an exception to EL3, and copied to PSTATE.D on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

### A, bit [8]

SError interrupt mask. Set to the value of PSTATE.A on taking an exception to EL3, and copied to PSTATE.A on executing an exception return operation in EL3.

#### I, bit [7]

IRQ interrupt mask. Set to the value of PSTATE.I on taking an exception to EL3, and copied to PSTATE.I on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

#### F, bit [6]

FIQ interrupt mask. Set to the value of PSTATE.F on taking an exception to EL3, and copied to PSTATE.F on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

#### Bit [5]

Reserved, RESO.

### M[4], bit [4]

Execution state. Set to 0b0, the value of PSTATE.nRW, on taking an exception to EL3 from AArch64 state, and copied to PSTATE.nRW on executing an exception return operation in EL3.

Value	Meaning
060	AArch64 execution state.

If AArch32 is not supported at any Exception level, this bit is RESO.

This field resets to an architecturally UNKNOWN value.

#### M[3:0], bits [3:0]

AArch64 Exception level and selected Stack Pointer.

Value	Meaning	
0b0000	EL0t.	
0b0100	EL1t.	
0b0101	EL1h.	
0b1000	EL2t.	
0b1001	EL2h.	
0b1100	EL3t.	
0b1101	EL3h.	

Other values are reserved. If SPSR\_EL1.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, executing an exception return operation in EL3 is an illegal return event, as described in x'Illegal return events from AArch64 state'.

The bits in this field are interpreted as follows:

- M[3:2] is set to the value of PSTATE.EL on taking an exception to EL3 and copied to PSTATE.EL on executing an exception return operation in EL3.
- M[1] is unused and is 0 for all non-reserved values.
- M[0] is set to the value of PSTATE.SP on taking an exception to EL3 and copied to PSTATE.SP on executing an exception return operation in EL3

## Accessing the SPSR\_EL3

### Read using name SPSR\_EL3

The assembler syntax is:

```
MRS <Xt>, SPSR_EL3
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0000	0b000

## Accessibility:

```
if PSTATE.EL == EL0 then
    UNDEFINED;

elsif PSTATE.EL == EL1 then
    UNDEFINED;

elsif PSTATE.EL == EL2 then
    UNDEFINED;

elsif PSTATE.EL == EL3 then
    return SPSR_EL3;
```

### Write using name SPSR\_EL3

The assembler syntax is:

```
MSR SPSR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0ь0000	0b000

```
1  if PSTATE.EL == EL0 then
2   UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4   UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6   UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8  SPSR_EL3 = X[t];
```

# 3.2.43 TPIDR\_EL0, EL0 Read/Write Software Thread ID Register

The TPIDR\_EL0 characteristics are:

#### **Purpose**

Provides a location where software executing at EL0 can store thread identifying information, for OS management purposes.

The PE makes no use of this register.

#### Attributes

TPIDR\_EL0 is a 129-bit register.


### Configuration

AArch64 System register TPIDR\_EL0[31:0] is architecturally mapped to AArch32 System register TPIDRURW[31:0].

## Field descriptions

The TPIDR\_EL0 bit assignments are:


#### When Morello is implemented:



## Bits [128:0]

Thread ID. Thread identifying information stored by software running at this Exception level This field resets to an architecturally UNKNOWN value.

## When Morello is not implemented:



## Bits [63:0]

Thread ID. Thread identifying information stored by software running at this Exception level.

## Accessing the TPIDR EL0

### Read using name TPIDR\_EL0

The assembler syntax is:

```
MRS <Xt>, TPIDR_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b010

### Accessibility:

#### Write using name TPIDR\_EL0

The assembler syntax is:

```
MSR TPIDR_ELO, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b010

#### Accessibility:

### Read using name CTPIDR\_EL0

The assembler syntax is:

MRS <Ct>, CTPIDR\_EL0

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b010

#### Accessibility:

```
if PSTATE.EL == ELO then
         if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
3
             if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
4
                  AArch64.SystemAccessTrap(EL2, 0x29);
5
                  AArch64.SystemAccessTrap(EL1, 0x29);
 6
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
10
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
11
12
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
13
14
             AArch64.SystemAccessTrap(EL3, 0x29);
         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
15
16
             return RTPIDR_ELO;
17
         else
18
             return TPIDR ELO:
    elsif PSTATE.EL == EL1 then
   if CPACR_EL1.CEN == 'x0' then
19
20
21
             AArch64.SystemAccessTrap(EL1, 0x29);
22
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
23
24
25
             AArch64.SystemAccessTrap(EL2, 0x29);
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
             AArch64.SystemAccessTrap(EL2, 0x29);
26
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
27
             AArch64.SystemAccessTrap(EL3, 0x29);
28
         else
29
             return TPIDR_ELO;
30
    elsif PSTATE.EL == EL2 then
         if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
31
32
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
33
             AArch64.SystemAccessTrap(EL2, 0x29);
35
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
36
37
             AArch64.SystemAccessTrap(EL3, 0x29);
         else
38
             return TPIDR ELO:
    elsif PSTATE.EL == EL3 then
   if CPTR_EL3.EC == '0' then
39
40
41
             AArch64.SystemAccessTrap(EL3, 0x29);
42
43
             return TPIDR ELO:
```

#### Write using name CTPIDR EL0

The assembler syntax is:

MSR CTPIDR\_ELO, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b010

## 3.2. Alphabetical list of registers

```
if PSTATE.EL == ELO then
        if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
            if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
4
                 AArch64.SystemAccessTrap(EL2, 0x29);
                AArch64.SystemAccessTrap(EL1, 0x29);
6
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x29);
11
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
12
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
13
        AArch64.SystemAccessTrap(EL3, 0x29);
elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
14
15
16
            RTPIDR\_EL0 = C[t];
17
        else
18
            TPIDR\_EL0 = C[t]
    elsif PSTATE.EL == EL1 then
   if CPACR_EL1.CEN == 'x0' then
19
20
21
            AArch64.SystemAccessTrap(EL1, 0x29);
22
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
23
24
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
25
            AArch64.SystemAccessTrap(EL2, 0x29);
26
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
27
            AArch64.SystemAccessTrap(EL3, 0x29);
28
29
            TPIDR\_EL0 = C[t];
    elsif PSTATE.EL == EL2 then
  if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
30
31
32
            AArch64.SystemAccessTrap(EL2, 0x29);
33
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
34
            AArch64.SystemAccessTrap(EL2, 0x29);
35
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
36
            AArch64.SystemAccessTrap(EL3, 0x29);
37
38
            TPIDR ELO = C[t]:
    elsif PSTATE.EL == EL3 then
if CPTR_EL3.EC == '0' then
39
40
41
            AArch64.SystemAccessTrap(EL3, 0x29);
42
43
            TPIDR ELO = C[t];
```

# 3.2.44 TPIDR\_EL1, EL1 Software Thread ID Register

The TPIDR\_EL1 characteristics are:

#### **Purpose**

Provides a location where software executing at EL1 can store thread identifying information, for OS management purposes.

The PE makes no use of this register.

#### Attributes

TPIDR\_EL1 is a 129-bit register.


### Configuration

AArch64 System register TPIDR\_EL1[31:0] is architecturally mapped to AArch32 System register TPIDRPRW[31:0].

## Field descriptions

The TPIDR\_EL1 bit assignments are:

#### When Morello is implemented:



## Bits [128:0]

Thread ID. Thread identifying information stored by software running at this Exception level This field resets to an architecturally UNKNOWN value.

## When Morello is not implemented:



## Bits [63:0]

Thread ID. Thread identifying information stored by software running at this Exception level.

## Accessing the TPIDR\_EL1

### Read using name TPIDR\_EL1

The assembler syntax is:

```
MRS <Xt>, TPIDR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0ь0000	0b100

### Accessibility:

```
1  if PSTATE.EL == EL0 then
2     UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
5         return RTPIDR_EL0<63:0>;
6     else
7     return TPIDR_EL1<63:0>;
8  elsif PSTATE.EL == EL2 then
9     return TPIDR_EL1<63:0>;
10  elsif PSTATE.EL == EL3 then
11     return TPIDR_EL1<63:0>;
```

#### Write using name TPIDR\_EL1

The assembler syntax is:

```
MSR TPIDR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

#### Accessibility:

## Read using name CTPIDR\_EL1

The assembler syntax is:

MRS <Ct>, CTPIDR\_EL1

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

#### Accessibility:

```
if PSTATE.EL == ELO then
3
    elsif PSTATE.EL == EL1 then
        if CPACR_EL1.CEN == 'x0' then
5
             AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
6
             AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
             AArch64.SystemAccessTrap(EL2, 0x29);
10
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11
            AArch64.SystemAccessTrap(EL3, 0x29);
12
        elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
            return RTPIDR ELO;
13
14
        else
15
            return TPIDR_EL1;
16
    elsif PSTATE.EL == EL2 then
17
        if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
18
19
             AArch64.SystemAccessTrap(EL2, 0x29);
20
21
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
22
             AArch64.SystemAccessTrap(EL3, 0x29);
23
24
        else
    return TPIDR_EL1;
elsif PSTATE.EL == EL3 then
  if CPTR_EL3.EC == '0' then
25
26
27
             AArch64.SystemAccessTrap(EL3, 0x29);
28
29
             return TPIDR_EL1;
```

### Write using name CTPIDR\_EL1

The assembler syntax is:

MSR CTPIDR\_EL1, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

```
if PSTATE.EL == ELO then
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if CPACR_EL1.CEN == 'x0' then
4
5
            AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
6
            AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x29);
10
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
            AArch64.SystemAccessTrap(EL3, 0x29);
11
12
        elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
            RTPIDR\_EL0 = C[t];
```

## Chapter 3. Register definitions

## 3.2. Alphabetical list of registers

# 3.2.45 TPIDR\_EL2, EL2 Software Thread ID Register

The TPIDR\_EL2 characteristics are:

#### **Purpose**

Provides a location where software executing at EL2 can store thread identifying information, for OS management purposes.

The PE makes no use of this register.

#### Attributes

TPIDR\_EL2 is a 129-bit register.

### Configuration

If EL2 is not implemented, this register is RES0 from EL3.


This register has no effect if EL2 is not enabled in the current Security state.

AArch64 System register TPIDR\_EL2[31:0] is architecturally mapped to AArch32 System register HTPIDR[31:0].

## **Field descriptions**

The TPIDR\_EL2 bit assignments are:


### When Morello is implemented:



## Bits [128:0]

Thread ID. Thread identifying information stored by software running at this Exception level This field resets to an architecturally UNKNOWN value.

## When Morello is not implemented:



## Bits [63:0]

Thread ID. Thread identifying information stored by software running at this Exception level.

## Accessing the TPIDR\_EL2

### Read using name TPIDR\_EL2

The assembler syntax is:

```
MRS <Xt>, TPIDR_EL2
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

### Accessibility:

```
1  if PSTATE.EL == EL0 then
2    UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4    UNDEFINED;
6  elsif PSTATE.EL == EL2 then
6    if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7         return RTPIDR_EL0<63:0>;
8    else
9         return TPIDR_EL2<63:0>;
10  elsif PSTATE.EL == EL3 then
11    return TPIDR_EL2<63:0>;
```

#### Write using name TPIDR\_EL2

The assembler syntax is:

```
MSR TPIDR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

#### Accessibility:

## Read using name CTPIDR\_EL2

The assembler syntax is:

MRS <Ct>, CTPIDR\_EL2

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

#### Accessibility:

```
if PSTATE.EL == ELO then
3
    elsif PSTATE.EL == EL1 then
          UNDEFINED;
    elsif PSTATE.EL == EL2 then
   if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
6
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
              AArch64.SystemAccessTrap(EL2, 0x29);
10
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11
             AArch64.SystemAccessTrap(EL3, 0x29);
12
         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
13
             return RTPIDR_ELO;
14
         else
15
             return TPIDR_EL2;
    elsif PSTATE.EL == EL3 then
   if CPTR_EL3.EC == '0' then
16
17
18
             AArch64.SystemAccessTrap(EL3, 0x29);
19
20
              return TPIDR EL2;
```

### Write using name CTPIDR\_EL2

The assembler syntax is:

MSR CTPIDR\_EL2, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

```
if PSTATE.EL == ELO then
        UNDEFINED;
3
    elsif PSTATE.EL == EL1 then
        UNDEFINED:
    elsif PSTATE.EL == EL2 then
        if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
            AArch64.SystemAccessTrap(EL2, 0x29);
8
        elsif HCR\_EL2.E2H == '1' && CPTR\_EL2.CEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x29);
10
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
            AArch64.SystemAccessTrap(EL3, 0x29);
11
        elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
12
13
            RTPIDR\_EL0 = C[t];
14
        else
            TPIDR\_EL2 = C[t];
15
    elsif PSTATE.EL == EL3 then
if CPTR_EL3.EC == '0' then
16
17
18
            AArch64.SystemAccessTrap(EL3, 0x29);
19
20
            TPIDR\_EL2 = C[t];
```

Chapter 3. Register definitions 3.2. Alphabetical list of registers

# 3.2.46 TPIDR\_EL3, EL3 Software Thread ID Register

The TPIDR\_EL3 characteristics are:

#### **Purpose**

Provides a location where software executing at EL3 can store thread identifying information, for OS management purposes.

The PE makes no use of this register.

#### Attributes

TPIDR\_EL3 is a 129-bit register.


### Configuration

This register is present only when HaveEL(EL3). Otherwise, direct accesses to TPIDR\_EL3 are UNDEFINED.

## Field descriptions

The TPIDR\_EL3 bit assignments are:


#### When Morello is implemented:



## Bits [128:0]

Thread ID. Thread identifying information stored by software running at this Exception level This field resets to an architecturally UNKNOWN value.

## When Morello is not implemented:



## Bits [63:0]

Thread ID. Thread identifying information stored by software running at this Exception level.

## Accessing the TPIDR\_EL3

### Read using name TPIDR\_EL3

The assembler syntax is:

```
MRS <Xt>, TPIDR_EL3
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0b0000	0b010

#### Accessibility:

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    UNDEFINED;
f elsif PSTATE.EL == EL3 then
    if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
    return RTPIDR_EL0<63:0>;
else
    return TPIDR_EL3<63:0>;
```

#### Write using name TPIDR\_EL3

The assembler syntax is:

```
MSR TPIDR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0b0000	0b010

#### Accessibility:

```
1  if PSTATE.EL == ELO then
2     UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6     UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
9     RTPIDR_ELO = ZeroExtend(X[t]);
10     else
11     TPIDR_EL3 = ZeroExtend(X[t]);
```

## Read using name CTPIDR\_EL3

The assembler syntax is:

```
MRS <Ct>, CTPIDR_EL3
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0b0000	0b010

#### Accessibility:

```
if PSTATE.EL == ELO then
3
    elsif PSTATE.EL == EL1 then
         UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
6
    elsif PSTATE.EL == EL3 then
   if CPTR_EL3.EC == '0' then
             AArch64.SystemAccessTrap(EL3, 0x29);
        elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
10
11
            return RTPIDR_EL0;
12
        else
            return TPIDR_EL3;
```

### Write using name CTPIDR\_EL3

The assembler syntax is:

```
MSR CTPIDR_EL3, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0ь0000	0b010

```
if PSTATE.EL == ELO then
         UNDEFINED;
3
    elsif PSTATE.EL == EL1 then
         UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
   if CPTR_EL3.EC == '0' then
             AArch64.SystemAccessTrap(EL3, 0x29);
10
         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
11
            RTPIDR\_EL0 = C[t];
12
         else
             TPIDR\_EL3 = C[t];
```

# 3.2.47 TPIDRRO\_EL0, EL0 Read-Only Software Thread ID Register

The TPIDRRO\_EL0 characteristics are:

#### **Purpose**

Provides a location where software executing at EL1 or higher can store thread identifying information that is visible to software executing at EL0, for OS management purposes.

The PE makes no use of this register.

#### Attributes

TPIDRRO\_EL0 is a 129-bit register.


### Configuration

AArch64 System register TPIDRRO\_EL0[31:0] is architecturally mapped to AArch32 System register TPIDRURO[31:0].

## Field descriptions

The TPIDRRO\_EL0 bit assignments are:


#### When Morello is implemented:



## Bits [128:0]

Thread ID. Thread identifying information stored by software running at this Exception level This field resets to an architecturally UNKNOWN value.

## When Morello is not implemented:



### Bits [63:0]

Thread ID. Thread identifying information stored by software running at this Exception level.

# Accessing the TPIDRRO\_EL0

### Read using name TPIDRRO\_EL0

The assembler syntax is:

```
MRS <Xt>, TPIDRRO_EL0
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b011

### Accessibility:

```
1 if PSTATE.EL == EL0 then
2    return TPIDRRO_EL0<63:0>;
3 elsif PSTATE.EL == EL1 then
4    return TPIDRRO_EL0<63:0>;
5 elsif PSTATE.EL == EL2 then
6    return TPIDRRO_EL0<63:0>;
7 elsif PSTATE.EL == EL3 then
8    return TPIDRRO_EL0<63:0>;
```

### Write using name TPIDRRO\_EL0

The assembler syntax is:

```
MSR TPIDRRO_ELO, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b011

## Accessibility:

```
if PSTATE.EL == EL0 then
    UNDEFINED;

elsif PSTATE.EL == EL1 then
    TPIDRRO_EL0 = ZeroExtend(X[t]);

elsif PSTATE.EL == EL2 then
    TPIDRRO_EL0 = ZeroExtend(X[t]);

elsif PSTATE.EL == EL3 then

TPIDRRO_EL0 = ZeroExtend(X[t]);
```

## Read using name CTPIDRRO\_EL0

The assembler syntax is:

```
MRS <Ct>, CTPIDRRO_EL0
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0ь0000	0b011

### Accessibility:

```
if PSTATE.EL == ELO then
        if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
3
             if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
4
                 AArch64.SystemAccessTrap(EL2, 0x29);
5
             else
        AArch64.SystemAccessTrap(EL1, 0x29);
elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
6
             AArch64.SystemAccessTrap(EL2, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
10
             AArch64.SystemAccessTrap(EL2, 0x29);
11
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
12
             AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
13
14
             AArch64.SystemAccessTrap(EL3, 0x29);
15
        else
            return TPIDRRO_EL0;
17
    elsif PSTATE.EL == EL1 then
        if CPACR_EL1.CEN == 'x0' then
18
19
             AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
20
21
             AArch64.SystemAccessTrap(EL2, 0x29);
22
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
23
24
25
             AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
             AArch64.SystemAccessTrap(EL3, 0x29);
26
        else
27
             return TPIDRRO_EL0;
    elsif PSTATE.EL == EL2 then
  if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
29
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
30
31
32
             AArch64.SystemAccessTrap(EL2, 0x29);
33
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
34
            AArch64.SystemAccessTrap(EL3, 0x29);
35
36
37
            return TPIDRRO_EL0;
    elsif PSTATE.EL == EL3 then
if CPTR_EL3.EC == '0' then
38
39
            AArch64.SystemAccessTrap(EL3, 0x29);
40
41
             return TPIDRRO_EL0;
```

## Write using name CTPIDRRO\_EL0

The assembler syntax is:

MSR CTPIDRRO\_ELO, <Ct>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b011

```
if PSTATE.EL == ELO then
1
       UNDEFINED:
2
   elsif PSTATE.EL == EL1 then
       if CPACR_EL1.CEN == 'x0' then
           AArch64.SystemAccessTrap(EL1, 0x29);
       elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
```

## Chapter 3. Register definitions

#### 3.2. Alphabetical list of registers

```
AArch64.SystemAccessTrap(EL2, 0x29);
 8
           elsif EL2Enabled() && !ELUSingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
                AArch64.SystemAccessTrap(EL2, 0x29);
10
           elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
                AArch64.SystemAccessTrap(EL3, 0x29);
12
     TPIDRRO_EL0 = C[t];
elsif PSTATE.EL == EL2 then
if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
13
14
15
          AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
   AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
17
18
19
20
               AArch64.SystemAccessTrap(EL3, 0x29);
21
22
23
24
25
               TPIDRRO_ELO = C[t];
     elsif PSTATE.EL == EL3 then
if CPTR_EL3.EC == '0' then
                AArch64.SystemAccessTrap(EL3, 0x29);
26
           else
               TPIDRRO_EL0 = C[t];
```

## 3.2.48 VBAR\_EL1, Vector Base Address Register (EL1)

The VBAR\_EL1 characteristics are:

#### **Purpose**

Holds the vector base address for any exception that is taken to EL1.

#### Attributes

VBAR\_EL1 is a 129-bit register.


## Configuration

AArch64 System register VBAR\_EL1[31:0] is architecturally mapped to AArch32 System register VBAR[31:0].

## Field descriptions

The VBAR\_EL1 bit assignments are:

When Morello is implemented and Capability access at EL1 is not trapped:



### Bits [128:0]

Vector Base Address. Base address of the exception vectors for exceptions taken to EL1.

If the implementation does not support xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:48] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:48] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.


If the implementation supports xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:52] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.

Bits [10:0] are treated as 0 for the purpose of calculating the exception vector address.

This field resets to an architecturally UNKNOWN value.

#### When Morello is implemented and Capability access at EL1 is trapped:



### Bits [128:64]

Reserved, RESO.

### Bits [63:11]

Vector Base Address. Base address of the exception vectors for exceptions taken to EL1.

If the implementation does not support xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:48] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:48] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.

If the implementation supports xARMv8.2-LVA, then:


- If tagged addresses are being used, bits [55:52] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.

This field resets to an architecturally UNKNOWN value.

### Bits [10:0]

Reserved, RESO.

#### When Morello is not implemented:



### Bits [63:11]

Vector Base Address. Base address of the exception vectors for exceptions taken to EL1.

If the implementation does not support xARMv8.2-LVA, then:

• If tagged addresses are being used, bits [55:48] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.

• If tagged addresses are not being used, bits [63:48] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.

If the implementation supports xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:52] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR EL1 must be the same or else the use of the vector address will result in a recursive exception.

This field resets to an architecturally UNKNOWN value.

### Bits [10:0]

Reserved, RESO.

## Accessing the VBAR\_EL1

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL3 using a mnemonic ending in \_EL1 or \_EL12 are not guaranteed to be ordered with respect to accesses using a mnemonic with the other ending.

### Read using name VBAR\_EL1

The assembler syntax is:

```
MRS <Xt>, VBAR_EL1
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0000	0b000

```
if PSTATE.EL == ELO then
3
    elsif PSTATE.EL == EL1 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
4
             \mbox{\bf if} \mbox{ TargetELForCapabilityExceptions() == EL1 \mbox{\bf then} } \\
                 AArch64.SystemAccessTrap(EL1, 0x18);
6
            elsif TargetELForCapabilityExceptions() == EL2 then
                 AArch64.SystemAccessTrap(EL2, 0x18);
10
                 AArch64.SystemAccessTrap(EL3, 0x18);
11
            return VBAR EL1<63:0>;
12
13
    elsif PSTATE.EL == EL2 then
14
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15
            if TargetELForCapabilityExceptions() == EL2 then
16
                 AArch64.SystemAccessTrap(EL2, 0x18);
17
        AArch64.SystemAccessTrap(EL3, 0x18); elsif HCR_EL2.E2H == '1' then
18
19
20
            return VBAR_EL2<63:0>;
21
22
            return VBAR_EL1<63:0>;
23
    elsif PSTATE.EL == EL3 then
24
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
25
            AArch64.SystemAccessTrap(EL3, 0x18);
26
        else
            return VBAR_EL1<63:0>;
```

## Write using name VBAR\_EL1

The assembler syntax is:

```
MSR VBAR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0000	0b000

### Accessibility:

```
if PSTATE.EL == ELO then
          UNDEFINED;
     elsif PSTATE.EL == EL1 then
          if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
              if TargetELForCapabilityExceptions() == EL1 then
                   AArch64.SystemAccessTrap(EL1, 0x18);
              elsif TargetELForCapabilityExceptions() == EL2 then
 8
                   AArch64.SystemAccessTrap(EL2, 0x18);
10
                    AArch64.SystemAccessTrap(EL3, 0x18);
11
    vBAR_EL1 = ZeroExtend(X[t]);
elsif PSTATE.EL == EL2 then
   if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
    if TargetELForCapabilityExceptions() == EL2 then
12
13
14
15
16
                   AArch64.SystemAccessTrap(EL2, 0x18);
17
18
19
         AArch64.SystemAccessTrap(EL3, 0x18); elsif HCR_EL2.E2H == '1' then
              VBAR_EL2 = ZeroExtend(X[t]);
20
21
          else
     VBAR_EL1 = ZeroExtend(X[t]);
elsif PSTATE.EL == EL3 then
23
24
25
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
              AArch64.SystemAccessTrap(EL3, 0x18);
26
               VBAR_EL1 = ZeroExtend(X[t]);
```

## Read using name VBAR\_EL12

The assembler syntax is:

```
MRS <Xt>, VBAR_EL12
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b1100	0ь0000	0b000

```
1  if PSTATE.EL == ELO then
2     UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '1' then
7     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
```

#### 3.2. Alphabetical list of registers

```
if TargetELForCapabilityExceptions() == EL2 then
                    AArch64.SystemAccessTrap(EL2, 0x18);
11
                    AArch64.SystemAccessTrap(EL3, 0x18);
12
13
                return VBAR_EL1<63:0>;
14
        else
15
            UNDEFINED;
16
    elsif PSTATE.EL == EL3 then
17
       if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
18
            if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
                AArch64.SystemAccessTrap(EL3, 0x18);
19
20
            else
21
                return VBAR_EL1<63:0>;
23
            UNDEFINED;
```

### Write using name VBAR\_EL12

The assembler syntax is:

```
MSR VBAR_EL12, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b101	0b1100	0ь0000	0b000

#### Accessibility:

```
if PSTATE.EL == ELO then
2
         UNDEFINED;
3
    elsif PSTATE.EL == EL1 then
         UNDEFINED;
    elsif PSTATE.EL == EL2 then
6
         if HCR_EL2.E2H == '1' then
             if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
   if TargetElForCapabilityExceptions() == EL2 then
8
                      AArch64.SystemAccessTrap(EL2, 0x18);
10
11
                      AArch64.SystemAccessTrap(EL3, 0x18);
12
13
                 VBAR\_EL1 = ZeroExtend(X[t]);
14
         else
             UNDEFINED;
15
    elsif PSTATE.EL == EL3 then
16
17
        if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
18
             if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
19
                 AArch64.SystemAccessTrap(EL3, 0x18);
20
             else
21
                  VBAR_EL1 = ZeroExtend(X[t]);
22
23
             UNDEFINED;
```

## Read using name CVBAR\_EL1

The assembler syntax is:

```
MRS <Ct>, CVBAR_EL1
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0000	0b000

#### Accessibility:

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5
             if TargetELForCapabilityExceptions() == EL1 then
             AArch64.SystemAccessTrap(EL1, 0x2A);
elsif TargetELForCapabilityExceptions() == EL2 then
6
8
                 AArch64.SystemAccessTrap(EL2, 0x2A);
10
                 AArch64.SystemAccessTrap(EL3, 0x2A);
11
        elsif CPACR_EL1.CEN == 'x0' then
12
             AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
13
14
             AArch64.SystemAccessTrap(EL2, 0x29);
15
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
             AArch64.SystemAccessTrap(EL2, 0x29);
17
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18
            AArch64.SystemAccessTrap(EL3, 0x29);
19
        else
20
             return VBAR EL1;
21
    elsif PSTATE.EL == EL2 then
22
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23
24
25
             if TargetELForCapabilityExceptions() == EL2 then
                 AArch64.SystemAccessTrap(EL2, 0x2A);
             else
26
                 AArch64.SystemAccessTrap(EL3, 0x2A);
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
27
28
             AArch64.SystemAccessTrap(EL2, 0x29);
29
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
30
             AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
31
32
        \label{eq:AArch64.SystemAccessTrap} $$\operatorname{EL3, 0x29}$; $$ elsif $\operatorname{HCR\_EL2.E2H} == '1' $$ then $$
33
34
            return VBAR_EL2;
35
36
37
            return VBAR_EL1;
    elsif PSTATE.EL == EL3 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
38
39
             AArch64.SystemAccessTrap(EL3, 0x2A);
40
        elsif CPTR_EL3.EC == '0' then
41
            AArch64.SystemAccessTrap(EL3, 0x29);
42
43
             return VBAR_EL1;
```

## Write using name CVBAR EL1

The assembler syntax is:

```
MSR CVBAR_EL1, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0000	0b000

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
```

```
if TargetELForCapabilityExceptions() == EL1 then
6
                 AArch64.SystemAccessTrap(EL1, 0x2A);
            elsif TargetELForCapabilityExceptions() == EL2 then
                 AArch64.SystemAccessTrap(EL2, 0x2A);
10
                AArch64.SystemAccessTrap(EL3, 0x2A);
        elsif CPACR_EL1.CEN == 'x0' then
11
            AArch64.SystemAccessTrap(EL1, 0x29);
12
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
            AArch64.SystemAccessTrap(EL2, 0x29);
15
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
16
            AArch64.SystemAccessTrap(EL2, 0x29);
17
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18
            AArch64.SystemAccessTrap(EL3, 0x29);
19
    VBAR_EL1 = C[t];
elsif PSTATE.EL == EL2 then
20
21
22
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23
            if TargetELForCapabilityExceptions() == EL2 then
24
                 AArch64.SystemAccessTrap(EL2, 0x2A);
25
            else
26
                AArch64.SystemAccessTrap(EL3, 0x2A);
27
28
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC ==
        AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
29
            AArch64.SystemAccessTrap(EL2, 0x29);
30
31
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
32
            AArch64.SystemAccessTrap(EL3, 0x29);
33
        elsif HCR_EL2.E2H == '1' then
34
35
            VBAR\_EL2 = C[t];
        else
36
            VBAR_EL1 = C[t];
37
    elsif PSTATE.EL == EL3 then
38
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
39
            AArch64.SystemAccessTrap(EL3, 0x2A);
40
        elsif CPTR_EL3.EC == '0' then
41
            AArch64.SystemAccessTrap(EL3, 0x29);
42
        else
43
            VBAR_EL1 = C[t];
```

#### Read using name CVBAR\_EL12

The assembler syntax is:

```
MRS <Ct>, CVBAR_EL12
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b1100	0ь0000	0ь000

#### Accessibility:

```
if PSTATE.EL == ELO then
        UNDEFINED:
    elsif PSTATE.EL == EL1 then
        UNDEFINED:
    elsif PSTATE.EL == EL2 then
        if HCR_EL2.E2H == '1' then
             if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
8
                 if TargetELForCapabilityExceptions() == EL2 then
9
                     AArch64.SystemAccessTrap(EL2, 0x2A);
10
             AArch64.SystemAccessTrap(EL3, 0x2A);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11
12
13
                 AArch64.SystemAccessTrap(EL2, 0x29);
14
             elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15
                 AArch64.SystemAccessTrap(EL3, 0x29);
16
             else
17
                 return VBAR EL1;
        else
```

# 3.2. Alphabetical list of registers

#### Write using name CVBAR\_EL12

The assembler syntax is:

MSR CVBAR\_EL12, <Ct>

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b101	0b1100	0b0000	0b000

#### Accessibility:

```
if PSTATE.EL == ELO then
         UNDEFINED;
 3
     elsif PSTATE.EL == EL1 then
         UNDEFINED;
    elsif PSTATE.EL == EL2 then
   if HCR_EL2.E2H == '1' then
              if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
                  if TargetELForCapabilityExceptions() == EL2 then
 8
                       AArch64.SystemAccessTrap(EL2, 0x2A);
10
11
                      AArch64.SystemAccessTrap(EL3, 0x2A);
              elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
    AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
12
13
14
15
                  AArch64.SystemAccessTrap(EL3, 0x29);
              else
17
                   VBAR_EL1 = C[t];
18
              UNDEFINED;
19
20
    elsif PSTATE.EL == EL3 then
21
         if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
22
             if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23
                  AArch64.SystemAccessTrap(EL3, 0x2A);
24
25
              elsif CPTR_EL3.EC == '0' then
                  AArch64.SystemAccessTrap(EL3, 0x29);
26
              else
                   VBAR_EL1 = C[t];
27
28
              UNDEFINED;
```

# 3.2.49 VBAR\_EL2, Vector Base Address Register (EL2)

The VBAR\_EL2 characteristics are:

#### **Purpose**

Holds the vector base address for any exception that is taken to EL2.

#### **Attributes**

VBAR\_EL2 is a 129-bit register.

#### Configuration

If EL2 is not implemented, this register is RESO from EL3.


This register has no effect if EL2 is not enabled in the current Security state.

AArch64 System register VBAR\_EL2[31:0] is architecturally mapped to AArch32 System register HVBAR[31:0].

## Field descriptions

The VBAR\_EL2 bit assignments are:

When Morello is implemented and Capability access at EL2 is not trapped:



#### Bits [128:0]

Vector Base Address. Base address of the exception vectors for exceptions taken to EL2.

If the implementation does not support xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:48] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:48] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.


If the implementation supports xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:52] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.

Bits [10:0] are treated as 0 for the purpose of calculating the exception vector address.

This field resets to an architecturally UNKNOWN value.

#### When Morello is implemented and Capability access at EL2 is trapped:



#### Bits [128:64]

Reserved, RESO.

#### Bits [63:11]

Vector Base Address. Base address of the exception vectors for exceptions taken to EL2.

If the implementation does not support xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:48] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:48] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.

If the implementation supports xARMv8.2-LVA, then:


- If tagged addresses are being used, bits [55:52] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.

This field resets to an architecturally UNKNOWN value.

#### Bits [10:0]

Reserved, RESO.

#### When Morello is not implemented:



#### Bits [63:11]

Vector Base Address. Base address of the exception vectors for exceptions taken to EL2.

If the implementation does not support xARMv8.2-LVA, then:

• If tagged addresses are being used, bits [55:48] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.

3.2. Alphabetical list of registers

• If tagged addresses are not being used, bits [63:48] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.

If the implementation supports xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:52] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.

This field resets to an architecturally UNKNOWN value.

#### Bits [10:0]

Reserved, RESO.

# Accessing the VBAR\_EL2

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL2 using a mnemonic ending in \_EL2 or \_EL1 is not guaranteed to be ordered with respect to accesses using a mnemonic with the other ending.

# Read using name VBAR\_EL2

The assembler syntax is:

```
MRS <Xt>, VBAR_EL2
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b1100	0b0000	0b000

# Accessibility:

```
if PSTATE.EL == ELO then
3
    elsif PSTATE.EL == EL1 then
        UNDEFINED;
5
    elsif PSTATE.EL == EL2 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL2 then
                AArch64.SystemAccessTrap(EL2, 0x18);
10
                AArch64.SystemAccessTrap(EL3, 0x18);
11
12
            return VBAR EL2<63:0>;
13
    elsif PSTATE.EL == EL3 then
14
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15
            AArch64.SystemAccessTrap(EL3, 0x18);
16
            return VBAR EL2<63:0>;
```

#### Write using name VBAR EL2

The assembler syntax is:

```
MSR VBAR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b100	0b1100	0b0000	0b000

#### Accessibility:

```
if PSTATE.EL == ELO then
         UNDEFINED;
3
    elsif PSTATE.EL == EL1 then
         UNDEFINED;
    elsif PSTATE.EL == EL2 then
         if IsFactureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
   if TargetElForCapabilityExceptions() == EL2 then
8
                  AArch64.SystemAccessTrap(EL2, 0x18);
10
                  AArch64.SystemAccessTrap(EL3, 0x18);
11
    VBAR_EL2 = ZeroExtend(X[t]);
elsif PSTATE.EL == EL3 then
12
13
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
14
15
             AArch64.SystemAccessTrap(EL3, 0x18);
17
             VBAR\_EL2 = ZeroExtend(X[t]);
```

#### Read using name VBAR\_EL1

The assembler syntax is:

MRS <Xt>, VBAR\_EL1

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	06000	0b1100	0b0000	0b000

#### Accessibility:

```
if PSTATE.EL == ELO then
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
4
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL1 then
    AArch64.SystemAccessTrap(EL1, 0x18);
5
6
            elsif TargetELForCapabilityExceptions() == EL2 then
   AArch64.SystemAccessTrap(EL2, 0x18);
 8
            else
10
                AArch64.SystemAccessTrap(EL3, 0x18);
11
12
            return VBAR_EL1<63:0>;
13
    elsif PSTATE.EL == EL2 then
14
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15
            if TargetELForCapabilityExceptions() == EL2 then
16
                AArch64.SystemAccessTrap(EL2, 0x18);
17
            else
        AArch64.SystemAccessTrap(EL3, 0x18); elsif HCR_EL2.E2H == '1' then
18
19
20
            return VBAR_EL2<63:0>;
21
        else
22
            return VBAR_EL1<63:0>;
23
24
    elsif PSTATE.EL == EL3 then
        25
26
            return VBAR_EL1<63:0>;
```

# Write using name VBAR\_EL1

The assembler syntax is:

```
MSR VBAR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0000	0b000

#### Accessibility:

```
if PSTATE.EL == ELO then
          UNDEFINED;
     elsif PSTATE.EL == EL1 then
          if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
               if TargetELForCapabilityExceptions() == EL1 then
                    AArch64.SystemAccessTrap(EL1, 0x18);
               \textbf{elsif} \ \texttt{TargetELForCapabilityExceptions()} \ == \ \texttt{EL2} \ \textbf{then}
 8
                    AArch64.SystemAccessTrap(EL2, 0x18);
10
                    AArch64.SystemAccessTrap(EL3, 0x18);
11
     vBAR_EL1 = ZeroExtend(X[t]);
elsif PSTATE.EL == EL2 then
   if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
    if TargetELForCapabilityExceptions() == EL2 then
12
13
14
15
16
                    AArch64.SystemAccessTrap(EL2, 0x18);
17
18
19
          AArch64.SystemAccessTrap(EL3, 0x18); elsif HCR_EL2.E2H == '1' then
               VBAR_EL2 = ZeroExtend(X[t]);
20
21
          else
     VBAR_EL1 = ZeroExtend(X[t]);
elsif PSTATE.EL == EL3 then
22
23
24
25
          if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
               AArch64.SystemAccessTrap(EL3, 0x18);
26
               VBAR_EL1 = ZeroExtend(X[t]);
```

# Read using name CVBAR\_EL2

The assembler syntax is:

```
MRS <Ct>, CVBAR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1100	0b0000	0b000

#### Accessibility:

```
1  if PSTATE.EL == EL0 then
2   UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4   UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6   if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7   if TargetELForCapabilityExceptions() == EL2 then
```

```
AArch64.SystemAccessTrap(EL2, 0x2A);
              else
         AArch64.SystemAccessTrap(EL3, 0x2A); elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
11
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
12
13
              AArch64.SystemAccessTrap(EL2, 0x29);
14
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15
              AArch64.SystemAccessTrap(EL3, 0x29);
17
18
              return VBAR_EL2;
    elsif PSTATE.EL == EL3 then
19
         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
20
21
         AArch64.SystemAccessTrap(EL3, 0x2A);
elsif CPTR_EL3.EC == '0' then
23
              AArch64.SystemAccessTrap(EL3, 0x29);
24
         else
25
              return VBAR_EL2;
```

#### Write using name CVBAR\_EL2

The assembler syntax is:

```
MSR CVBAR_EL2, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1100	0b0000	0b000

#### Accessibility:

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
        UNDEFINED:
    elsif PSTATE.EL == EL2 then
5
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
            if TargetELForCapabilityExceptions() == EL2 then
                 AArch64.SystemAccessTrap(EL2, 0x2A);
9
             else
        AArch64.SystemAccessTrap(EL3, 0x2A); elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
10
11
            AArch64.SystemAccessTrap(EL2, 0x29);
12
13
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
14
            AArch64.SystemAccessTrap(EL2, 0x29);
15
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16
            AArch64.SystemAccessTrap(EL3, 0x29);
17
    VBAR_EL2 = C[t];
elsif PSTATE.EL == EL3 then
18
19
20
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21
             AArch64.SystemAccessTrap(EL3, 0x2A);
22
        elsif CPTR_EL3.EC == '0' then
23
            AArch64.SystemAccessTrap(EL3, 0x29);
24
        else
            VBAR\_EL2 = C[t];
```

#### Read using name CVBAR\_EL1

The assembler syntax is:

```
MRS <Ct>, CVBAR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0000	0b000

#### Accessibility:

```
if PSTATE.EL == ELO then
         UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5
             if TargetELForCapabilityExceptions() == EL1 then
             AArch64.SystemAccessTrap(EL1, 0x2A);
elsif TargetELForCapabilityExceptions() == EL2 then
6
8
                AArch64.SystemAccessTrap(EL2, 0x2A);
10
                AArch64.SystemAccessTrap(EL3, 0x2A);
11
        elsif CPACR_EL1.CEN == 'x0' then
12
             AArch64.SystemAccessTrap(EL1, 0x29);
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
13
14
             AArch64.SystemAccessTrap(EL2, 0x29);
15
        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
             AArch64.SystemAccessTrap(EL2, 0x29);
17
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18
            AArch64.SystemAccessTrap(EL3, 0x29);
19
        else
20
             return VBAR EL1;
21
    elsif PSTATE.EL == EL2 then
22
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23
24
25
             if TargetELForCapabilityExceptions() == EL2 then
                 AArch64.SystemAccessTrap(EL2, 0x2A);
             else
26
                AArch64.SystemAccessTrap(EL3, 0x2A);
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
27
28
             AArch64.SystemAccessTrap(EL2, 0x29);
29
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
30
             AArch64.SystemAccessTrap(EL2, 0x29);
        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
31
32
        \label{eq:AArch64.SystemAccessTrap} $$\operatorname{EL3, 0x29}$; $$ elsif $\operatorname{HCR\_EL2.E2H} == '1' $$ then $$
34
            return VBAR_EL2;
35
36
            return VBAR_EL1;
    elsif PSTATE.EL == EL3 then
37
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
38
39
             AArch64.SystemAccessTrap(EL3, 0x2A);
40
        elsif CPTR_EL3.EC == '0' then
41
            AArch64.SystemAccessTrap(EL3, 0x29);
42
43
             return VBAR_EL1;
```

# Write using name CVBAR EL1

The assembler syntax is:

```
MSR CVBAR_EL1, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0ь0000	0ь000

#### Accessibility:

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
```

# 3.2. Alphabetical list of registers

```
if TargetELForCapabilityExceptions() == EL1 then
 6
                  AArch64.SystemAccessTrap(EL1, 0x2A);
             elsif TargetELForCapabilityExceptions() == EL2 then
 8
                 AArch64.SystemAccessTrap(EL2, 0x2A);
10
                 AArch64.SystemAccessTrap(EL3, 0x2A);
         elsif CPACR_EL1.CEN == 'x0' then
11
             AArch64.SystemAccessTrap(EL1, 0x29);
12
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
             AArch64.SystemAccessTrap(EL2, 0x29);
15
         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16
17
18
             AArch64.SystemAccessTrap(EL3, 0x29);
19
    VBAR_EL1 = C[t];
elsif PSTATE.EL == EL2 then
20
21
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
22
23
             if TargetELForCapabilityExceptions() == EL2 then
24
                 AArch64.SystemAccessTrap(EL2, 0x2A);
25
             else
26
         AArch64.SystemAccessTrap(EL3, 0x2A); elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
27
28
         AArch64.SystemAccessTrap(EL2, 0x29);
elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
29
             AArch64.SystemAccessTrap(EL2, 0x29);
30
31
         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
32
             AArch64.SystemAccessTrap(EL3, 0x29);
33
         elsif HCR_EL2.E2H == '1' then
34
35
             VBAR\_EL2 = C[t];
         else
36
             VBAR_EL1 = C[t];
37
    elsif PSTATE.EL == EL3 then
38
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
39
             AArch64.SystemAccessTrap(EL3, 0x2A);
40
         elsif CPTR_EL3.EC == '0' then
41
            AArch64.SystemAccessTrap(EL3, 0x29);
42
         else
             VBAR_EL1 = C[t];
43
```

# 3.2.50 VBAR\_EL3, Vector Base Address Register (EL3)

The VBAR\_EL3 characteristics are:

#### **Purpose**

Holds the vector base address for any exception that is taken to EL3.

#### **Attributes**

VBAR\_EL3 is a 129-bit register.


# Configuration

This register is present only when HaveEL(EL3). Otherwise, direct accesses to VBAR\_EL3 are UNDEFINED.

# Field descriptions

The VBAR\_EL3 bit assignments are:

When Morello is implemented and Capability access at EL3 is not trapped:



#### Bits [128:0]

Vector Base Address. Base address of the exception vectors for exceptions taken to EL3.

If the implementation does not support xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:48] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:48] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.


If the implementation supports xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:52] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.

Bits [10:0] are treated as 0 for the purpose of calculating the exception vector address.

This field resets to an architecturally UNKNOWN value.

#### When Morello is implemented and Capability access at EL3 is trapped:



#### Bits [128:64]

Reserved, RESO.

#### Bits [63:11]

Vector Base Address. Base address of the exception vectors for exceptions taken to EL3.

If the implementation does not support xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:48] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:48] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.

If the implementation supports xARMv8.2-LVA, then:


- If tagged addresses are being used, bits [55:52] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.

This field resets to an architecturally UNKNOWN value.

#### Bits [10:0]

Reserved, RESO.

#### When Morello is not implemented:



#### Bits [63:11]

Vector Base Address. Base address of the exception vectors for exceptions taken to EL3.

If the implementation does not support xARMv8.2-LVA, then:

• If tagged addresses are being used, bits [55:48] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.

# 3.2. Alphabetical list of registers

• If tagged addresses are not being used, bits [63:48] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.

If the implementation supports xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:52] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.

This field resets to an architecturally UNKNOWN value.

#### Bits [10:0]

Reserved, RESO.

# Accessing the VBAR\_EL3

#### Read using name VBAR\_EL3

The assembler syntax is:

```
MRS <Xt>, VBAR_EL3
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b0000	0b000

#### Accessibility:

#### Write using name VBAR\_EL3

The assembler syntax is:

```
MSR VBAR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b0000	0b000

#### Accessibility:

```
1 if PSTATE.EL == ELO then
```

# 3.2. Alphabetical list of registers

```
UNDEFINED;

selsif PSTATE.EL == EL1 then
UNDEFINED;

elsif PSTATE.EL == EL2 then
UNDEFINED;

elsif PSTATE.EL == EL3 then
UNDEFINED;

felsif PSTATE.EL == EL3 then
AArch64.SystemAccessTrap(EL3, 0x18);

else

VBAR_EL3 = ZeroExtend(X[t]);
```

# Read using name CVBAR\_EL3

The assembler syntax is:

```
MRS <Ct>, CVBAR_EL3
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b0000	0b000

#### Accessibility:

```
if PSTATE.EL == ELO then
        UNDEFINED:
    elsif PSTATE.EL == EL1 then
4
        UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
8
        AArch64.SystemAccessTrap(EL3, 0x2A);
elsif CPTR_EL3.EC == '0' then
10
            AArch64.SystemAccessTrap(EL3, 0x29);
12
        else
13
             return VBAR_EL3;
```

# Write using name CVBAR\_EL3

The assembler syntax is:

```
MSR CVBAR_EL3, <Ct>
```

The encoding for this is in the System instruction encoding space:

ор0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b0000	0b000

# Accessibility:

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then

UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
    AArch64.SystemAccessTrap(EL3, 0x2A);
```

# Chapter 3. Register definitions

# 3.2. Alphabetical list of registers

# Chapter 4 Instruction definitions

# 4.1 The instruction sets

 $I_{JTQND}$   $I_{XJGLX}$ 

This chapter contains:

ns chapter contains.

- Instructions that are new in the Morello architecture.
- Instructions that are modified by the Morello architecture. Most of these instructions are changed by the addition of capability memory relocation checks.

Instructions that are not described in this chapter are not modified by the Morello architecture, and have the same behavior as described in the *Arm*<sup>®</sup> *Architecture Reference Manual*, *Armv8-A*.

This chapter describes the instructions available in the A64 and C64 instruction sets in the Morello architecture.

An instruction is available in both A64 and C64, unless specified in the description. When reading these descriptions, the text at the start of each page provides a simple description of the instruction behavior. These descriptions are not updated to account for the differences in C64, but the rules of the specification and operation pseudocode cover these in detail.

The descriptions also include cross-references shown in italics. These are references to sections in the *Arm*<sup>®</sup> *Architecture Reference Manual, Armv8-A*, unless otherwise specified.

The assembler syntax indicates how the syntax differs in A64 and C64, for example:

```
ADR <Xd>, <label> //(PSTATE.C64 == '0')

ADR <Cd>, <label> //(PSTATE.C64 == '1')
```

The A64 syntax is described by the PSTATE.C64 == '0' line, and the C64 syntax is described by the PSTATE.C64 == '1' line.

#### Chapter 4. Instruction definitions

#### 4.1. The instruction sets

Unless otherwise stated, when the syntax does not include discrimination, the syntax applies in both A64 and C64.

The Operation pseudocode shows the A64 and C64 behavior by switching on the value of IsInc64().

 $I_{NZHVM}$  The letter C denotes a capability general-purpose register holding a capability.

CZR can be used in some instructions to represent a Capability where bits[128:0] are 0.

# 4.2 Modified base instructions

# 4.2.1 ADR

Form PCC-relative address adds an immediate value to the PCC value to form a PCC-relative address, and writes the result to the destination register.

#### **Assembler Symbols**

- <Cd> Is the capability name of the destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- Is the program label whose address is to be calculated, in the range +/-1MB, encoded in "P:immhi:immlo".

#### 4.2.2 ADRP

Form PCC-relative address to 4KB page adds an immediate value that is shifted left by 12 bits to the PCC value with the bottom 12 bits masked out to form a PCC-relative address and writes the result to the destination register. This description only applies in A64.

#### **Assembler Symbols**

<Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.

<label> Is the program label whose 4KB page address is to be calculated, in the range +/-4GB, encoded in "P:immhi:immlo".

```
if IsInC64() then
        Capability addr;
if P == '0' then
2
3
             if CCTLR[].ADRDPB == '1' then
                 addr = C[28];
                 addr = DDC[];
8
        else
9
             addr = PCC[];
10
        bits(64) newvalue = CapGetValue(addr) AND NOT(ZeroExtend(Ones(12),64));
11
12
        bits(64) offset = newvalue - CapGetValue(addr) + imm;
13
14
        Capability result = CapAdd(addr,offset);
15
        if CapIsSealed(addr) then
16
17
             result = CapWithTagClear(result);
18
19
        C[d] = result;
20
21
        bits(64) addr;
22
        if CCTLR[].PCCBO == '1' then
23
             addr = CapGetOffset(PCC[]);
24
25
             addr = CapGetValue(PCC[]);
26
27
        addr<11:0> = Zeros(12);
28
        X[d] = addr + imm;
```

# 4.2.3 BL

Branch with Link branches to a PC-relative offset, setting the register X30 to PC+4. It provides a hint that this is a subroutine call.

```
BL <label>

BranchType branch_type = if op == '1' then BranchType_DIRCALL else BranchType_DIR;


bits(64) offset = SignExtend(imm26:'00', 64);
```

#### **Assembler Symbols**

Is the program label to be unconditionally branched to. Its offset from the address of this instruction, in the range +/-128MB, is encoded as "imm26" times 4.

#### 4.2.4 BLR

Branch with Link to Register calls a subroutine at an address in a register, setting register X30 to PC+4.



```
BLR <Xn>

integer n = UInt(Rn);

BranchType branch_type;

case op of

when '00' branch_type = BranchType_INDIR;

when '01' branch_type = BranchType_INDCALL;

when '10' branch_type = BranchType_RET;

otherwise UNDEFINED;
```


#### **Assembler Symbols**

<Xn> Is the 64-bit name of the general-purpose register holding the address to be branched to, encoded in the "Rn" field.

```
Capability target;
if CCTLR[].PCCBO == '1' then
3
          target = CapSetOffset(PCC[], X[n]);
4
5
          target = CapSetValue(PCC[], X[n]);
6
    if branch_type == BranchType_INDCALL then
          if IsInC64() then
              if CCTLR[].SBL == '1' then
10
                   C[30] = CapSetObjectType(CapAdd(PCC[], 5), CAP_SEAL_TYPE_RB);
11
              else
         C[30] = CapAdd(PCC[], 5);
elsif CCTLR[].PCCBO == '1' then
        X[30] = PC[] + 4 - CapGetBase(PCC[]);
12
13
14
15
16
              X[30] = PC[] + 4;
17
    BranchToCapability(target,branch_type);
```

# 4.2.5 BR

Branch to Register branches unconditionally to an address in a register, with a hint that this is not a subroutine return.



#### **Assembler Symbols**

<Xn> Is the 64-bit name of the general-purpose register holding the address to be branched to, encoded in the "Rn" field.

```
Capability target;
if CCTLR[].PCCBO == '1' then
    target = CapSetOffset(PCC[], X[n]);
 3
 4
     else
           target = CapSetValue(PCC[], X[n]);
     if branch_type == BranchType_INDCALL then
           if IsInC64() then
   if CCTLR[].SBL == '1' then
        C[30] = CapSetObjectType(CapAdd(PCC[], 5), CAP_SEAL_TYPE_RB);
 8
 9
10
11
                 else
            C[30] = CapAdd(PCC[], 5);
elsif CCTLR[].PCCBO == '1' then
    X[30] = PC[] + 4 - CapGetBase(PCC[]);
13
14
15
            else
                  X[30] = PC[] + 4;
16
     BranchToCapability(target,branch_type);
```

## 4.2.6 CAS, CASA, CASAL, CASL

Compare and Swap word or doubleword in memory reads a 32-bit word or 64-bit doubleword from memory, and compares it against the value held in a first register. If the comparison is equal, the value in a second register is written to memory. If the write is performed, the read and write occur atomically such that no other modification of the memory location can take place between the read and write.

- CASA and CASAL load from memory with acquire semantics.
- CASL and CASAL store to memory with release semantics.
- cas has no memory ordering requirements.

For more information about memory ordering semantics, see *Load-Acquire*, *Store-Release*.

For information about memory accesses, see *Load/Store addressing modes*.

The architecture permits that the data read clears any exclusive monitors associated with that location, even if the compare subsequently fails.

If the instruction generates a synchronous Data Abort, the register which is compared and loaded, that is <Ws>, or <Xs>, is restored to the value held in the register before the instruction was executed.

# No offset (FEAT\_LSE)

```
    1
    30
    29
    24
    23
    22
    21
    20
    16
    15
    14
    10
    9

    1
    x
    0
    0
    1
    0
    0
    1
    L
    1
    Rs
    00
    1
    1
    1
    1
    1

32-bit CAS (size == 10 && L == 0 && o0 == 0)
CAS < Ws >, < Wt >, [< Xn | SP > {, #0}] // (PSTATE.C64 == '0')
CAS < Ws >, < Wt >, [< Cn | CSP > {, #0}] // (PSTATE.C64 == '1')
32-bit CASA (size == 10 && L == 1 && o0 == 0)
CASA <ws>, <wt>, [<xn|SP>{,#0}] // (PSTATE.C64 == '0')
CASA < Ws >, < Wt >, [< Cn | CSP > {, #0}] // (PSTATE.C64 == '1')
32-bit CASAL (size == 10 && L == 1 && o0 == 1)
CASAL < Ws >, < Wt >, [< Xn|SP > {, #0}] // (PSTATE.C64 == '0')
CASAL < Ws >, < Wt >, [< Cn | CSP > \{, #0\}] // (PSTATE.C64 == '1')
32-bit CASL (size == 10 && L == 0 && o0 == 1)
CASL < Ws >, < Wt >, [< Xn | SP > {, #0}] // (PSTATE.C64 == '0')
CASL <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
64-bit CAS (size == 11 && L == 0 && o0 == 0)
CAS <Xs>, <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
CAS < Xs >, < Xt >, [< Cn | CSP > {, #0}] // (PSTATE.C64 == '1')
64-bit CASA (size == 11 && L == 1 && o0 == 0)
CASA \langle Xs \rangle, \langle Xt \rangle, [\langle Xn | SP \rangle \{, \#0\}] // (PSTATE.C64 == '0')
CASA < Xs >, < Xt >, [< Cn | CSP > \{, #0\}] // (PSTATE.C64 == '1')
64-bit CASAL (size == 11 && L == 1 && o0 == 1)
```

CASAL < Xs >, < Xt >,  $[< Xn|SP > {, #0}] // (PSTATE.C64 == '0')$ 

```
CASAL <Xs>, <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')

64-bit CASL (size == 11 && L == 0 && o0 == 1)

CASL <Xs>, <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

CASL <Xs>, <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')

1 if !HaveAtomicExt() then UNDEFINED;
2 integer n = UInt(Rn);
4 integer t = UInt(Rt);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if L == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if o0 == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
```

#### **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register to be compared and loaded, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be conditionally stored, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register to be compared and loaded, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be conditionally stored, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) comparevalue;
bits(datasize) newvalue;
bits(datasize) data;

comparevalue = X[s];
newvalue = X[t];

VirtualAddress base = BaseReg[n];
data = MemAtomicCompareAndSwap(base, comparevalue, newvalue, ldacctype, stacctype);

X[s] = ZeroExtend(data, regsize);
```

# 4.2.7 CASB, CASAB, CASALB, CASLB

Compare and Swap byte in memory reads an 8-bit byte from memory, and compares it against the value held in a first register. If the comparison is equal, the value in a second register is written to memory. If the write is performed, the read and write occur atomically such that no other modification of the memory location can take place between the read and write.

- CASAB and CASALB load from memory with acquire semantics.
- CASLB and CASALB store to memory with release semantics.
- CASB has no memory ordering requirements.

For more information about memory ordering semantics, see *Load-Acquire*, *Store-Release*.

For information about memory accesses, see Load/Store addressing modes.

The architecture permits that the data read clears any exclusive monitors associated with that location, even if the compare subsequently fails.

If the instruction generates a synchronous Data Abort, the register which is compared and loaded, that is <Ws>, is restored to the values held in the register before the instruction was executed.

# No offset

(FEAT\_LSE)

```
CASAB (L == 1 && 0 == 0)
```

```
CASAB <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

CASAB <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### CASALB (L == 1 && o0 == 1)

```
CASALB <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

CASALB <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

## CASB (L == 0 && 0 == 0)

```
CASB <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

CASB <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### CASLB (L == 0 && o0 == 1)

integer datasize = 8 << UInt(size);</pre>

CASLB  $\langle Ws \rangle$ ,  $\langle Wt \rangle$ ,  $[\langle Xn|SP \rangle \{, \#0\}]$  // (PSTATE.C64 == '0')

```
CASLB <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')

1 if !HaveAtomicExt() then UNDEFINED;
2 integer n = UInt(Rn);
4 integer t = UInt(Rt);
5 integer s = UInt(Rs);
```

```
Assembler Symbols
```

<Ws> Is the 32-bit name of the general-purpose register to be compared and loaded, encoded in the "Rs" field.

integer regsize = if datasize == 64 then 64 else 32;
AccType ldacctype = if L == '1' then AccType\_ORDEREDATOMICRW else AccType\_ATOMICRW;
AccType stacctype = if o0 == '1' then AccType\_ORDEREDATOMICRW else AccType\_ATOMICRW;

#### 4.2. Modified base instructions

- <Wt> Is the 32-bit name of the general-purpose register to be conditionally stored, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) comparevalue;
bits(datasize) newvalue;
bits(datasize) data;

comparevalue = X[s];
newvalue = X[t];

virtualAddress base = BaseReg[n];
data = MemAtomicCompareAndSwap(base, comparevalue, newvalue, ldacctype, stacctype);

X[s] = ZeroExtend(data, regsize);
```

# 4.2.8 CASH, CASAH, CASALH, CASLH

Compare and Swap halfword in memory reads a 16-bit halfword from memory, and compares it against the value held in a first register. If the comparison is equal, the value in a second register is written to memory. If the write is performed, the read and write occur atomically such that no other modification of the memory location can take place between the read and write.

- CASAH and CASALH load from memory with acquire semantics.
- CASLH and CASALH store to memory with release semantics.
- cas has no memory ordering requirements.

For more information about memory ordering semantics, see *Load-Acquire*, *Store-Release*.

For information about memory accesses, see Load/Store addressing modes.

The architecture permits that the data read clears any exclusive monitors associated with that location, even if the compare subsequently fails.

If the instruction generates a synchronous Data Abort, the register which is compared and loaded, that is <Ws>, is restored to the values held in the register before the instruction was executed.

# No offset

(FEAT\_LSE)

```
    13
    30
    29
    24
    23
    22
    21
    20
    16
    15
    14
    10
    9
    5
    4
    0

    0
    1
    0
    0
    1
    L
    1
    Rs
    00
    1
    1
    1
    1
    Rn
    Rt
```

```
CASAH (L == 1 && 00 == 0)
```

```
CASAH <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

CASAH <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### CASALH (L == 1 && 00 == 1)

```
CASALH <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

CASALH <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

## CASH (L == 0 && 0 == 0)

```
CASH <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

CASH <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### CASLH (L == 0 && 0 == 1)

integer datasize = 8 << UInt(size);</pre>

CASLH < Ws>, < Wt>,  $[< Xn|SP>{,#0}]$  // (PSTATE.C64 == '0')

```
CASLH <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')

if !HaveAtomicExt() then UNDEFINED;

integer n = UInt(Rn);
integer t = UInt(Rt);
integer s = UInt(Rs);
```

```
Assembler Symbols
```

<Ws> Is the 32-bit name of the general-purpose register to be compared and loaded, encoded in the "Rs" field.

integer regsize = if datasize == 64 then 64 else 32;
AccType ldacctype = if L == '1' then AccType\_ORDEREDATOMICRW else AccType\_ATOMICRW;
AccType stacctype = if o0 == '1' then AccType\_ORDEREDATOMICRW else AccType\_ATOMICRW;

#### 4.2. Modified base instructions

- <Wt> Is the 32-bit name of the general-purpose register to be conditionally stored, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) comparevalue;
bits(datasize) newvalue;
bits(datasize) data;

comparevalue = X[s];
newvalue = X[t];

virtualAddress base = BaseReg[n];
data = MemAtomicCompareAndSwap(base, comparevalue, newvalue, ldacctype, stacctype);

X[s] = ZeroExtend(data, regsize);
```

# 4.2.9 CASP, CASPA, CASPAL, CASPL

Compare and Swap Pair of words or doublewords in memory reads a pair of 32-bit words or 64-bit doublewords from memory, and compares them against the values held in the first pair of registers. If the comparison is equal, the values in the second pair of registers are written to memory. If the writes are performed, the reads and writes occur atomically such that no other modification of the memory location can take place between the reads and writes.

- CASPA and CASPAL load from memory with acquire semantics.
- CASPL and CASPAL store to memory with release semantics.
- cas has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

The architecture permits that the data read clears any exclusive monitors associated with that location, even if the compare subsequently fails.

If the instruction generates a synchronous Data Abort, the registers which are compared and loaded, that is <Ws> and <W(s+1)>, or <Xs> and <X(s+1)>, are restored to the values held in the registers before the instruction was executed.

# No offset (FEAT\_LSE)

```
32-bit CASP (sz == 0 && L == 0 && 0 == 0)
CASP \langle Ws \rangle, \langle W(s+1) \rangle, \langle Wt \rangle, \langle W(t+1) \rangle, [\langle Xn | SP \rangle \{, \#0\}] // (PSTATE.C64 == '0')
CASP < Ws>, < W(s+1)>, < Wt>, < W(t+1)>, [< Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
32-bit CASPA (sz == 0 && L == 1 && o0 == 0)
CASPA <Ws>, <W(s+1)>, <Wt>, <W(t+1)>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
CASPA <Ws>, <W(s+1)>, <Wt>, <W(t+1)>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
32-bit CASPAL (sz == 0 && L == 1 && o0 == 1)
CASPAL <Ws>, <W(s+1)>, <Wt>, <W(t+1)>, [<Xn[SP>{,#0}] // (PSTATE.C64 == '0')
CASPAL <Ws>, <W(s+1)>, <Wt>, <W(t+1)>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
32-bit CASPL (sz == 0 && L == 0 && o0 == 1)
CASPL <Ws>, <W(s+1)>, <Wt>, <W(t+1)>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
CASPL <Ws>, <W(s+1)>, <Wt>, <W(t+1)>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
64-bit CASP (sz == 1 && L == 0 && o0 == 0)
CASP \langle Xs \rangle, \langle X(s+1) \rangle, \langle Xt \rangle, \langle X(t+1) \rangle, [\langle Xn|SP \rangle \{, \#0\}] // (PSTATE.C64 == '0')
CASP \langle Xs \rangle, \langle X(s+1) \rangle, \langle Xt \rangle, \langle X(t+1) \rangle, [\langle Cn|CSP \rangle \{, \#0\}] // (PSTATE.C64 == '1')
64-bit CASPA (sz == 1 && L == 1 && o0 == 0)
```

CASPA <Xs>, <X(s+1)>, <Xt>, <X(t+1)>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

CASPA <Xs>, <X(s+1)>, <Xt>, <X(t+1)>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')

```
64-bit CASPAL (sz == 1 && L == 1 && o0 == 1)

CASPAL <Xs>, <X(s+1)>, <Xt>, <X(t+1)>, [<Xn|SP>{, #0}] // (PSTATE.C64 == '0')

CASPAL <Xs>, <X(s+1)>, <Xt>, <X(t+1)>, [<Cn|CSP>{, #0}] // (PSTATE.C64 == '1')

64-bit CASPL (sz == 1 && L == 0 && o0 == 1)

CASPL <Xs>, <X(s+1)>, <Xt>, <X(t+1)>, [<Xn|SP>{, #0}] // (PSTATE.C64 == '0')

CASPL <Xs>, <X(s+1)>, <Xt>, <X(t+1)>, [<Xn|SP>{, #0}] // (PSTATE.C64 == '1')

1 if !HaveAtomicExt() then UNDEFINED;
2 if Rs<0> == '1' then UNDEFINED;
3 if Rt<0> == '1' then UNDEFINED;
4 integer n = UInt(Rn);
6 integer t = UInt(Rs);
7 integer s = UInt(Rs);
8 integer regsize = datasize;
9 integer regsize = datasize;
11 AccType ldacctype = if L == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
2 AccType stacctype = if o0 == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
```

#### **Assembler Symbols**

- <Ws> Is the 32-bit name of the first general-purpose register to be compared and loaded, encoded in the "Rs" field. <Ws> must be an even-numbered register.
- <W(s+1)> Is the 32-bit name of the second general-purpose register to be compared and loaded.
  - <Wt> Is the 32-bit name of the first general-purpose register to be conditionally stored, encoded in the "Rt" field. <Wt> must be an even-numbered register.
- <W(t+1)> Is the 32-bit name of the second general-purpose register to be conditionally stored.
  - <Xs> Is the 64-bit name of the first general-purpose register to be compared and loaded, encoded in the "Rs" field. <Xs> must be an even-numbered register.
- $\langle X(s+1) \rangle$  Is the 64-bit name of the second general-purpose register to be compared and loaded.
  - <Xt> Is the 64-bit name of the first general-purpose register to be conditionally stored, encoded in the "Rt" field. <Xt> must be an even-numbered register.
- $\langle X(t+1) \rangle$  Is the 64-bit name of the second general-purpose register to be conditionally stored.
- < Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.


```
bits(2*datasize) comparevalue;
    bits(2*datasize) newvalue;
    bits(2*datasize) data;
    bits(datasize) s1 = X[s];
    bits(datasize) s2 = X[s+1];
    bits(datasize) t1 = X[t];
    bits(datasize) t2 = X[t+1];
    comparevalue = if BigEndian() then s1:s2 else s2:s1;
newvalue = if BigEndian() then t1:t2 else t2:t1;
10
    newvalue
    VirtualAddress base = BaseReg[n];
13
    data = MemAtomicCompareAndSwap(base, comparevalue, newvalue, ldacctype, stacctype);
14
15
    if BigEndian() then
               = ZeroExtend(data<2*datasize-1:datasize>, regsize):
16
        X[s]
17
        X[s+1] = ZeroExtend(data<datasize-1:0>, regsize);
18
               = ZeroExtend(data<datasize-1:0>, regsize);
19
20
        X[s+1] = ZeroExtend(data<2*datasize-1:datasize>, regsize);
```

#### 4.2.10 DC

Data Cache operation. For more information, see op0==0b01, cache maintenance, TLB maintenance, and address translation instructions.

This is an alias of **SYS**. This means:

- The encodings in this description are named to match the encodings of SYS.
- The description of SYS gives the operational pseudocode for this instruction.



```
DC <dc_op>, <Xt> // (PSTATE.C64 == '0' or when <dc_op> does not take a VA)

DC <dc_op>, <Ct> // (PSTATE.C64 == '1' when <dc_op> takes a VA)
```

#### is equivalent to

```
SYS#<op1>, C7, <Cm>, #<op2>, <Xt>
```

and is the preferred disassembly when SysOp (op1, '0111', CRm, op2) == Sys\_DC.

# **Assembler Symbols**

<dc\_op> Is a DC instruction name, as listed for the DC system instruction group, encoded in"op1:CRm:op2":

op1	CRm	op2	<dc_op></dc_op>	Architectural Feature
000	0110	001	IVAC	_
000	0110	010	ISW	_
000	1010	010	CSW	_
000	1110	010	CISW	_
011	0100	001	ZVA	_
011	1010	001	CVAC	_
011	1011	001	CVAU	_
011	1100	001	CVAP	FEAT_DPB
011	1101	001	CVADP	FEAT_DPB2
011	1110	001	CIVAC	_

- <Ct> Is the source capability register, encoded in the "Rt" field.
- <op1> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.
- <Cm> Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.
- <op2> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.
- <Xt> Is the 64-bit name of the general-purpose source register, encoded in the "Rt" field.

#### **Operation**


The description of SYS gives the operational pseudocode for this instruction.

#### 4.2.11 ERET

Exception Return using the ELR and SPSR for the current Exception level. When executed, the PE restores *PSTATE* from the SPSR, and branches to the address held in the ELR.

The PE checks the SPSR for the current Exception level for an illegal return event. See *Illegal return events from AArch64 state*.

ERET is UNDEFINED at ELO.



```
1 if PSTATE.EL == ELO then UNDEFINED;
```


```
1    Capability target;
2    if IsAccessToCapabilitiesEnabledAtEL(PSTATE.EL) then
3         target = CELR[];
4    else
5         target = CapSetValue(PCC[], ELR[]);
6
7    AArch64.ExceptionReturnToCapability(target, SPSR[]);
```

#### 4.2.12 IC

Instruction Cache operation. For more information, see op0==0b01, cache maintenance, TLB maintenance, and address translation instructions.

This is an alias of **SYS**. This means:

- The encodings in this description are named to match the encodings of SYS.
- The description of SYS gives the operational pseudocode for this instruction.



```
IC <ic_op>{, <Xt>} // (PSTATE.C64 == '0' or when <ic_op> does not take a VA)
IC <ic_op>{, <Ct>} // (PSTATE.C64 == '1' when <ic_op> takes a VA)
```

#### is equivalent to

```
SYS#<op1>, C7, <Cm>, #<op2>{, <Xt>}
```

and is the preferred disassembly when SysOp (op1, '0111', CRm, op2) == Sys\_IC.

#### **Assembler Symbols**

<ic\_op> Is an IC instruction name, as listed for the IC system instruction pages, encoded in"op1:CRm:op2":

op1	CRm	op2	<ic_op></ic_op>
000	0001	000	IALLUIS
000	0101	000	IALLU
011	0101	001	IVAU

- <Ct> Is the optional source capability register, defaulting to '111111', encoded in the "Rt" field.
- <op1> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.
- <Cm> Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.
- <op2> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.
- <Xt> Is the 64-bit name of the optional general-purpose source register, defaulting to '11111', encoded in the "Rt" field.

#### **Operation**

The description of SYS gives the operational pseudocode for this instruction.

# 4.2.13 LDADD, LDADDA, LDADDAL, LDADDL

Atomic add on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, adds the value held in a register to it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.

- If the destination register is not one of WZR or XZR, LDADDA and LDADDAL load from memory with acquire semantics.
- LDADDL and LDADDAL store to memory with release semantics.
- LDADD has no memory ordering requirements.

For more information about memory ordering semantics, see *Load-Acquire*, *Store-Release*.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STADD, STADDL.

#### Integer

(FEAT\_LSE)

```
    1
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    1
    X
    1
    1
    1
    0
    0
    0
    0
    0
    0
    0
    0
    Rn
    Rt
```

```
32-bit LDADD (size == 10 && A == 0 && R == 0)
```

```
LDADD <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDADD <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDADDA (size == 10 && A == 1 && R == 0)

```
LDADDA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDADDA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDADDAL (size == 10 && A == 1 && R == 1)

```
LDADDAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDADDAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDADDL (size == 10 && A == 0 && R == 1)

```
LDADDL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDADDL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# 64-bit LDADD (size == 11 && A == 0 && R == 0)

```
LDADD <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDADD <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDADDA (size == 11 && A == 1 && R == 0)

```
LDADDA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDADDA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDADDAL (size == 11 && A == 1 && R == 1)

```
LDADDAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDADDAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
64-bit LDADDL (size == 11 && A == 0 && R == 1)
```

```
LDADDL \langle Xs \rangle, \langle Xt \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
     LDADDL \langle Xs \rangle, \langle Xt \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
     if !HaveAtomicExt() then UNDEFINED;
     integer t = UInt(Rt);
      integer n = UInt(Rn);
     integer s = UInt(Rs);
     integer datasize = 8 << UInt(size);</pre>
     integer datasize = 6 < 0int(size);
integer regsize = if datasize == 64 then 64 else 32;
AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;</pre>
     MemAtomicOp op;
12
     case opc of
           when '000' op = MemAtomicOp_ADD;
13
           when '001' op = MemAtomicOp_BIC;
when '010' op = MemAtomicOp_EOR;
14
15
16
            when '011' op = MemAtomicOp_ORR;
           when '100' op = MemAtomicOp_SMAX;
18
            when '101' op = MemAtomicOp_SMIN;
            when '110' op = MemAtomicOp_UMAX;
19
           when '111' op = MemAtomicOp_UMIN;
20
```

#### **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### **Alias Conditions**

Alias	Is preferred when	
STADD, STADDL	A == '0' && Rt == '11111'	

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

# 4.2.14 LDADDB, LDADDAB, LDADDALB, LDADDLB

Atomic add on byte in memory atomically loads an 8-bit byte from memory, adds the value held in a register to it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDADDAB and LDADDALB load from memory with acquire semantics.
- LDADDLB and LDADDALB store to memory with release semantics.
- LDADDB has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STADDB, STADDLB.

#### Integer

(FEAT\_LSE)

```
    31
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    0
    0
    0
    1
    1
    1
    1
    0
    0
    0
    0
    0
    0
    0
    0
    0
    Rn
    Rt
```

```
LDADDAB (A == 1 && R == 0)
```

```
LDADDAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDADDAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDADDALB (A == 1 && R == 1)

```
LDADDALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDADDALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# LDADDB (A == 0 && R == 0)

```
LDADDB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDADDB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDADDLB (A == 0 && R == 1)

```
LDADDLB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDADDLB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
if !HaveAtomicExt() then UNDEFINED;
    integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
    integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;
AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
    AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
    MemAtomicOp op;
case opc of
12
13
         when '000' op = MemAtomicOp_ADD;
14
         when '001' op = MemAtomicOp_BIC;
15
         when '010' op = MemAtomicOp_EOR;
         when '011' op = MemAtomicOp_ORR;
16
         when '100' op = MemAtomicOp_SMAX;
17
         when '101' op = MemAtomicOp_SMIN;
18
         when '110' op = MemAtomicOp_UMAX;
19
         when '111' op = MemAtomicOp_UMIN;
20
```

Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.

Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.

<Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Alias Conditions**

Alias	Is preferred when
STADDB, STADDLB	A == '0' && Rt == '11111'

```
bits(64) address;
   bits(datasize) value;
   bits(datasize) data;
   value = X[s];
   VirtualAddress base = BaseReg[n];
   data = MemAtomic(base, op, value, ldacctype, stacctype);
10
   if t != 31 then
      X[t] = ZeroExtend(data, regsize);
```

# 4.2.15 LDADDH, LDADDAH, LDADDALH, LDADDLH

Atomic add on halfword in memory atomically loads a 16-bit halfword from memory, adds the value held in a register to it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDADDAH and LDADDALH load from memory with acquire semantics.
- LDADDLH and LDADDALH store to memory with release semantics.
- LDADDH has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STADDH, STADDLH.

### Integer

(FEAT\_LSE)

```
    31
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    0
    1
    1
    1
    1
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    Rn
    Rt
```

```
LDADDAH (A == 1 && R == 0)
```

```
LDADDAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDADDAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDADDALH (A == 1 && R == 1)

```
LDADDALH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDADDALH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# LDADDH (A == 0 && R == 0)

```
LDADDH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDADDH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### LDADDLH (A == 0 && R == 1)

```
LDADDLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDADDLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
if !HaveAtomicExt() then UNDEFINED;
    integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
    integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;

AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
    AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
    MemAtomicOp op;
case opc of
12
13
         when '000' op = MemAtomicOp_ADD;
14
         when '001' op = MemAtomicOp_BIC;
15
         when '010' op = MemAtomicOp_EOR;
         when '011' op = MemAtomicOp_ORR;
16
         when '100' op = MemAtomicOp_SMAX;
17
         when '101' op = MemAtomicOp_SMIN;
18
         when '110' op = MemAtomicOp_UMAX;
19
         when '111' op = MemAtomicOp_UMIN;
20
```

<Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.

<Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Alias Conditions**

Alias	Is preferred when
STADDH, STADDLH	A == '0' && Rt == '11111'

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

### 4.2.16 LDAPR

Load-Acquire RCpc Register derives an address from a base register value, loads a 32-bit word or 64-bit doubleword from the derived address in memory, and writes it to a register.

The instruction has memory ordering semantics as described in *Load-Acquire*, *Load-AcquirePC*, *and Store-Release*, except that:

- There is no ordering requirement, separate from the requirements of a Load-AcquirePC or a Store-Release, created by having a Store-Release followed by a Load-AcquirePC instruction.
- The reading of a value written by a Store-Release by a Load-AcquirePC instruction by the same observer does not make the write of the Store-Release globally observed.

This difference in memory ordering is not described in the pseudocode.

For information about memory accesses, see *Load/Store addressing modes*.

# Integer

(FEAT\_LRCPC)

```
    1
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    1
    x
    1
    1
    1
    1
    0
    0
    0
    0
    0
    0
    0
    Rn
    Rt
```

```
32-bit (size == 10)
```

```
LDAPR <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

LDAPR <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

LDAPR  $\langle Xt \rangle$ ,  $[\langle Xn|SP \rangle \{, \#0\}]$  // (PSTATE.C64 == '0')

```
LDAPR <Xt>, [<Cn|CSP>{, #0}] // (PSTATE.C64 == '1')

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer s = UInt(Rs); // ignored by all loads and store-release

4 AccType acctype = AccType_ORDERED;
6 integer elsize = 8 << UInt(size);
7 integer regsize = if elsize == 64 then 64 else 32;
8 integer datasize = elsize;
```

#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
constant integer dbytes = datasize DIV 8;

VirtualAddress base = BaseReg[n];
bits(64) address = VAddress(base);

VACheckAddress(base, address, dbytes, CAP_PERM_LOAD, acctype);

data = Mem[address, dbytes, acctype];

X[t] = ZeroExtend(data, regsize);
```

# 4.2.17 LDAPRB

Load-Acquire RCpc Register Byte derives an address from a base register value, loads a byte from the derived address in memory, zero-extends it and writes it to a register.

The instruction has memory ordering semantics as described in *Load-Acquire*, *Load-AcquirePC*, *and Store-Release*, except that:


- There is no ordering requirement, separate from the requirements of a Load-AcquirePC or a Store-Release, created by having a Store-Release followed by a Load-AcquirePC instruction.
- The reading of a value written by a Store-Release by a Load-AcquirePC instruction by the same observer
  does not make the write of the Store-Release globally observed.

This difference in memory ordering is not described in the pseudocode.

For information about memory accesses, see Load/Store addressing modes.

# Integer

(FEAT\_LRCPC)



```
LDAPRB <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

LDAPRB <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer s = UInt(Rs); // ignored by all loads and store-release

4 AccType acctype = AccType_ORDERED;
6 integer elsize = 8 << UInt(size);
7 integer regsize = if elsize == 64 then 64 else 32;
8 integer datasize = elsize;
```

### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
constant integer dbytes = datasize DIV 8;

VirtualAddress base = BaseReg[n];
bits(64) address = VAddress(base);
VACheckAddress(base, address, dbytes, CAP_PERM_LOAD, acctype);

data = Mem[address, dbytes, acctype];

X[t] = ZeroExtend(data, regsize);
```

### 4.2.18 LDAPRH

Load-Acquire RCpc Register Halfword derives an address from a base register value, loads a halfword from the derived address in memory, zero-extends it and writes it to a register.

The instruction has memory ordering semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release, except that:

- There is no ordering requirement, separate from the requirements of a Load-AcquirePC or a Store-Release, created by having a Store-Release followed by a Load-AcquirePC instruction.
- The reading of a value written by a Store-Release by a Load-AcquirePC instruction by the same observer does not make the write of the Store-Release globally observed.

This difference in memory ordering is not described in the pseudocode.

For information about memory accesses, see *Load/Store addressing modes*.

# Integer

(FEAT\_LRCPC)



```
LDAPRH < Wt >, [< Xn | SP > {, #0}] // (PSTATE.C64 == '0')
LDAPRH \langle Wt \rangle, [\langle Cn|CSP \rangle \{, \#0\}] // (PSTATE.C64 == '1'
integer n = UInt(Rn);
integer t = UInt(Rt);
integer s = UInt(Rs);
                           // ignored by all loads and store-release
AccType acctype = AccType_ORDERED;
integer elsize = 8 << UInt(size);</pre>
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = elsize;
```

### **Assembler Symbols**

- Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
constant integer dbytes = datasize DIV 8;
VirtualAddress base = BaseReg[n];
bits(64) address = VAddress(base);
VACheckAddress(base, address, dbytes, CAP_PERM_LOAD, acctype);
data = Mem[address, dbytes, acctype];
X[t] = ZeroExtend(data, regsize);
```

### 4.2.19 LDAR

Load-Acquire Register derives an address from a base register value, loads a 32-bit word or 64-bit doubleword from memory, and writes it to a register. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.

For this instruction, if the destination is WZR/ZXR, it is impossible for software to observe the presence of the acquire semantic other than its effect on the arrival at endpoints.



### **Assembler Symbols**

integer elsize = 8 << UInt(size);</pre>

integer datasize = elsize;

integer regsize = if elsize == 64 then 64 else 32;

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

AccType acctype = if o0 == '0' then AccType\_LIMITEDORDERED else AccType\_ORDERED;
MemOp memop = if L == '1' then MemOp\_LOAD else MemOp\_STORE;


<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    VirtualAddress base = BaseReg[n];
   bits(64) address = VAddress(base);
    case memop of
        when MemOp_STORE
8
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10
            data = X[t];
11
            Mem[address, dbytes, acctype] = data;
12
13
        when MemOp LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
14
            data = Mem[address, dbytes, acctype];
15
            X[t] = ZeroExtend(data, regsize);
```

# 4.2.20 LDARB

Load-Acquire Register Byte derives an address from a base register value, loads a byte from memory, zero-extends it and writes it to a register. The instruction also has memory ordering semantics as described in *Load-Acquire*, *Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.

For this instruction, if the destination is WZR/ZXR, it is impossible for software to observe the presence of the acquire semantic other than its effect on the arrival at endpoints.



```
LDARB <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

LDARB <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')

integer n = UInt(Rn);
integer t = UInt(Rt);
integer t = UInt(Rt);
integer t2 = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release

AccType acctype = if 00 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = elsize;
```

### **Assembler Symbols**


- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    VirtualAddress base = BaseReg[n];
   bits(64) address = VAddress(base);
    case memop of
8
        when MemOp_STORE
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10
            data = X[t];
            Mem[address, dbytes, acctype] = data;
12
13
        when MemOp LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
14
            data = Mem[address, dbytes, acctype];
15
            X[t] = ZeroExtend(data, regsize);
```

# 4.2.21 LDARH

Load-Acquire Register Halfword derives an address from a base register value, loads a halfword from memory, zero-extends it, and writes it to a register. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release. For information about memory accesses, see Load/Store addressing modes.

For this instruction, if the destination is WZR/ZXR, it is impossible for software to observe the presence of the acquire semantic other than its effect on the arrival at endpoints.



```
LDARH < Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
LDARH < Wt >, [< Cn | CSP > \{, #0\}] // (PSTATE.C64 == '1')
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2); // ignored by load/store single register
                            // ignored by all loads and store-release
integer s = UInt(Rs);
AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = elsize;</pre>
```

### **Assembler Symbols**

- Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    VirtualAddress base = BaseReg[n];
   bits(64) address = VAddress(base);
    case memop of
8
        when MemOp STORE
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10
            data = X[t];
            Mem[address, dbytes, acctype] = data;
12
13
        when MemOp LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
14
            data = Mem[address, dbytes, acctype];
15
            X[t] = ZeroExtend(data, regsize);
```

### 4.2.22 LDAXP

Load-Acquire Exclusive Pair of Registers derives an address from a base register value, loads two 32-bit words or two 64-bit doublewords from memory, and writes them to two registers. A 32-bit pair requires the address to be doubleword aligned and is single-copy atomic at doubleword granularity. A 64-bit pair requires the address to be quadword aligned and is single-copy atomic for each doubleword at doubleword granularity. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores*. The instruction also has memory ordering semantics as described in *Load-Acquire*, *Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.



For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDAXP*.

# **Assembler Symbols**

- <Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
constant integer dbytes = datasize DIV 8;
boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;
```

```
if memop == MemOp_LOAD && pair && t == t2 then
         Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
 8
         assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
         case c of
9
10
             when Constraint_UNKNOWN
                                           rt unknown = TRUE:
                                                                  // result is UNKNOWN
             when Constraint_UNDEF
                                           UNDEFINED:
11
             when Constraint_NOP
12
                                           EndOfInstruction();
    if memop == MemOp_STORE then
14
15
         if s == t || (pair && s == t2) then
             Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
16
17
18
             case c of
                 when Constraint_UNKNOWN
19
                                                rt_unknown = TRUE;
                                                                        // store UNKNOWN value
20
                                                rt_unknown = FALSE;
                                                                        // store original value
                  when Constraint_NONE
21
                  when Constraint_UNDEF
                                               UNDEFINED:
22
                 when Constraint NOP
                                               EndOfInstruction();
        if s == n && n != 31 then
    Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
23
24
25
             assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
             case c of
                                                                         // address is UNKNOWN
27
                 when Constraint_UNKNOWN
                                               rn_unknown = TRUE;
28
                                                rn_unknown = FALSE;
                                                                        // address is original base
                  when Constraint_NONE
29
                 when Constraint_UNDEF
                                               UNDEFINED:
30
                 when Constraint NOP
                                               EndOfInstruction();
31
32
    VirtualAddress base:
33
    if rn_unknown then
34
        base = VirtualAddress UNKNOWN;
35
    else
36
        base = BaseReg[n];
37
    bits(64) address = VAddress(base);
39
40
    case memop of
41
        when MemOp_STORE
42
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
             if rt unknown then
44
                  data = bits(datasize) UNKNOWN;
45
             elsif pair then
46
                 bits(datasize DIV 2) el1 = X[t];
                  bits(datasize DIV 2) el2 = X[t2];
47
48
                 data = if BigEndian() then el1 : el2 else el2 : el1;
49
             else
                 data = X[t];
51
52
             bit status = '1';
53
54
             // Check whether the Exclusives monitors are set to include the
             // physical memory locations corresponding to virtual address
// range [address, address+dbytes-1].
55
56
             if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57
                  // This atomic write will be rejected if it does not refer
58
                  // to the same physical locations after address translation.
59
                  Mem[address, dbytes, acctype] = data;
60
                  status = ExclusiveMonitorsStatus();
             X[s] = ZeroExtend(status, 32);
61
62
63
         when MemOp LOAD
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65
             // Tell the Exclusives monitors to record a sequence of one or more atomic
66
             // memory reads from virtual address range [address, address+dbytes-1].
             // The Exclusives monitor will only be set if all the reads are from the
67
             // same dbytes-aligned physical address, to allow for the possibility of // an atomicity break if the translation is changed between reads.
68
70
             AArch64.SetExclusiveMonitors(address, dbytes);
71
72
73
             if pair then
                  \textbf{if} \ \texttt{rt\_unknown} \ \textbf{then}
74
                     // ConstrainedUNPREDICTABLE case
75
                      X[t]
                            = bits(datasize) UNKNOWN;
                                                                 // In this case t = t2
76
                  elsif elsize == 32 then
77
78
                      // 32-bit load exclusive pair (atomic)
                      data = Mem[address, dbytes, acctype];
79
                      if BigEndian() then
80
                          X[t] = data<datasize-1:elsize>;
X[t2] = data<elsize-1:0>;
81
82
83
                                = data<elsize-1:0>;
                           X[t2] = data<datasize-1:elsize>;
84
                  else // elsize == 64
85
                      // 64-bit load exclusive pair (not atomic),
86
```

# Chapter 4. Instruction definitions

### 4.2. Modified base instructions

```
// but must be 128-bit aligned

if address != Align(address, dbytes) then
    iswrite = FALSE;

secondstage = FALSE;

AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));

X[t] = Mem[address + 0, 8, acctype];

X[t2] = Mem[address + 8, 8, acctype];


else

data = Mem[address, dbytes, acctype];

X[t] = ZeroExtend(data, regsize);
```

### 4.2.23 LDAXR

Load-Acquire Exclusive Register derives an address from a base register value, loads a 32-bit word or 64-bit doubleword from memory, and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores*. The instruction also has memory ordering semantics as described in *Load-Acquire*, *Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.



### 32-bit (size == 10)

```
LDAXR <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

LDAXR <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
LDAXR <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

LDAXR <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release

AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
boolean pair = FALSE;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = if pair then elsize * 2 else elsize;</pre>
```

### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.


```
bits(datasize) data:
    constant integer dbytes = datasize DIV 8;
   boolean rt_unknown = FALSE;
    boolean rn_unknown = FALSE;
    if memop == MemOp_LOAD && pair && t == t2 then
        Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
8
        case c of
10
            when Constraint_UNKNOWN
                                       rt_unknown = TRUE;
                                                              // result is UNKNOWN
11
            when Constraint_UNDEF
                                       UNDEFINED;
12
            when Constraint_NOP
                                       EndOfInstruction();
13
    if memop == MemOp STORE then
14
        if s == t || (pair && s == t2) then
15
            Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
16
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
17
18
                                            rt_unknown = TRUE;
19
                when Constraint_UNKNOWN
                                                                  // store UNKNOWN value
                                            rt_unknown = FALSE:
20
                when Constraint_NONE
                                                                  // store original value
21
                when Constraint UNDEF
                                            UNDEFINED;
                when Constraint_NOP
                                           EndOfInstruction();
```

#### 4.2. Modified base instructions

```
if s == n && n != 31 then
             Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
             assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26
             case c of
                                               rn_unknown = TRUE;
rn_unknown = FALSE;
27
                 when Constraint_UNKNOWN
                                                                        // address is {\tt UNKNOWN}
28
                                                                       // address is original base
                 when Constraint_NONE
29
                 when Constraint_UNDEF
                                               UNDEFINED:
30
                 when Constraint NOP
                                               EndOfInstruction();
    VirtualAddress base;
32
33
    if rn_unknown then
        base = VirtualAddress UNKNOWN;
34
35
    else
36
        base = BaseReg[n];
37
38
    bits(64) address = VAddress(base);
39
40
    case memop of
41
        when MemOp STORE
42
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
             if rt_unknown then
44
                 data = bits(datasize) UNKNOWN;
45
             elsif pair then
                 bits(datasize DIV 2) el1 = X[t];
bits(datasize DIV 2) el2 = X[t2];
46
47
                 data = if BigEndian() then el1 : el2 else el2 : el1;
48
49
             else
50
                 data = X[t];
51
52
53
             bit status = '1';
             // Check whether the Exclusives monitors are set to include the
54
             ^{\prime\prime} physical memory locations corresponding to virtual address
55
                range [address, address+dbytes-1].
             if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57
                 // This atomic write will be rejected if it does not refer
58
                  // to the same physical locations after address translation.
59
                 Mem[address, dbytes, acctype] = data;
60
             status = ExclusiveMonitorsStatus();
X[s] = ZeroExtend(status, 32);
61
62
63
        when MemOp_LOAD
64
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65
             // Tell the Exclusives monitors to record a sequence of one or more atomic
             // memory reads from virtual address range [address, address+dbytes-1].
66
67
             // The Exclusives monitor will only be set if all the reads are from the
             // same dbytes-aligned physical address, to allow for the possibility of
68
              // an atomicity break if the translation is changed between reads.
69
70
             AArch64.SetExclusiveMonitors(address, dbytes);
71
72
73
             if pair then
                 if rt_unknown then
74
75
                      // ConstrainedUNPREDICTABLE case
                            = bits(datasize) UNKNOWN;
                                                                 // In this case t = t2
76
                 elsif elsize == 32 then
77
                      // 32-bit load exclusive pair (atomic)
78
                      data = Mem[address, dbytes, acctype];
79
                      if BigEndian() then
80
                          X[t] = data<datasize-1:elsize>;
                          X[t2] = data<elsize-1:0>;
82
83
                          X[t] = data<elsize-1:0>;
                          X[t2] = data<datasize-1:elsize>;
84
                 else // elsize == 64
85
                      // 64-bit load exclusive pair (not atomic), // but must be 128-bit aligned
86
87
                      if address != Align(address, dbytes) then
   iswrite = FALSE;
88
89
90
                          secondstage = FALSE;
                      AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
X[t] = Mem[address + 0, 8, acctype];
91
92
93
                      X[t2] = Mem[address + 8, 8, acctype];
94
95
                 data = Mem[address, dbytes, acctype];
                 X[t] = ZeroExtend(data, regsize);
96
```

### 4.2.24 LDAXRB

Load-Acquire Exclusive Register Byte derives an address from a base register value, loads a byte from memory, zero-extends it and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
LDAXRB \langle Wt \rangle, [\langle Xn|SP \rangle \{, \#0\}] // (PSTATE.C64 == '0')
    LDAXRB <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
   integer n = UInt(Rn);
   integer t = UInt(Rt);
integer t2 = UInt(Rt2); // ignored by load/store single register
2
                                // ignored by all loads and store-release
   integer s = UInt(Rs);
    AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
   boolean pair = FALSE;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
   integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;</pre>
   integer datasize = if pair then elsize * 2 else elsize;
```

#### **Assembler Symbols**

Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

 $\langle Xn|SP \rangle$ Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.


```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    boolean rt_unknown = FALSE;
    boolean rn_unknown = FALSE;
6
    if memop == MemOp_LOAD && pair && t == t2 then
        Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
8
        case c of
10
            when Constraint_UNKNOWN
                                           rt unknown = TRUE;
                                                                   // result is UNKNOWN
11
             when Constraint_UNDEF
                                          UNDEFINED:
12
             when Constraint_NOP
                                          EndOfInstruction();
13
    if memop == MemOp STORE then
14
15
        if s == t \mid \mid (pair && s == t2) then
16
                        c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17
             assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18
             case c of
19
                 when Constraint_UNKNOWN
                                               rt_unknown = TRUE;
                                                                       // store UNKNOWN value
20
                 when Constraint NONE
                                               rt_unknown = FALSE;
                                                                       // store original value
                 when Constraint_UNDEF
                                               UNDEFINED:
22
                 when Constraint_NOP
                                               EndOfInstruction();
23
24
25
        if s == n && n != 31 then
            Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26
             case c of
27
                 when Constraint_UNKNOWN
                                               rn_unknown = TRUE;
                                                                       // address is UNKNOWN
28
                 when Constraint_NONE
                                               rn_unknown = FALSE;
                                                                       // address is original base
29
                 when Constraint UNDEF
                                               UNDEFINED;
30
                 when Constraint_NOP
                                               EndOfInstruction();
31
    VirtualAddress base:
```

#### 4.2. Modified base instructions

```
if rn unknown then
34
        base = VirtualAddress UNKNOWN;
35
36
         base = BaseReg[n];
37
38
    bits(64) address = VAddress(base);
39
40
    case memop of
41
         when MemOp_STORE
42
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
             if rt_unknown then
             data = bits(datasize) UNKNOWN;
elsif pair then
44
45
46
                 bits(datasize DIV 2) el1 = X[t];
bits(datasize DIV 2) el2 = X[t2];
48
                  data = if BigEndian() then el1 : el2 else el2 : el1;
49
             else
50
                 data = X[t];
51
52
             bit status = '1';
53
             // Check whether the Exclusives monitors are set to include the
             // physical memory locations corresponding to virtual address
55
                 range [address, address+dbytes-1].
56
57
             \textbf{if} \ \texttt{AArch64.ExclusiveMonitorsPass(address, dbytes)} \ \textbf{then}
                  \ensuremath{//} This atomic write will be rejected if it does not refer
                  // to the same physical locations after address translation.
58
                  Mem[address, dbytes, acctype] = data;
60
                  status = ExclusiveMonitorsStatus();
             X[s] = ZeroExtend(status, 32);
62
63
        when MemOp LOAD
64
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65
             // Tell the Exclusives monitors to record a sequence of one or more atomic
             // memory reads from virtual address range [address, address+dbytes-1].
66
67
             // The Exclusives monitor will only be set if all the reads are from the
68
             // same dbytes-aligned physical address, to allow for the possibility of
69
              // an atomicity break if the translation is changed between reads.
70
             AArch64.SetExclusiveMonitors(address, dbytes);
71
72
             if pair then
73
74
75
76
                 if rt_unknown then
                      // ConstrainedUNPREDICTABLE case
X[t] = bits(datasize) UNKNOWN;
                                                                  // In this case t = t2
                  elsif elsize == 32 then
77
                      // 32-bit load exclusive pair (atomic)
78
                      data = Mem[address, dbytes, acctype];
79
                      if BigEndian() then
                          X[t] = data<datasize-1:elsize>;
X[t2] = data<elsize-1:0>;
80
81
82
                      else
                          X[t] = data<elsize-1:0>;
X[t2] = data<datasize-1:elsize>;
83
84
                  else // elsize == 64
86
                      // 64-bit load exclusive pair (not atomic),
87
                       // but must be 128-bit aligned
                      if address != Align(address, dbytes) then
  iswrite = FALSE;
88
89
                           secondstage = FALSE;
90
91
                          AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92
                      X[t] = Mem[address + 0, 8, acctype];
                      X[t2] = Mem[address + 8, 8, acctype];
93
94
             else
95
                  data = Mem[address, dbytes, acctype];
96
                 X[t] = ZeroExtend(data, regsize);
```

### 4.2.25 LDAXRH

Load-Acquire Exclusive Register Halfword derives an address from a base register value, loads a halfword from memory, zero-extends it and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores*. The instruction also has memory ordering semantics as described in *Load-Acquire*, *Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.



```
LDAXRH <Wt>, [<Xn|SP>{, #0}] // (PSTATE.C64 == '0')

LDAXRH <Wt>, [<Cn|CSP>{, #0}] // (PSTATE.C64 == '1')

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release

5 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;

6 AccType acctype = if o0 == '1' then MemOp_LOAD else MemOp_STORE;

7 boolean pair = FALSE;

8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;

9 integer elsize = 8 << UInt(size);

1 integer datasize = if elsize == 64 then 64 else 32;

1 integer datasize = if pair then elsize * 2 else elsize;
```

#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
   boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;
    if memop == MemOp_LOAD && pair && t == t2 then
        Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
        case c of
9
10
            when Constraint UNKNOWN
                                        rt. unknown = TRUE:
                                                                // result is UNKNOWN
11
            when Constraint_UNDEF
                                        UNDEFINED;
12
            when Constraint_NOP
                                        EndOfInstruction();
14
    if memop == MemOp_STORE then
        if s == t || (pair && s == t2) then
15
16
            Constraint c = ConstrainUnpredictable(Unpredictable DATAOVERLAP);
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
17
            case c of
18
19
                when Constraint_UNKNOWN
                                             rt_unknown = TRUE;
                                                                    // store UNKNOWN value
20
                when Constraint_NONE
                                             rt_unknown = FALSE;
                                                                   // store original value
21
22
                when Constraint_UNDEF
                                             UNDEFINED;
                when Constraint NOP
                                             EndOfInstruction():
23
        if s == n && n != 31 then
            Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
24
25
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26
                                             rn_unknown = TRUE;
27
                when Constraint_UNKNOWN
                                                                    // address is UNKNOWN
28
                when Constraint_NONE
                                             rn_unknown = FALSE;
                                                                    // address is original base
29
                when Constraint_UNDEF
                                             UNDEFINED:
                when Constraint_NOP
                                             EndOfInstruction();
```

#### 4.2. Modified base instructions

```
VirtualAddress base;
              if rn_unknown then
                          base = VirtualAddress UNKNOWN;
35
36
                           base = BaseReg[n];
37
38
            bits(64) address = VAddress(base);
39
40
             case memop of
41
                          when MemOp_STORE
42
                                        VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
                                        \textbf{if} \ \text{rt\_unknown} \ \textbf{then}
44
                                                     data = bits(datasize) UNKNOWN;
45
                                         elsif pair then
                                                    bits(datasize DIV 2) ell = X[t];
46
47
                                                      bits(datasize DIV 2) el2 = X[t2];
48
                                                      data = if BigEndian() then ell : el2 else el2 : el1;
49
                                        else
50
                                                       data = X[t];
51
                                        bit status = '1';
53
                                         // Check whether the Exclusives monitors are set to include the
54
55
                                         // physical memory locations corresponding to virtual address
                                                   range [address, address+dbytes-1].
56
                                        if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57
                                                      // This atomic write will be rejected if it does not refer // to the same physical locations after address translation.
58
59
                                                       Mem[address, dbytes, acctype] = data;
60
                                                       status = ExclusiveMonitorsStatus();
61
                                         X[s] = ZeroExtend(status, 32);
62
63
                           when MemOp LOAD
64
                                        VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65
                                         // Tell the Exclusives monitors to record a sequence of one or more atomic
66
                                          // memory reads from virtual address range [address, address+dbytes-1].
67
                                         // The Exclusives monitor will only be set if all the reads are from the
68
                                         \ensuremath{//} same dbytes-aligned physical address, to allow for the possibility of
                                        // an atomicity break if the translation is changed between reads.
AArch64.SetExclusiveMonitors(address, dbytes);
69
70
71
72
                                        if pair then
73
74
75
                                                       if rt_unknown then
                                                                   // ConstrainedUNPREDICTABLE case
X[t] = bits(datasize) UNKNOWN;
                                                                                                                                                                                                        // In this case t = t2
76
                                                       elsif elsize == 32 then
77
                                                                     // 32-bit load exclusive pair (atomic)
78
                                                                     data = Mem[address, dbytes, acctype];
79
                                                                    if BigEndian() then
80
                                                                                X[t] = data<datasize-1:elsize>;
                                                                                X[t2] = data<elsize-1:0>;
81
82
                                                                                 X[t]
83
                                                                                 X[t] = data<elsize-1:0>;
X[t2] = data<datasize-1:elsize>;
85
                                                       else // elsize == 64
86
                                                                    // 64-bit load exclusive pair (not atomic), % \left( 1\right) =\left( 1\right) \left( 1\right) \left(
87
                                                                      // but must be 128-bit aligned
                                                                    if address != Align(address, dbytes) then
  iswrite = FALSE;
88
89
90
                                                                                  secondstage = FALSE;
91
                                                                                 AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
                                                                    X[t] = Mem[address + 0, 8, acctype];
X[t2] = Mem[address + 8, 8, acctype];
92
93
94
                                        else
                                                       data = Mem[address, dbytes, acctype];
95
                                                     X[t] = ZeroExtend(data, regsize);
```

# 4.2.26 LDCLR, LDCLRA, LDCLRAL, LDCLRL

Atomic bit clear on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.

- If the destination register is not one of WZR or XZR, LDCLRA and LDCLRAL load from memory with acquire semantics.
- $\bullet$  LDCLRL and LDCLRAL store to memory with release semantics.
- LDCLR has no memory ordering requirements.

For more information about memory ordering semantics, see *Load-Acquire*, *Store-Release*.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STCLR, STCLRL.

#### Integer

(FEAT\_LSE)

```
    1
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    1
    X
    1
    1
    1
    0
    0
    0
    0
    0
    1
    0
    0
    Rn
    Rt
```

```
32-bit LDCLR (size == 10 && A == 0 && R == 0)
```

```
LDCLR <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCLR <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 32-bit LDCLRA (size == 10 && A == 1 && R == 0)

```
LDCLRA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCLRA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 32-bit LDCLRAL (size == 10 && A == 1 && R == 1)

```
LDCLRAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCLRAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 32-bit LDCLRL (size == 10 && A == 0 && R == 1)

```
LDCLRL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCLRL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 64-bit LDCLR (size == 11 && A == 0 && R == 0)

```
LDCLR <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCLR <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# 64-bit LDCLRA (size == 11 && A == 1 && R == 0)

```
LDCLRA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCLRA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDCLRAL (size == 11 && A == 1 && R == 1)

```
LDCLRAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCLRAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
64-bit LDCLRL (size == 11 && A == 0 && R == 1)
```

```
LDCLRL \langle Xs \rangle, \langle Xt \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
     LDCLRL \langle Xs \rangle, \langle Xt \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
     if !HaveAtomicExt() then UNDEFINED;
     integer t = UInt(Rt);
      integer n = UInt(Rn);
     integer s = UInt(Rs);
     integer datasize = 8 << UInt(size);</pre>
     integer datasize = 6 < 0int(size);
integer regsize = if datasize == 64 then 64 else 32;
AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;</pre>
     MemAtomicOp op;
12
     case opc of
           when '000' op = MemAtomicOp_ADD;
13
           when '001' op = MemAtomicOp_BIC;
when '010' op = MemAtomicOp_EOR;
14
15
16
            when '011' op = MemAtomicOp_ORR;
           when '100' op = MemAtomicOp_SMAX;
18
            when '101' op = MemAtomicOp_SMIN;
            when '110' op = MemAtomicOp_UMAX;
19
           when '111' op = MemAtomicOp_UMIN;
20
```

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Alias Conditions**

Alias	Is preferred when
STCLR, STCLRL	A == '0' && Rt == '11111'

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

# 4.2.27 LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB

Atomic bit clear on byte in memory atomically loads an 8-bit byte from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDCLRAB and LDCLRAB load from memory with acquire semantics.
- LDCLRLB and LDCLRALB store to memory with release semantics.
- LDCLRB has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STCLRB, STCLRLB.

### Integer

(FEAT\_LSE)

```
LDCLRAB (A == 1 && R == 0)
```

```
LDCLRAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCLRAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDCLRALB (A == 1 && R == 1)

```
LDCLRALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCLRALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# LDCLRB (A == 0 && R == 0)

```
LDCLRB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCLRB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### LDCLRLB (A == 0 && R == 1)

```
LDCLRLB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCLRLB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
if !HaveAtomicExt() then UNDEFINED;
    integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
3
    integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;

AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
    AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
    MemAtomicOp op;
case opc of
12
13
         when '000' op = MemAtomicOp_ADD;
14
         when '001' op = MemAtomicOp_BIC;
15
         when '010' op = MemAtomicOp_EOR;
         when '011' op = MemAtomicOp_ORR;
16
         when '100' op = MemAtomicOp_SMAX;
17
         when '101' op = MemAtomicOp_SMIN;
18
         when '110' op = MemAtomicOp_UMAX;
19
         when '111' op = MemAtomicOp_UMIN;
20
```

Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.

Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.

<Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Alias Conditions**

Alias	Is preferred when
STCLRB, STCLRLB	A == '0' && Rt == '11111'

```
bits(64) address;
   bits(datasize) value;
   bits(datasize) data;
   value = X[s];
   VirtualAddress base = BaseReg[n];
   data = MemAtomic(base, op, value, ldacctype, stacctype);
10
   if t != 31 then
      X[t] = ZeroExtend(data, regsize);
```

# 4.2.28 LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH

Atomic bit clear on halfword in memory atomically loads a 16-bit halfword from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDCLRAH and LDCLRAH load from memory with acquire semantics.
- LDCLRLH and LDCLRALH store to memory with release semantics.
- LDCLRH has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STCLRH, STCLRLH.

### Integer

(FEAT\_LSE)

```
    31
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    0
    1
    1
    1
    1
    1
    0
    0
    0
    0
    0
    0
    0
    Rn
    Rt
```

```
LDCLRAH (A == 1 && R == 0)
```

```
LDCLRAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCLRAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### LDCLRALH (A == 1 && R == 1)

```
LDCLRALH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCLRALH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# LDCLRH (A == 0 && R == 0)

```
LDCLRH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCLRH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### LDCLRLH (A == 0 && R == 1)

```
LDCLRLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCLRLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
if !HaveAtomicExt() then UNDEFINED;
     integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
 3
     integer datasize = 8 << UInt(size);</pre>
     integer regsize = if datasize == 64 then 64 else 32;

AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;

AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
     MemAtomicOp op;
case opc of
12
           when '000' op = MemAtomicOp_ADD;
13
14
           when '001' op = MemAtomicOp_BIC;
15
           when '010' op = MemAtomicOp_EOR;
           when '011' op = MemAtomicOp_ORR;
16
           when '100' op = MemAtomicOp_SMAX;
17
           when '101' op = MemAtomicOp_SMIN;
18
           when '110' op = MemAtomicOp_UMAX;
19
           when '111' op = MemAtomicOp_UMIN;
20
```

<Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.

<Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.

< Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Alias Conditions**

Alias	Is preferred when
STCLRH, STCLRLH	A == '0' && Rt == '11111'

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

# 4.2.29 LDEOR, LDEORA, LDEORAL, LDEORL

Atomic exclusive OR on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, performs an exclusive OR with the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.

- If the destination register is not one of WZR or XZR, LDEORA and LDEORAL load from memory with acquire semantics.
- $\bullet$   $\,$  LDEORL and  $\,$  LDEORAL store to memory with release semantics.
- LDEOR has no memory ordering requirements.

For more information about memory ordering semantics, see *Load-Acquire*, *Store-Release*.

For information about memory accesses, see *Load/Store addressing modes*.

This instruction is used by the alias STEOR, STEORL.

#### Integer

(FEAT\_LSE)

```
32-bit LDEOR (size == 10 && A == 0 && R == 0)
```

```
LDEOR <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDEOR <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 32-bit LDEORA (size == 10 && A == 1 && R == 0)

```
LDEORA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDEORA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 32-bit LDEORAL (size == 10 && A == 1 && R == 1)

```
LDEORAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDEORAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 32-bit LDEORL (size == 10 && A == 0 && R == 1)

```
LDEORL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDEORL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# 64-bit LDEOR (size == 11 && A == 0 && R == 0)

```
LDEOR <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDEOR <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDEORA (size == 11 && A == 1 && R == 0)

```
LDEORA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDEORA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDEORAL (size == 11 && A == 1 && R == 1)

```
LDEORAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDEORAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
64-bit LDEORL (size == 11 && A == 0 && R == 1)
```

```
LDEORL \langle Xs \rangle, \langle Xt \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
     LDEORL \langle Xs \rangle, \langle Xt \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
     if !HaveAtomicExt() then UNDEFINED;
     integer t = UInt(Rt);
      integer n = UInt(Rn);
     integer s = UInt(Rs);
     integer datasize = 8 << UInt(size);</pre>
     integer datasize = 6 < 0int(size);
integer regsize = if datasize == 64 then 64 else 32;
AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;</pre>
     MemAtomicOp op;
12
     case opc of
           when '000' op = MemAtomicOp_ADD;
13
           when '001' op = MemAtomicOp_BIC;
when '010' op = MemAtomicOp_EOR;
14
15
16
            when '011' op = MemAtomicOp_ORR;
           when '100' op = MemAtomicOp_SMAX;
18
            when '101' op = MemAtomicOp_SMIN;
            when '110' op = MemAtomicOp_UMAX;
19
           when '111' op = MemAtomicOp_UMIN;
20
```

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- < Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Alias Conditions**

Alias	Is preferred when
STEOR, STEORL	A == '0' && Rt == '11111'

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

# 4.2.30 LDEORB, LDEORAB, LDEORALB, LDEORLB

Atomic exclusive OR on byte in memory atomically loads an 8-bit byte from memory, performs an exclusive OR with the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDEORAB and LDEORALB load from memory with acquire semantics.
- LDEORLB and LDEORALB store to memory with release semantics.
- LDEORB has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STEORB, STEORLB.

### Integer

(FEAT\_LSE)

```
LDEORAB (A == 1 && R == 0)
```

```
LDEORAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDEORAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDEORALB (A == 1 && R == 1)

# LDEORB (A == 0 && R == 0)

```
LDEORB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDEORB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### LDEORLB (A == 0 && R == 1)

```
LDEORLB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDEORLB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
if !HaveAtomicExt() then UNDEFINED;
    integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
3
    integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;

AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
    AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
    MemAtomicOp op;
case opc of
12
13
         when '000' op = MemAtomicOp_ADD;
14
         when '001' op = MemAtomicOp_BIC;
15
         when '010' op = MemAtomicOp_EOR;
         when '011' op = MemAtomicOp_ORR;
16
         when '100' op = MemAtomicOp_SMAX;
17
         when '101' op = MemAtomicOp_SMIN;
18
         when '110' op = MemAtomicOp_UMAX;
19
         when '111' op = MemAtomicOp_UMIN;
20
```

<Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.

<Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Alias Conditions**

Alias	Is preferred when
STEORB, STEORLB	A == '0' && Rt == '11111'

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

# 4.2.31 LDEORH, LDEORAH, LDEORALH, LDEORLH

Atomic exclusive OR on halfword in memory atomically loads a 16-bit halfword from memory, performs an exclusive OR with the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDEORAH and LDEORAH load from memory with acquire semantics.
- LDEORLH and LDEORALH store to memory with release semantics.
- LDEORH has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STEORH, STEORLH.

### Integer

(FEAT\_LSE)

```
    31
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    0
    1
    1
    1
    1
    0
    0
    0
    1
    0
    0
    0
    0
    Rn
    Rt
```

```
LDEORAH (A == 1 && R == 0)
```

```
LDEORAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDEORAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### LDEORALH (A == 1 && R == 1)

# LDEORH (A == 0 && R == 0)

```
LDEORH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDEORH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### LDEORLH (A == 0 && R == 1)

```
LDEORLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDEORLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
if !HaveAtomicExt() then UNDEFINED;
    integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
    integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;

AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
    AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
    MemAtomicOp op;
case opc of
12
13
         when '000' op = MemAtomicOp_ADD;
14
         when '001' op = MemAtomicOp_BIC;
15
         when '010' op = MemAtomicOp_EOR;
         when '011' op = MemAtomicOp_ORR;
16
         when '100' op = MemAtomicOp_SMAX;
17
         when '101' op = MemAtomicOp_SMIN;
18
         when '110' op = MemAtomicOp_UMAX;
19
         when '111' op = MemAtomicOp_UMIN;
20
```

<Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.

<Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Alias Conditions**

Alias	Is preferred when
STEORH, STEORLH	A == '0' && Rt == '11111'

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

### 4.2.32 LDLAR

Load LOAcquire Register loads a 32-bit word or 64-bit doubleword from memory, and writes it to a register. The instruction also has memory ordering semantics as described in *Load LOAcquire*, *Store LORelease*. For information about memory accesses, see *Load/Store addressing modes*.

For this instruction, if the destination is WZR/ZXR, it is impossible for software to observe the presence of the acquire semantic other than its effect on the arrival at endpoints.

# No offset

(FEAT\_LOR)

#### 32-bit (size == 10)

```
LDLAR <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

LDLAR <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
LDLAR <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

LDLAR <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release

AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = elsize;</pre>
```

### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    VirtualAddress base = BaseReg[n];
bits(64) address = VAddress(base);
    case memop of
        when MemOp_STORE
8
9
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10
             data = X[t];
             Mem[address, dbytes, acctype] = data;
11
12
13
14
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15
             data = Mem[address, dbytes, acctype];
             X[t] = ZeroExtend(data, regsize);
16
```

### 4.2.33 LDLARB

Load LOAcquire Register Byte loads a byte from memory, zero-extends it and writes it to a register. The instruction also has memory ordering semantics as described in Load LOAcquire, Store LORelease. For information about memory accesses, see Load/Store addressing modes.

For this instruction, if the destination is WZR/ZXR, it is impossible for software to observe the presence of the acquire semantic other than its effect on the arrival at endpoints.

### No offset (FEAT\_LOR)

```
Rt
         L_{00}
          Rt2
```

```
LDLARB <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
LDLARB \langle Wt \rangle, [\langle Cn|CSP \rangle \{, \#0\}] // (PSTATE.C64 == '1')
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release
AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 << UInt(size);</pre>
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = elsize;
```

### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- $\langle Xn|SP \rangle$ Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
   VirtualAddress base = BaseReg[n];
   bits(64) address = VAddress(base);
    case memop of
        when MemOp_STORE
9
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10
            data = X[t];
11
            Mem[address, dbytes, acctype] = data;
12
13
        when MemOp_LOAD
14
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
            data = Mem[address, dbytes, acctype];
16
            X[t] = ZeroExtend(data, regsize);
```

### 4.2.34 LDLARH

Load LOAcquire Register Halfword loads a halfword from memory, zero-extends it, and writes it to a register. The instruction also has memory ordering semantics as described in *Load LOAcquire*, *Store LORelease*. For information about memory accesses, see *Load/Store addressing modes*.

For this instruction, if the destination is WZR/ZXR, it is impossible for software to observe the presence of the acquire semantic other than its effect on the arrival at endpoints.

# No offset (FEAT\_LOR)

```
LDLARH <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

LDLARH <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')

integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release

AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 < UInt(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = elsize;
```

### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
   VirtualAddress base = BaseReg[n];
   bits(64) address = VAddress(base);
    case memop of
        when MemOp_STORE
9
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10
            data = X[t];
11
            Mem[address, dbytes, acctype] = data;
12
13
        when MemOp_LOAD
14
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
            data = Mem[address, dbytes, acctype];
16
            X[t] = ZeroExtend(data, regsize);
```

### 4.2.35 LDNP

Load Pair of Registers, with non-temporal hint, calculates an address from a base register value and an immediate offset, loads two 32-bit words or two 64-bit doublewords from memory, and writes them to two registers.

For information about memory accesses, see *Load/Store addressing modes*. For information about Non-temporal pair instructions, see *Load/Store Non-temporal pair*.



### 32-bit (opc == 00)

```
LDNP <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

LDNP <Wt1>, <Wt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

### 64-bit (opc == 10)

```
LDNP <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

LDNP <Xt1>, <Xt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
```

2 boolean postindex = FALSE;

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDNP*.

#### Assembler Symbols

- <Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> For the 32-bit variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.

For the 64-bit variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

#### **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);

AccType acctype = AccType_STREAM;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
if opc<0> == '1' then UNDEFINED;
integer scale = 2 + UInt(opc<1>);
integer datasize = 8 << scale;
bits(64) offset = LSL(SignExtend(imm7, 64), scale);</pre>
```


```
bits(datasize) data1;
    bits(datasize) data2;
    constant integer dbytes = datasize DIV 8;
    boolean rt_unknown = FALSE;
    if memop == MemOp_LOAD && t == t2 then
        constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
        case c of
10
            when Constraint_UNKNOWN
                                         rt_unknown = TRUE;
                                                                  // result is UNKNOWN
11
             when Constraint_UNDEF
                                         UNDEFINED;
                                         EndOfInstruction();
12
             when Constraint_NOP
13
14
    VirtualAddress base = BaseReg[n];
15
    bits(64) address = VAddress(base);
16
    if ! postindex then
17
        address = address + offset;
18
19
    case memop of
20
        when MemOp_STORE
             VACheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype); if rt_unknown && t == n then
21
22
23
24
25
                data1 = bits(datasize) UNKNOWN;
             else
            data1 = X[t];
if rt_unknown && t2 == n then
26
                 data2 = bits(datasize) UNKNOWN;
28
            29
30
31
32
33
       when MemOp_LOAD
34
             VACheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
            35
36
37
38
             \textbf{if} \ \text{rt\_unknown} \ \textbf{then}
                data1 = bits(datasize) UNKNOWN;
data2 = bits(datasize) UNKNOWN;
39
             X[t] = data1;
             X[t2] = data2;
41
42
43
    if wback then
44
        base = VAAdd(base,offset);
45
        BaseReg[n] = base;
```

### 4.2.36 LDP

Load Pair of Registers calculates an address from a base register value and an immediate offset, loads two 32-bit words or two 64-bit doublewords from memory, and writes them to two registers. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: Post-index, Pre-index and Signed offset

#### Post-index



### 32-bit (opc == 00)

```
LDP <Wt1>, <Wt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')

LDP <Wt1>, <Wt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

### 64-bit (opc == 10)

```
LDP <Xt1>, <Xt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')

LDP <Xt1>, <Xt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
```

### **Pre-index**



# 32-bit (opc == 00)

```
LDP <Wt1>, <Wt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')

LDP <Wt1>, <Wt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```


### 64-bit (opc == 10)

```
LDP <Xt1>, <Xt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')

LDP <Xt1>, <Xt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

```
boolean wback = TRUE;
boolean postindex = FALSE;
```

# Signed offset



### 32-bit (opc == 00)

```
LDP <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

LDP <Wt1>, <Wt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

### 64-bit (opc == 10)

```
LDP <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

LDP <Xt1>, <Xt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
```

<sup>-</sup>

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Architectural Constraints on UNPREDICTABLE behaviors, and particularly LDP.

### **Assembler Symbols**

- Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt"
- <Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt"
- Is the 64-bit name of the second general-purpose register to be transferred, encoded in the <Xt2>"Rt2" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - For the 32-bit post-index and 32-bit pre-index variant: is the signed immediate byte offset, a <imm> multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4.

For the 32-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.

For the 64-bit post-index and 64-bit pre-index variant: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the "imm7" field as <imm>/8.

For the 64-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

#### **Shared Decode**

```
integer n = UInt(Rn);
 integer t = UInt(Rt);
integer t2 = UInt(Rt2);
AccType acctype = AccType_NORMAL;

MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;

if L:opc<0> == '01' || opc == '11' then UNDEFINED;

boolean signed = (opc<0> != '0');
integer scale = 2 + UInt(opc<1>);
integer datasize = 8 << scale;
bits(64) offset = LSL(SignExtend(imm7, 64), scale);</pre>
```

```
bits(datasize) data1;
    bits(datasize) data2;
    constant integer dbytes = datasize DIV 8;
    boolean rt_unknown = FALSE;
    boolean wb_unknown = FALSE;
    if memop == MemOp\_LOAD && wback && (t == n || t2 == n) && n != 31 then
        Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
11
        case c of
12
            when Constraint_WBSUPPRESS wback = FALSE;
                                                                  // writeback is suppressed
13
             when Constraint_UNKNOWN
                                          wb_unknown = TRUE;
                                                                  // writeback is UNKNOWN
14
             when Constraint UNDEF
                                          UNDEFINED:
15
            when Constraint NOP
                                         EndOfInstruction():
16
    if memop == Memop_STORE && wback && (t == n || t2 == n) && n != 31 then
18
        Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
19
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
        case c of
20
21
            when Constraint NONE
                                          rt unknown = FALSE:
                                                                  // value stored is pre-writeback
22
                                          rt_unknown = TRUE;
            when Constraint UNKNOWN
                                                                  // value stored is UNKNOWN
                                          UNDEFINED;
            when Constraint_UNDEF
```

```
if memop == MemOp_LOAD && t == t2 then
27
        Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
28
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
29
        case c of
30
            when Constraint_UNKNOWN
                                          rt_unknown = TRUE; // result is UNKNOWN
            when Constraint_UNDEF
31
                                          UNDEFINED;
32
            when Constraint_NOP
                                         EndOfInstruction();
33
    VirtualAddress base = BaseReg[n];
bits(64) address = VAddress(base);
if ! postindex then
34
35
36
37
        address = address + offset;
38
39
    case memop of
40
        when MemOp_STORE
            VACheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
41
42
            if rt_unknown && t == n then
                 data1 = bits(datasize) UNKNOWN;
43
44
            else
45
                data1 = X[t];
46
            if rt_unknown && t2 == n then
47
                data2 = bits(datasize) UNKNOWN;
48
            else
            49
51
52
53
54
        when MemOp_LOAD
            VACheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
data1 = Mem[address + 0 , dbytes, acctype];
55
56
            data2 = Mem[address + dbytes, dbytes, acctype];
            if rt_unknown then
                data1 = bits(datasize) UNKNOWN;
data2 = bits(datasize) UNKNOWN;
58
59
60
            if signed then
                 X[t] = SignExtend(data1, 64);
X[t2] = SignExtend(data2, 64);
61
62
63
                 X[t] = data1;
                 X[t2] = data2;
65
66
67
    if wback then
68
        if wb unknown then
69
            base = VirtualAddress UNKNOWN;
70
71
            base = VAAdd(base,offset);
72
73
     BaseReg[n] = base;
```

## 4.2.37 LDPSW

Load Pair of Registers Signed Word calculates an address from a base register value and an immediate offset, loads two 32-bit words from memory, sign-extends them, and writes them to two registers. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: Post-index, Pre-index and Signed offset

#### Post-index



```
LDPSW <Xt1>, <Xt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')

LDPSW <Xt1>, <Xt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')

boolean wback = TRUE;
boolean postindex = TRUE;
```

#### Pre-index



```
LDPSW <Xt1>, <Xt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')

LDPSW <Xt1>, <Xt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')

1 boolean wback = TRUE;
2 boolean postindex = FALSE;
```

## Signed offset



```
LDPSW <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

LDPSW <Xt1>, <Xt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDPSW*.

### **Assembler Symbols**

- <Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

<imm> For the post-index and pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4.

For the signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.

#### **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t 2 = UInt(Rt2);
AccType acctype = AccType_NORMAL;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
if L:opc<0> == '01' || opc == '11' then UNDEFINED;
boolean signed = (opc<0> != '0');
integer scale = 2 + UInt(opc<1>);
integer datasize = 8 << scale;
bits(64) offset = LSL(SignExtend(imm7, 64), scale);</pre>
```

```
bits(datasize) data1;
   bits(datasize) data2:
   constant integer dbytes = datasize DIV 8;
   boolean rt_unknown = FALSE;
   boolean wb_unknown = FALSE;
   if memop == MemOp_LOAD && wback && (t == n || t2 == n) && n != 31 then
       Constraint c = ConstrainUnpredictable(Unpredictable WBOVERLAPLD):
10
       assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12
           when Constraint_WBSUPPRESS wback = FALSE;
                                                         // writeback is suppressed
           13
14
                                    EndOfInstruction();
15
           when Constraint NOP
16
   if memop == Memop_STORE && wback && (t == n || t2 == n) && n != 31 then
18
       Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
19
       assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
20
       case c of
                                    rt_unknown = FALSE; // value stored is pre-writeback
21
          when Constraint NONE
22
           when Constraint_UNKNOWN
                                    rt_unknown = TRUE;
                                                         // value stored is UNKNOWN
           when Constraint_UNDEF
23
                                    UNDEFINED;
24
           when Constraint_NOP
                                     EndOfInstruction();
25
26
   if memop == MemOp_LOAD && t == t2 then
27
       Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
28
       assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
29
       case c of
30
           when Constraint_UNKNOWN rt_unknown = TRUE;
                                                        // result is UNKNOWN
           31
32
33
   VirtualAddress base = BaseReg[n];
   bits(64) address = VAddress(base);
36
   if ! postindex then
37
       address = address + offset;
38
39
   case memop of
40
       when MemOp STORE
41
           VACheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
42
           if rt_unknown && t == n then
43
               data1 = bits(datasize) UNKNOWN;
44
           else
45
              data1 = X[t];
46
           if rt_unknown && t2 == n then
47
               data2 = bits(datasize) UNKNOWN;
           else
49
               data2 = X[t2];
           50
51
52
53
       when MemOp LOAD
           VACheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
55
           data1 = Mem[address + 0
                                     , dbytes, acctype];
           data2 = Mem[address + dbytes, dbytes, acctype];
56
           \textbf{if} \ \texttt{rt\_unknown} \ \textbf{then}
57
58
              data1 = bits(datasize) UNKNOWN:
```

## 4.2.38 LDR (immediate)

Load Register (immediate) loads a word or doubleword from memory and writes it to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*. The Unsigned offset variant scales the immediate offset value by the size of the value accessed before adding it to the base register value.

It has encodings from 3 classes: Post-index, Pre-index and Unsigned offset

#### Post-index

### 32-bit (size == 10)

```
LDR <wt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

LDR <wt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
LDR <Xt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

LDR <Xt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### **Pre-index**



### 32-bit (size == 10)

```
LDR <Wt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

LDR <Wt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
```

### 64-bit (size == 11)

```
LDR <Xt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

LDR <Xt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
```

```
boolean wback = TRUE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

## **Unsigned offset**



### 32-bit (size == 10)

```
LDR <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')

LDR <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

### 64-bit (size == 11)

```
LDR \langle Xt \rangle, [\langle Xn | SP \rangle \{, \# \langle pimm \rangle \}] // (PSTATE.C64 == '0')
```

```
LDR <Xt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
  boolean wback = FALSE:
  boolean postindex = FALSE;
2
   integer scale = UInt(size);
  bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Architectural Constraints on UNPREDICTABLE behaviors, and particularly LDR (immediate).

#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"  $\langle Xn|SP \rangle$
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field. <simm>
  - <pimm> For the 32-bit variant: is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as <pimm>/4.

For the 64-bit variant: is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as <pimm>/8.

### **Shared Decode**

```
integer n = UInt(Rn):
    integer t = UInt(Rt);
    AccType acctype = AccType_NORMAL;
    MemOp memop;
    boolean signed;
    integer regsize;
    if opc<1> == '0' then
         // store or zero-extending load
         memop = if opc<0> = '1' then Memop_LOAD else Memop_STORE; regsize = if size == '11' then 64 else 32;
10
11
12
         signed = FALSE;
13
         if size == '11' then
14
              UNDEFINED;
15
16
         else
17
              // sign-extending load
              memop = MemOp_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
18
19
              regsize = if opc<0> == '1' then 32 else 64;
20
              signed = TRUE;
21
    integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
1
    bits (datasize) data;
    boolean wb unknown = FALSE;
    boolean rt_unknown = FALSE;
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
8
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
        case c of
10
             when Constraint_WBSUPPRESS wback = FALSE;
                                                                  // writeback is suppressed
             when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
12
13
             when Constraint UNDEF
                                           UNDEFINED;
14
             when Constraint NOP
                                           EndOfInstruction();
15
    if memop == MemOp_STORE && wback && n == t && n != 31 then
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
```

```
assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
         case c of
                                           rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
20
             when Constraint_NONE
21
             when Constraint_UNKNOWN
22
             when Constraint_UNDEF
                                            UNDEFINED;
23
             when Constraint_NOP
                                           EndOfInstruction();
24
25
    VirtualAddress base;
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    if ! postindex then
31
        address = address + offset;
32
33
    case memop of
34
         when MemOp_STORE
35
36
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
             if rt_unknown then
  data = bits(datasize) UNKNOWN;
37
38
             else
39
                 data = X[t];
40
             Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp_LOAD
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
43
44
45
             if signed then
46
                 X[t] = SignExtend(data, regsize);
47
48
             else
                  X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp_PREFETCH
             address = VAddress(base);
52
             Prefetch(address, t<4:0>);
53
54
55
    if wback then
        if wb_unknown then
56
             base = VirtualAddress UNKNOWN;
57
58
             base = VAAdd(base,offset);
59
60
    BaseReg[n] = base;
```

## 4.2.39 LDR (literal)

Load Register (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.

```
32-bit (opc == 00)
```

```
LDR <Wt>, <label>
```

### 64-bit (opc == 01)

```
LDR <Xt>, <label>
```

```
integer t = UInt(Rt);
         memop = MemOp_LOAD;
    boolean signed = FALSE;
    integer size;
    bits(64) offset;
    case opc of
   when '00'
8
9
            size = 4;
        when '01'
10
11
            size = 8;
        when '10'
13
            size = 4;
        signed = TRUE;
when '11'
14
15
             memop = MemOp_PREFETCH;
16
    offset = SignExtend(imm19:'00', 64);
```


## **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- < Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.

```
VirtualAddress base = VAFromCapability(PCC);
   bits(64) address = VAddress(base) + offset;
   bits(size * 8) data;
    case memop of
            VACheckAddress(base, address, size, CAP_PERM_LOAD, AccType_NORMAL);
9
            data = Mem[address, size, AccType_NORMAL];
10
            if signed then
                X[t] = SignExtend(data, 64);
11
12
            else
13
                X[t] = data;
14
15
        when MemOp_PREFETCH
            Prefetch(address, t<4:0>);
16
```

## 4.2.40 LDR (register)

Load Register (register) calculates an address from a base register value and an offset register value, loads a word from memory, and writes it to a register. The offset register value can optionally be shifted and extended. For information about memory accesses, see *Load/Store addressing modes*.



### 32-bit (size == 10)

```
LDR <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')

LDR <Wt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

### 64-bit (size == 11)

```
LDR <Xt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')

LDR <Xt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')

boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
if option<1> == '0' then UNDEFINED; // sub-word index

ExtendType extend_type = DecodeRegExtend(option);
integer shift = if S == '1' then scale else 0;
```

### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
  - <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in"option":

option	<extend></extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

<amount> For the 32-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	#0
1	#2

For the 64-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	# O
1	#3

#### **Shared Decode**

```
integer n = UInt(Rn);
     integer t = UInt(Rt);
integer m = UInt(Rm);
     AccType acctype = AccType_NORMAL;
 5
     MemOp memop;
     boolean signed:
     integer regsize;
     if opc<1> == '0' then
          // store or zero-extending load
memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
regsize = if size == '11' then 64 else 32;
10
11
12
13
           signed = FALSE;
15
          if size == '11' then
               memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
16
17
18
           else
19
                // sign-extending load
20
                memop = MemOp_LOAD;
                if size == '10' &$ opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
21
22
23
                signed = TRUE;
24
     integer datasize = 8 << scale;</pre>
```

```
bits(64) offset = ExtendReg(m, extend_type, shift);
3
    bits(64) address;
    bits(datasize) data;
    boolean wb unknown = FALSE;
    boolean rt_unknown = FALSE;
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
10
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
11
         assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12
         case c of
            when Constraint_WBSUPPRESS wback = FALSE;
                                                                    // writeback is suppressed
13
             when Constraint_UNDEF UNDEFINED; // writeback is UNKNOWN when Constraint_UNDEF UNDEFINED;
14
15
16
             when Constraint_NOP
                                            EndOfInstruction();
17
    if memop == MemOp_STORE && wback && n == t && n != 31 then
    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
    assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
18
19
20
21
         case c of
                                           rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
22
             when Constraint_NONE
23
             when Constraint_UNKNOWN
24
             when Constraint_UNDEF
                                            UNDEFINED;
25
             when Constraint NOP
                                            EndOfInstruction();
26
    VirtualAddress base;
28
29
    base = BaseReg[n, memop == MemOp_PREFETCH];
30
    address = VAddress(base);
31
32
    if ! postindex then
33
        address = address + offset;
34
35
    case memop of
36
         when MemOp_STORE
37
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38
             if rt unknown then
                  data = bits(datasize) UNKNOWN;
40
             else
41
                 data = X[t];
42
             Mem[address, datasize DIV 8, acctype] = data;
43
44
         when MemOp LOAD
45
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
46
             data = Mem[address, datasize DIV 8, acctype];
47
             if signed then
48
                 X[t] = SignExtend(data, regsize);
49
             else
50
                  X[t] = ZeroExtend(data, regsize);
51
        when MemOp_PREFETCH
```

```
address = VAddress(base);
Prefetch(address, t<4:0>);

if wback then
if wb_unknown then
base = VirtualAddress UNKNOWN;

else
base = VAAdd(base, offset);

BaseReg[n] = base;
```

# 4.2.41 LDRB (immediate)

Load Register Byte (immediate) loads a byte from memory, zero-extends it, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: Post-index, Pre-index and Unsigned offset

#### Post-index



```
LDRB <Wt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

LDRB <Wt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')

1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index



```
LDRB <Wt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

LDRB <Wt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')

1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

### **Unsigned offset**



```
LDRB <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')

LDRB <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDRH (immediate)*.

### **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address,

encoded in the "Rn" field.

<simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.

Is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and <piemm> encoded in the "imm12" field.


#### **Shared Decode**

```
integer n = UInt(Rn);
     integer t = UInt(Rt);
     AccType acctype = AccType_NORMAL;
MemOp memop;
     boolean signed;
     integer regsize;
     if opc<1> == '0' then
           // store or zero-extending load
          memop = if opc<0> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
11
12
          signed = FALSE;
13
     else
          if size == '11' then
14
15
               UNDEFINED;
16
          else
               // sign-extending load
17
               memop = Memop_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
18
19
20
               signed = TRUE;
21
     integer datasize = 8 << scale;</pre>
23
```

```
bits(64) address;
   bits(datasize) data;
   boolean wb_unknown = FALSE;
   boolean rt_unknown = FALSE;
   if memop == MemOp_LOAD && wback && n == t && n != 31 then
          ConstrainUnpredictable (Unpredictable_WBOVERLAPLD);
       assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
       case c of
           when Constraint_WBSUPPRESS wback = FALSE;
                                                          // writeback is suppressed
11
           12
13
14
           when Constraint_NOP
                                     EndOfInstruction();
16
   if memop == MemOp_STORE && wback && n == t && n != 31 then
17
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18
       assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
       case c of
20
           when Constraint_NONE
                                     rt_unknown = FALSE; // value stored is original value
21
           when Constraint_UNKNOWN
                                     rt_unknown = TRUE;
                                                          // value stored is UNKNOWN
22
           when Constraint_UNDEF
                                     UNDEFINED;
23
           when Constraint_NOP
                                     EndOfInstruction();
24
25
   VirtualAddress base;
26
27
   base = BaseReg[n, memop == MemOp_PREFETCH];
28
   address = VAddress(base);
29
30
   if ! postindex then
31
       address = address + offset;
32
33
   case memop of
34
       when MemOp_STORE
35
36
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
           if rt unknown then
               data = bits(datasize) UNKNOWN;
37
38
           else
39
              data = X[t];
40
           Mem[address, datasize DIV 8, acctype] = data;
41
42
43
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
           data = Mem[address, datasize DIV 8, acctype];
44
           if signed then
```

## 4.2.42 LDRB (register)

Load Register Byte (register) calculates an address from a base register value and an offset register value, loads a byte from memory, zero-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



## Extended register (option != 011)

```
LDRB <Wt>, [<Xn|SP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '0')

LDRB <Wt>, [<Cn|CSP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '1')
```

### Shifted register (option == 011)

```
LDRB <Wt>, [<Xn|SP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '0')

LDRB <Wt>, [<Cn|CSP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '1')

boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
if option<1> == '0' then UNDEFINED; // sub-word index

ExtendType extend_type = DecodeRegExtend(option);
integer shift = if S == '1' then scale else 0;
```

### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
  - <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend specifier, encoded in"option":

option	<extend></extend>
010	UXTW
110	SXTW
111	SXTX

<amount> Is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

### **Shared Decode**

```
integer n = UInt(Rn);
    integer t = UInt(Rt);
integer m = UInt(Rm);
     AccType acctype = AccType_NORMAL;
     MemOp memop;
6
    boolean signed;
    integer regsize;
     if opc<1> == '0' then
10
          // store or zero-extending load
          memop = if opc<(> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
11
12
          signed = FALSE;
13
14
          if size == '11' then
```

#### 4.2. Modified base instructions

```
memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
19
               // sign-extending load
               memop = MemOp_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
20
21
               regsize = if opc<0> == '1' then 32 else 64;
22
               signed = TRUE;
24
    integer datasize = 8 << scale;</pre>
```


```
bits(64) offset = ExtendReg(m, extend_type, shift);
   bits(64) address;
   bits(datasize) data;
   boolean wb_unknown = FALSE;
boolean rt_unknown = FALSE;
6
   if memop == MemOp_LOAD && wback && n == t && n != 31 then
10
           ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
11
       assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12
       case c of
           13
14
           when Constraint_UNDEF
15
                                    UNDEFINED;
           when Constraint_NOP
16
                                   EndOfInstruction();
17
18
   if memop == MemOp_STORE && wback && n == t && n != 31 then
       c = ConstrainUnpredictable (Unpredictable_WBOVERLAPST);
19
20
       assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
21
       case c of
           22
23
24
           when Constraint_UNDEF
                                    UNDEFINED;
25
           when Constraint_NOP
                                    EndOfInstruction();
26
27
   VirtualAddress base;
29
   base = BaseReg[n, memop == MemOp_PREFETCH];
30
   address = VAddress(base);
31
32
   if ! postindex then
33
       address = address + offset;
34
35
36
       when MemOp_STORE
37
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38
           if rt_unknown then
39
              data = bits(datasize) UNKNOWN;
40
41
               data = X[t];
42
           Mem[address, datasize DIV 8, acctype] = data;
43
44
       when MemOp LOAD
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
45
46
           data = Mem[address, datasize DIV 8, acctype];
47
           if signed then
48
               X[t] = SignExtend(data, regsize);
49
50
              X[t] = ZeroExtend(data, regsize);
51
52
       when MemOp PREFETCH
           address = VAddress(base);
54
           Prefetch(address, t<4:0>);
55
56
   if wback then
57
       if wb unknown then
58
           base = VirtualAddress UNKNOWN;
60
           base = VAAdd(base,offset);
61
62
     BaseReg[n] = base;
```

## 4.2.43 LDRH (immediate)

Load Register Halfword (immediate) loads a halfword from memory, zero-extends it, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: Post-index, Pre-index and Unsigned offset

#### Post-index



```
LDRH <Wt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

LDRH <Wt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')

1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index



```
LDRH <Wt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

LDRH <Wt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')

1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

### **Unsigned offset**



```
LDRH <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')

LDRH <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDRH (immediate)*.

### **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address,

encoded in the "Rn" field.

<simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.

Is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting <piemm> to 0 and encoded in the "imm12" field as <pimm>/2.


#### **Shared Decode**

```
integer n = UInt(Rn);
     integer t = UInt(Rt);
     AccType acctype = AccType_NORMAL;
MemOp memop;
     boolean signed;
     integer regsize;
     if opc<1> == '0' then
           // store or zero-extending load
          memop = if opc<0> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
11
12
          signed = FALSE;
13
     else
          if size == '11' then
14
15
               UNDEFINED;
16
          else
               // sign-extending load
17
               memop = Memop_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
18
19
20
               signed = TRUE;
21
     integer datasize = 8 << scale;</pre>
23
```

```
bits(64) address;
   bits(datasize) data;
   boolean wb_unknown = FALSE;
   boolean rt_unknown = FALSE;
   if memop == MemOp_LOAD && wback && n == t && n != 31 then
          ConstrainUnpredictable (Unpredictable_WBOVERLAPLD);
       assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
       case c of
           when Constraint_WBSUPPRESS wback = FALSE;
                                                          // writeback is suppressed
11
           12
13
14
           when Constraint_NOP
                                     EndOfInstruction();
16
   if memop == MemOp_STORE && wback && n == t && n != 31 then
17
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18
       assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
       case c of
20
           when Constraint_NONE
                                      rt_unknown = FALSE; // value stored is original value
21
           when Constraint_UNKNOWN
                                      rt_unknown = TRUE;
                                                          // value stored is UNKNOWN
22
           when Constraint_UNDEF
                                      UNDEFINED;
23
           when Constraint_NOP
                                     EndOfInstruction();
24
25
   VirtualAddress base;
26
27
   base = BaseReg[n, memop == MemOp_PREFETCH];
28
   address = VAddress(base);
29
30
   if ! postindex then
31
       address = address + offset;
32
33
   case memop of
34
       when MemOp_STORE
35
36
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
           if rt unknown then
               data = bits(datasize) UNKNOWN;
37
38
           else
39
              data = X[t];
40
           Mem[address, datasize DIV 8, acctype] = data;
41
42
       when MemOp LOAD
43
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
           data = Mem[address, datasize DIV 8, acctype];
44
           if signed then
```

## 4.2.44 LDRH (register)

Load Register Halfword (register) calculates an address from a base register value and an offset register value, loads a halfword from memory, zero-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



```
LDRH <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')

LDRH <Wt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 if option<1> == '0' then UNDEFINED; // sub-word index
5 ExtendType extend_type = DecodeRegExtend(option);
6 integer shift = if S == '1' then scale else 0;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*.

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
  - <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in"option":

option	<extend></extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

<amount> Is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

$\mathbf{S}$	<amount></amount>
0	#0
_1	#1

## **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);
AccType acctype = AccType_NORMAL;
MemOp memop;
boolean signed;
integer regsize;

integer regsize;

if opc<1> == '0' then
```

#### 4.2. Modified base instructions

```
// store or zero-extending load
          regsize = if size == '11' then MemOp_LOAD else MemOp_STORE;
11
13
          signed = FALSE;
14
          if size == '11' then
15
               memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
16
17
18
19
               // sign-extending load
               memop = Memop_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
20
2.1
22
23
               signed = TRUE;
25
     integer datasize = 8 << scale;</pre>
```

```
bits(64) offset = ExtendReg(m, extend_type, shift);
1
   bits(64) address;
   bits(datasize) data;
   boolean wb_unknown = FALSE;
boolean rt_unknown = FALSE;
6
   if memop == MemOp_LOAD && wback && n == t && n != 31 then
10
       c = ConstrainUnpredictable (Unpredictable_WBOVERLAPLD);
11
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12
        case c of
           when Constraint WBSUPPRESS wback = FALSE:
13
                                                           // writeback is suppressed
           when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is Supplies.
14
           when Constraint_UNDEF
15
                                      UNDEFINED;
           when Constraint_NOP
                                     EndOfInstruction();
17
18
   if memop == MemOp_STORE && wback && n == t && n != 31 then
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
19
       assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
20
21
       case c of
           22
23
24
           when Constraint UNDEF
                                      UNDEFINED;
25
           when Constraint NOP
                                      EndOfInstruction();
26
27
   VirtualAddress base;
28
29
   base = BaseReg[n, memop == MemOp_PREFETCH];
30
   address = VAddress(base);
31
32
   if ! postindex then
33
       address = address + offset;
34
35
36
       when MemOp_STORE
37
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38
           if rt_unknown then
39
               data = bits(datasize) UNKNOWN;
40
           else
41
               data = X[t];
42
           Mem[address, datasize DIV 8, acctype] = data;
43
44
       when MemOp LOAD
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
45
46
           data = Mem[address, datasize DIV 8, acctype];
47
            if signed then
48
               X[t] = SignExtend(data, regsize);
49
50
               X[t] = ZeroExtend(data, regsize);
51
52
        when MemOp PREFETCH
           address = VAddress(base);
54
           Prefetch(address, t<4:0>);
55
56
   if wback then
57
       if wb unknown then
58
           base = VirtualAddress UNKNOWN;
59
           base = VAAdd(base,offset);
60
61
62
     BaseReg[n] = base;
```

## 4.2.45 LDRSB (immediate)

Load Register Signed Byte (immediate) loads a byte from memory, sign-extends it to either 32 bits or 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: Post-index, Pre-index and Unsigned offset

#### Post-index



### 32-bit (opc == 11)

```
LDRSB <Wt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

LDRSB <Wt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```


### 64-bit (opc == 10)

```
LDRSB <Xt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

LDRSB <Xt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

```
boolean wback = TRUE;
boolean postindex = TRUE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index



### 32-bit (opc == 11)

```
LDRSB <Wt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

LDRSB <Wt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 10)

```
LDRSB <Xt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

LDRSB <Xt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

### **Unsigned offset**

### 32-bit (opc == 11)

```
LDRSB <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')

LDRSB <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

### 64-bit (opc == 10)

```
LDRSB <Xt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')

LDRSB <Xt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDRSB* (*immediate*).

### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
  - Is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

### **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
     AccType acctype = AccType_NORMAL;
     MemOp memop;
     boolean signed;
     integer regsize;
8
     if opc<1> == '0' then
          // store or zero-extending load
memop = if opc<0> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
10
11
12
          signed = FALSE;
13
14
          if size == '11' then
15
               UNDEFINED;
16
          else
17
                // sign-extending load
               memop = Memop_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
18
19
20
               regsize = if opc<0> == '1' then 32 else 64;
21
22
                signed = TRUE;
     integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
   bits(datasize) data;
   boolean wb unknown = FALSE;
   boolean rt unknown = FALSE;
   if memop == MemOp_LOAD && wback && n == t && n != 31 then
8
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
Q
       assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
       case c of
           when Constraint_WBSUPPRESS wback = FALSE;
                                                         // writeback is suppressed
11
12
           when Constraint_UNKNOWN wb_unknown = TRUE;
                                                        // writeback is UNKNOWN
13
           when Constraint_UNDEF
                                     UNDEFINED;
14
                                     EndOfInstruction();
           when Constraint_NOP
15
   16
17
18
       assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
       case c of
20
           when Constraint_NONE
                                     rt_unknown = FALSE; // value stored is original value
                                     rt_unknown = TRUE;
21
           when Constraint_UNKNOWN
                                                        // value stored is UNKNOWN
22
           when Constraint UNDEF
                                     UNDEFINED;
           when Constraint NOP
                                     EndOfInstruction();
```

```
25
    VirtualAddress base;
27
28
29
    base = BaseReg[n, memop == MemOp_PREFETCH];
    address = VAddress(base);
30
    if ! postindex then
  address = address + offset;
31
32
33
    case memop of
34
35
36
        when MemOp_STORE
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
             if rt_unknown then
37
                 data = bits(datasize) UNKNOWN;
38
             else
39
                 data = X[t];
40
             Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp LOAD
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
43
44
45
             if signed then
46
                 X[t] = SignExtend(data, regsize);
             else
47
48
                 X[t] = ZeroExtend(data, regsize);
49
        when MemOp_PREFETCH
50
51
             address = VAddress(base);
52
             Prefetch(address, t<4:0>);
53
54
55
    if wback then
        if wb_unknown then
            base = VirtualAddress UNKNOWN;
56
58
             base = VAAdd(base,offset);
59
60
      BaseReg[n] = base;
```

## 4.2.46 LDRSB (register)

Load Register Signed Byte (register) calculates an address from a base register value and an offset register value, loads a byte from memory, sign-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



### 32-bit with extended register offset (opc == 11 && option != 011)

```
LDRSB <Wt>, [<Xn|SP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '0')

LDRSB <Wt>, [<Cn|CSP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '1')
```

### 32-bit with shifted register offset (opc == 11 && option == 011)

```
LDRSB <Wt>, [<Xn|SP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '0')

LDRSB <Wt>, [<Cn|CSP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '1')
```

### 64-bit with extended register offset (opc == 10 && option != 011)

```
LDRSB <Xt>, [<Xn|SP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '0')

LDRSB <Xt>, [<Cn|CSP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '1')
```

### 64-bit with shifted register offset (opc == 10 && option == 011)

```
LDRSB <Xt>, [<Xn|SP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '0')

LDRSB <Xt>, [<Cn|CSP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '1')

boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
if option<1> == '0' then UNDEFINED; // sub-word index

ExtendType extend_type = DecodeRegExtend(option);
integer shift = if S == '1' then scale else 0;
```

#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- < Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
  - <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
  - <extend> Is the index extend specifier, encoded in "option":

option	<extend></extend>
010	UXTW
110	SXTW
111	SXTX

<amount> Is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

#### **Shared Decode**

```
integer n = UInt(Rn);
    integer m = UInt(Rt);
integer m = UInt(Rm);
4
     AccType acctype = AccType_NORMAL;
     MemOp memop;
6
    boolean signed;
    integer regsize;
    if opc<1> == '0' then
          // store or zero-extending load
         memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
regsize = if size == '11' then 64 else 32;
signed = FALSE;
11
12
13
14
     else
15
         if size == '11' then
             memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
16
17
18
          else
               // sign-extending load
memop = MemOp_LOAD;
19
20
               if size == '10' && opc<0> == '1' then UNDEFINED;
22
               regsize = if opc<0> == '1' then 32 else 64;
23
               signed = TRUE;
24
    integer datasize = 8 << scale;</pre>
25
```

```
bits(64) offset = ExtendReg(m, extend_type, shift);
3
   bits(64) address;
   bits (datasize) data;
   boolean wb_unknown = FALSE;
    boolean rt_unknown = FALSE;
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
10
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11
12
        case c of
           when Constraint_WBSUPPRESS wback = FALSE;
13
                                                              // writeback is suppressed
            when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
when Constraint_UNDEF UNDEFINED;
14
15
16
            when Constraint_NOP
                                        EndOfInstruction();
17
   18
20
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
21
        case c of
                                        rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
22
            when Constraint_NONE
            when Constraint_UNKNOWN
when Constraint_UNDEF
23
24
                                         UNDEFINED;
            when Constraint_NOP
                                        EndOfInstruction();
26
27
   VirtualAddress base;
28
29
   base = BaseReg[n, memop == MemOp_PREFETCH];
30
   address = VAddress(base);
31
32
    if ! postindex then
33
        address = address + offset;
34
35
   case memop of
36
        when MemOp STORE
37
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38
            if rt_unknown then
39
                data = bits(datasize) UNKNOWN;
40
            else
41
                data = X[t];
            Mem[address, datasize DIV 8, acctype] = data;
42
43
        when MemOp_LOAD
45
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
46
            data = Mem[address, datasize DIV 8, acctype];
47
            if signed then
48
                X[t] = SignExtend(data, regsize);
49
            else
50
                X[t] = ZeroExtend(data, regsize);
51
52
        when MemOp_PREFETCH
            address = VAddress(base);
```


```
54     Prefetch(address, t<4:0>);
55
56     if wback then
57         if wb_unknown then
58         base = VirtualAddress UNKNOWN;
59     else
60         base = VAAdd(base, offset);
61
62     BaseReg[n] = base;
```

## 4.2.47 LDRSH (immediate)

Load Register Signed Halfword (immediate) loads a halfword from memory, sign-extends it to 32 bits or 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: Post-index, Pre-index and Unsigned offset

#### Post-index



### 32-bit (opc == 11)

```
LDRSH <Wt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

LDRSH <Wt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```


### 64-bit (opc == 10)

```
LDRSH <Xt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

LDRSH <Xt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

```
boolean wback = TRUE;
boolean postindex = TRUE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

#### **Pre-index**



## 32-bit (opc == 11)

```
LDRSH <Wt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

LDRSH <Wt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 10)

```
LDRSH <Xt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

LDRSH <Xt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
```

```
boolean wback = TRUE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

### **Unsigned offset**

### 32-bit (opc == 11)

```
LDRSH <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')

LDRSH <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

### 64-bit (opc == 10)

```
LDRSH <Xt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')

LDRSH <Xt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDRSH* (*immediate*).

#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- < Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
  - Is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as <pi>pimm>/2.

### **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
     AccType acctype = AccType_NORMAL;
     MemOp memop;
     boolean signed;
     integer regsize;
     if opc<1> == '0' then
          // store or zero-extending load
memop = if opc<0> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
10
11
12
          signed = FALSE;
13
14
          if size == '11' then
15
               UNDEFINED;
16
          else
17
                // sign-extending load
               memop = Memop_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
18
19
20
               regsize = if opc<0> == '1' then 32 else 64;
21
22
                signed = TRUE;
     integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
   bits(datasize) data;
   boolean wb unknown = FALSE;
   boolean rt unknown = FALSE;
   if memop == MemOp_LOAD && wback && n == t && n != 31 then
8
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
       assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
       case c of
           when Constraint_WBSUPPRESS wback = FALSE;
                                                         // writeback is suppressed
11
12
           when Constraint_UNKNOWN wb_unknown = TRUE;
                                                        // writeback is UNKNOWN
13
           when Constraint_UNDEF
                                    UNDEFINED;
14
                                     EndOfInstruction();
           when Constraint_NOP
15
   16
17
18
       assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
       case c of
20
           when Constraint_NONE
                                     rt_unknown = FALSE; // value stored is original value
                                     rt_unknown = TRUE;
21
           when Constraint_UNKNOWN
                                                        // value stored is UNKNOWN
22
           when Constraint UNDEF
                                     UNDEFINED;
           when Constraint NOP
                                     EndOfInstruction();
```

```
25
    VirtualAddress base;
27
28
29
    base = BaseReg[n, memop == MemOp_PREFETCH];
    address = VAddress(base);
30
    if ! postindex then
  address = address + offset;
31
32
33
    case memop of
34
35
36
        when MemOp_STORE
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
             if rt_unknown then
37
                 data = bits(datasize) UNKNOWN;
38
             else
39
                 data = X[t];
40
             Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp LOAD
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
43
44
45
             if signed then
46
                 X[t] = SignExtend(data, regsize);
47
             else
48
                 X[t] = ZeroExtend(data, regsize);
49
        when MemOp_PREFETCH
50
51
             address = VAddress(base);
52
             Prefetch(address, t<4:0>);
53
54
55
    if wback then
        if wb_unknown then
            base = VirtualAddress UNKNOWN;
56
58
             base = VAAdd(base,offset);
59
60
      BaseReg[n] = base;
```

## 4.2.48 LDRSH (register)

Load Register Signed Halfword (register) calculates an address from a base register value and an offset register value, loads a halfword from memory, sign-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.

## 32-bit (opc == 11)

```
LDRSH <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')

LDRSH <Wt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

### 64-bit (opc == 10)

```
LDRSH <Xt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')

LDRSH <Xt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

## **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
  - <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in"option":

option	<extend></extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

<amount> Is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	# O
1	#1

# **Shared Decode**

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer m = UInt(Rm);
```

### 4.2. Modified base instructions

```
AccType acctype = AccType_NORMAL;
    MemOp memop;
    boolean signed;
    integer regsize;
8
    if opc<1> == '0' then
10
        // store or zero-extending load
        memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11
         regsize = if size == '11' then 64 else 32;
        signed = FALSE;
13
14
    else
         if size == '11' then
15
            memop = Memop_PREFETCH;
if opc<0> == '1' then UNDEFINED;
16
17
18
        else
19
             // sign-extending load
             memop = MemOp_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
20
21
             regsize = if opc<0> == '1' then 32 else 64;
22
23
             signed = TRUE;
24
    integer datasize = 8 << scale;</pre>
```

```
bits(64) offset = ExtendReg(m, extend_type, shift);
    bits(64) address;
    bits(datasize) data;
   boolean wb_unknown = FALSE;
boolean rt_unknown = FALSE;
6
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
            ConstrainUnpredictable (Unpredictable_WBOVERLAPLD);
10
11
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12
        case c of
13
            when Constraint_WBSUPPRESS wback = FALSE;
                                                                 // writeback is suppressed
            when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is Supples.
14
15
             when Constraint_UNDEF
                                          UNDEFINED;
16
            when Constraint_NOP
                                         EndOfInstruction();
17
18
    if memop == MemOp_STORE && wback && n == t && n != 31 then
        c = ConstrainUnpredictable (Unpredictable_WBOVERLAPST);
19
20
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
21
        case c of
                                          rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
            when Constraint_NONE
23
            when Constraint_UNKNOWN
24
            when Constraint_UNDEF
                                          UNDEFINED;
25
            when Constraint_NOP
                                         EndOfInstruction();
26
27
    VirtualAddress base;
29
    base = BaseReg[n, memop == MemOp_PREFETCH];
30
    address = VAddress(base);
31
32
    if ! postindex then
33
        address = address + offset;
34
35
    case memop of
36
        when MemOp_STORE
37
38
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
            if rt unknown then
39
                 data = bits(datasize) UNKNOWN;
40
             else
41
                 data = X[t];
42
            Mem[address, datasize DIV 8, acctype] = data;
43
44
        when MemOp LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
45
46
            if signed then
48
                 X[t] = SignExtend(data, regsize);
49
            else
50
                 X[t] = ZeroExtend(data, regsize);
51
52
        when MemOp_PREFETCH
            address = VAddress(base);
            Prefetch(address, t<4:0>);
55
56 if wback then
```

```
if wb_unknown then
base = VirtualAddress UNKNOWN;

else
base = VAAdd(base, offset);

BaseReg[n] = base;

if wb_unknown then
base = VirtualAddress UNKNOWN;

else
base = VAAdd(base, offset);
```

# 4.2.49 LDRSW (immediate)

Load Register Signed Word (immediate) loads a word from memory, sign-extends it to 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: Post-index, Pre-index and Unsigned offset

#### Post-index



```
LDRSW <Xt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

LDRSW <Xt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')

1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index



```
LDRSW <Xt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

LDRSW <Xt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')

1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

### **Unsigned offset**



```
LDRSW <Xt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')

LDRSW <Xt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDRSW* (*immediate*).

### **Assembler Symbols**

<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address,

encoded in the "Rn" field.

<simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.

<pimm> Is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as <pimm>/4.

#### **Shared Decode**

```
integer n = UInt(Rn);
     integer t = UInt(Rt);
     AccType acctype = AccType_NORMAL;
MemOp memop;
     boolean signed;
     integer regsize;
     if opc<1> == '0' then
           // store or zero-extending load
          memop = if opc<0> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
11
12
          signed = FALSE;
13
     else
          if size == '11' then
14
15
               UNDEFINED;
16
          else
               // sign-extending load
17
               memop = Memop_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
18
19
20
               signed = TRUE;
21
     integer datasize = 8 << scale;</pre>
23
```

```
bits(64) address;
   bits(datasize) data;
   boolean wb_unknown = FALSE;
   boolean rt_unknown = FALSE;
   if memop == MemOp_LOAD && wback && n == t && n != 31 then
          ConstrainUnpredictable (Unpredictable_WBOVERLAPLD);
       assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
       case c of
           when Constraint_WBSUPPRESS wback = FALSE;
                                                          // writeback is suppressed
11
           12
13
14
           when Constraint_NOP
                                     EndOfInstruction();
16
   if memop == MemOp_STORE && wback && n == t && n != 31 then
17
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18
       assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
       case c of
20
           when Constraint_NONE
                                     rt_unknown = FALSE; // value stored is original value
21
           when Constraint_UNKNOWN
                                     rt_unknown = TRUE;
                                                         // value stored is UNKNOWN
22
           when Constraint_UNDEF
                                     UNDEFINED;
23
           when Constraint_NOP
                                     EndOfInstruction();
24
25
   VirtualAddress base;
26
27
   base = BaseReg[n, memop == MemOp_PREFETCH];
28
   address = VAddress(base);
29
30
   if ! postindex then
31
       address = address + offset;
32
33
   case memop of
34
       when MemOp_STORE
35
36
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
           if rt unknown then
37
               data = bits(datasize) UNKNOWN;
38
           else
39
              data = X[t];
40
           Mem[address, datasize DIV 8, acctype] = data;
41
42
       when MemOp LOAD
43
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
           data = Mem[address, datasize DIV 8, acctype];
44
           if signed then
```

## Chapter 4. Instruction definitions

## 4.2. Modified base instructions

# 4.2.50 LDRSW (literal)

Load Register Signed Word (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.

```
LDRSW <Xt>, <label>
    integer t = UInt(Rt);
    MemOp memop = MemOp_LOAD;
2
3
    boolean signed = FALSE;
    integer size;
    bits(64) offset;
    case opc of
   when '00'
8
        size = 4;
when '01'
10
11
            size = 8;
         when '10'
            size = 4;
13
        signed = TRUE;
when '11'
14
15
16
             memop = MemOp_PREFETCH;
    offset = SignExtend(imm19:'00', 64);
```

## **Assembler Symbols**

< Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.

<label> Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.

```
VirtualAddress base = VAFromCapability(PCC);
2
   bits(64) address = VAddress(base) + offset;
   bits(size*8) data;
    case memop of
        when MemOp_LOAD
            VACheckAddress(base, address, size, CAP_PERM_LOAD, AccType_NORMAL);
8
9
            data = Mem[address, size, AccType_NORMAL];
10
            if signed then
                X[t] = SignExtend(data, 64);
11
12
13
                X[t] = data;
14
15
        when MemOp PREFETCH
            Prefetch (address, t<4:0>);
```

# 4.2.51 LDRSW (register)

Load Register Signed Word (register) calculates an address from a base register value and an offset register value, loads a word from memory, sign-extends it to form a 64-bit value, and writes it to a register. The offset register value can be shifted left by 0 or 2 bits. For information about memory accesses, see *Load/Store addressing modes*.



```
LDRSW <Xt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')

LDRSW <Xt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 if option<1> == '0' then UNDEFINED; // sub-word index
5 ExtendType extend_type = DecodeRegExtend(option);
6 integer shift = if S == '1' then scale else 0;
```

#### **Assembler Symbols**

- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
  - <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in"option":

option	<extend></extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

<amount> Is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	# O
1	#2

## **Shared Decode**

```
signed = FALSE;
14
    else
         if size == '11' then
15
              memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
16
17
18
         else
              // sign-extending load
19
              memop = MemOp_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
20
21
22
              regsize = if opc<0> == '1' then 32 else 64;
23
              signed = TRUE;
24
    integer datasize = 8 << scale:</pre>
```

```
bits(64) offset = ExtendReg(m, extend_type, shift);
    bits(64) address;
    bits (datasize) data;
6
    boolean wb_unknown = FALSE;
    boolean rt_unknown = FALSE;
    if memop == MemOp\_LOAD && wback && n == t && n != 31 then
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
11
12
        case c of
            13
14
15
            when Constraint_UNDEF
                                        UNDEFINED;
16
            when Constraint NOP
                                        EndOfInstruction();
17
    if memop == MemOp_STORE && wback && n == t && n != 31 then
18
            ConstrainUnpredictable (Unpredictable_WBOVERLAPST);
19
20
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
21
        case c of
                                         rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
22
            when Constraint_NONE
23
            when Constraint_UNKNOWN
24
            when Constraint_UNDEF
                                         UNDEFINED;
25
            when Constraint_NOP
                                         EndOfInstruction();
26
27
28
    VirtualAddress base;
29
    base = BaseReg[n, memop == MemOp_PREFETCH];
30
    address = VAddress(base);
31
32
    if ! postindex then
33
        address = address + offset;
34
35
    case memop of
36
        when MemOp_STORE
37
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38
            \textbf{if} \ \texttt{rt\_unknown} \ \textbf{then}
39
                data = bits(datasize) UNKNOWN;
40
41
                data = X[t];
            Mem[address, datasize DIV 8, acctype] = data;
42
43
44
        when MemOp_LOAD
45
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
46
             data = Mem[address, datasize DIV 8, acctype];
47
            if signed then
48
                X[t] = SignExtend(data, regsize);
49
            else
50
                 X[t] = ZeroExtend(data, regsize);
51
52
        when MemOp_PREFETCH
53
            address = VAddress(base);
54
            Prefetch(address, t<4:0>);
55
56
    if wback then
57
        if wb_unknown then
58
            base = VirtualAddress UNKNOWN;
59
        else
60
            base = VAAdd(base,offset);
61
     BaseReg[n] = base;
```

## 4.2.52 LDSET, LDSETA, LDSETAL, LDSETL

Atomic bit set on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, performs a bitwise OR with the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.

- If the destination register is not one of WZR or XZR, LDSETA and LDSETAL load from memory with acquire semantics.
- $\bullet$   $\,$  LDSETL and  $\,$  LDSETAL store to memory with release semantics.
- LDSET has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire*, *Store-Release*.

For information about memory accesses see Load/Store addressing modes.

This instruction is used by the alias STSET, STSETL.

#### Integer

(FEAT\_LSE)

```
    11
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    1
    x
    1
    1
    1
    1
    1
    Rs
    0
    0
    1
    1
    0
    0
    Rn
    Rt
```

```
32-bit LDSET (size == 10 && A == 0 && R == 0)
```

```
LDSET <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSET <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
32-bit LDSETA (size == 10 && A == 1 && R == 0)
```

```
LDSETA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSETA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 32-bit LDSETAL (size == 10 && A == 1 && R == 1)

```
LDSETAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSETAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 32-bit LDSETL (size == 10 && A == 0 && R == 1)

```
LDSETL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSETL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# 64-bit LDSET (size == 11 && A == 0 && R == 0)

```
LDSET <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSET <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# 64-bit LDSETA (size == 11 && A == 1 && R == 0)

```
LDSETA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSETA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDSETAL (size == 11 && A == 1 && R == 1)

```
LDSETAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSETAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
LDSETL \langle Xs \rangle, \langle Xt \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
     LDSETL \langle Xs \rangle, \langle Xt \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
     if !HaveAtomicExt() then UNDEFINED;
     integer t = UInt(Rt);
      integer n = UInt(Rn);
     integer s = UInt(Rs);
     integer datasize = 8 << UInt(size);</pre>
     integer datasize = 6 < 0int(size);
integer regsize = if datasize == 64 then 64 else 32;
AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;</pre>
     MemAtomicOp op;
12
     case opc of
           when '000' op = MemAtomicOp_ADD;
13
           when '001' op = MemAtomicOp_BIC;
when '010' op = MemAtomicOp_EOR;
14
15
16
            when '011' op = MemAtomicOp_ORR;
           when '100' op = MemAtomicOp_SMAX;
18
            when '101' op = MemAtomicOp_SMIN;
            when '110' op = MemAtomicOp_UMAX;
19
           when '111' op = MemAtomicOp_UMIN;
20
```

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- < Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Alias Conditions**

Alias	Is preferred when
STSET, STSETL	A == '0' && Rt == '11111'

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

# 4.2.53 LDSETB, LDSETAB, LDSETALB, LDSETLB

Atomic bit set on byte in memory atomically loads an 8-bit byte from memory, performs a bitwise OR with the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDSETAB and LDSETALB load from memory with acquire semantics.
- LDSETLB and LDSETALB store to memory with release semantics.
- LDSETB has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STSETB, STSETLB.

## Integer

(FEAT\_LSE)

```
LDSETAB (A == 1 && R == 0)
```

```
LDSETAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSETAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
LDSETALB (A == 1 \&\& R == 1)
```

```
LDSETALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSETALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
LDSETB (A == 0 \&\& R == 0)
```

```
LDSETB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSETB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDSETLB (A == 0 && R == 1)

```
LDSETLB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSETLB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
if !HaveAtomicExt() then UNDEFINED;
    integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
    integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;

AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
    AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
    MemAtomicOp op;
case opc of
12
13
         when '000' op = MemAtomicOp_ADD;
14
         when '001' op = MemAtomicOp_BIC;
15
         when '010' op = MemAtomicOp_EOR;
         when '011' op = MemAtomicOp_ORR;
16
         when '100' op = MemAtomicOp_SMAX;
17
         when '101' op = MemAtomicOp_SMIN;
18
         when '110' op = MemAtomicOp_UMAX;
19
         when '111' op = MemAtomicOp_UMIN;
20
```

Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.

Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.

<Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Alias Conditions**

Alias	Is preferred when
STSETB, STSETLB	A == '0' && Rt == '11111'

```
bits(64) address;
   bits(datasize) value;
   bits(datasize) data;
   value = X[s];
   VirtualAddress base = BaseReg[n];
   data = MemAtomic(base, op, value, ldacctype, stacctype);
10
   if t != 31 then
      X[t] = ZeroExtend(data, regsize);
```

## 4.2.54 LDSETH, LDSETAH, LDSETALH, LDSETLH

Atomic bit set on halfword in memory atomically loads a 16-bit halfword from memory, performs a bitwise OR with the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDSETAH and LDSETAH load from memory with acquire semantics.
- LDSETLH and LDSETALH store to memory with release semantics.
- LDSETH has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STSETH, STSETLH.

## Integer

(FEAT\_LSE)

```
    31
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    0
    1
    1
    1
    1
    0
    0
    0
    0
    1
    1
    0
    0
    Rn
    Rt
```

#### LDSETAH (A == 1 && R == 0)

```
LDSETAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSETAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDSETALH (A == 1 && R == 1)

## LDSETH (A == 0 && R == 0)

```
LDSETH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSETH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDSETLH (A == 0 && R == 1)

```
LDSETLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSETLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
if !HaveAtomicExt() then UNDEFINED;
    integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
    integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;

AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
    AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
    MemAtomicOp op;
case opc of
12
13
         when '000' op = MemAtomicOp_ADD;
14
         when '001' op = MemAtomicOp_BIC;
15
         when '010' op = MemAtomicOp_EOR;
         when '011' op = MemAtomicOp_ORR;
16
         when '100' op = MemAtomicOp_SMAX;
17
         when '101' op = MemAtomicOp_SMIN;
18
         when '110' op = MemAtomicOp_UMAX;
19
         when '111' op = MemAtomicOp_UMIN;
20
```

Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.

Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.

<Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Alias Conditions**

Alias	Is preferred when
STSETH, STSETLH	A == '0' && Rt == '11111'

```
bits(64) address;
   bits(datasize) value;
   bits(datasize) data;
   value = X[s];
   VirtualAddress base = BaseReg[n];
   data = MemAtomic(base, op, value, ldacctype, stacctype);
10
   if t != 31 then
      X[t] = ZeroExtend(data, regsize);
```

## 4.2.55 LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL

Atomic signed maximum on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as signed numbers. The value initially loaded from memory is returned in the destination register.

- If the destination register is not one of WZR or XZR, LDSMAXA and LDSMAXAL load from memory with acquire semantics.
- LDSMAXL and LDSMAXAL store to memory with release semantics.
- LDSMAX has no memory ordering requirements.

For more information about memory ordering semantics, see *Load-Acquire*, *Store-Release*.

For information about memory accesses, see *Load/Store addressing modes*.

This instruction is used by the alias STSMAX, STSMAXL.

#### Integer

(FEAT\_LSE)

```
    11
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    1
    x
    1
    1
    1
    1
    0
    1
    0
    0
    0
    0
    Rt
```

```
32-bit LDSMAX (size == 10 && A == 0 && R == 0)
```

```
LDSMAX <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMAX <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
32-bit LDSMAXA (size == 10 && A == 1 && R == 0)
```

```
LDSMAXA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMAXA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
32-bit LDSMAXAL (size == 10 && A == 1 && R == 1)
```

```
LDSMAXAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMAXAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 32-bit LDSMAXL (size == 10 && A == 0 && R == 1)

```
LDSMAXL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMAXL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 64-bit LDSMAX (size == 11 && A == 0 && R == 0)

```
LDSMAX <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMAX <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 64-bit LDSMAXA (size == 11 && A == 1 && R == 0)

```
LDSMAXA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMAXA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDSMAXAL (size == 11 && A == 1 && R == 1)

```
LDSMAXAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMAXAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
64-bit LDSMAXL (size == 11 && A == 0 && R == 1)
```

```
LDSMAXL \langle Xs \rangle, \langle Xt \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
     LDSMAXL \langle Xs \rangle, \langle Xt \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
     if !HaveAtomicExt() then UNDEFINED;
     integer t = UInt(Rt);
      integer n = UInt(Rn);
     integer s = UInt(Rs);
     integer datasize = 8 << UInt(size);</pre>
     integer datasize = 6 < 0int(size);
integer regsize = if datasize == 64 then 64 else 32;
AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;</pre>
     MemAtomicOp op;
12
     case opc of
           when '000' op = MemAtomicOp_ADD;
13
           when '001' op = MemAtomicOp_BIC;
when '010' op = MemAtomicOp_EOR;
14
15
16
            when '011' op = MemAtomicOp_ORR;
           when '100' op = MemAtomicOp_SMAX;
18
            when '101' op = MemAtomicOp_SMIN;
            when '110' op = MemAtomicOp_UMAX;
19
           when '111' op = MemAtomicOp_UMIN;
20
```

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Alias Conditions**

Alias	Is preferred when
STSMAX, STSMAXL	A == '0' && Rt == '11111'

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

## 4.2.56 LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB

Atomic signed maximum on byte in memory atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as signed numbers. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDSMAXAB and LDSMAXALB load from memory with acquire semantics.
- LDSMAXLB and LDSMAXALB store to memory with release semantics.
- LDSMAXB has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STSMAXB, STSMAXLB.

#### Integer

(FEAT\_LSE)

```
    31
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    0
    0
    1
    1
    1
    0
    0
    0
    1
    0
    0
    0
    0
    Rn

Rt
Lope
```

#### LDSMAXAB (A == 1 && R == 0)

```
LDSMAXAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMAXAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDSMAXALB (A == 1 && R == 1)

```
LDSMAXALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMAXALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDSMAXB (A == 0 && R == 0)

```
LDSMAXB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMAXB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDSMAXLB (A == 0 && R == 1)

```
LDSMAXLB <ws>, <wt>, [<xn|SP>] // (PSTATE.C64 == '0')

LDSMAXLB <ws>, <wt>, [<cn|CSP>] // (PSTATE.C64 == '1')
```

```
if !HaveAtomicExt() then UNDEFINED;
    integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
3
    integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;

AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
    AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
    MemAtomicOp op;
case opc of
12
         when '000' op = MemAtomicOp_ADD;
13
14
         when '001' op = MemAtomicOp_BIC;
15
         when '010' op = MemAtomicOp_EOR;
         when '011' op = MemAtomicOp_ORR;
16
         when '100' op = MemAtomicOp_SMAX;
17
         when '101' op = MemAtomicOp_SMIN;
18
         when '110' op = MemAtomicOp_UMAX;
19
         when '111' op = MemAtomicOp_UMIN;
20
```

- Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Alias Conditions**

Alias	Is preferred when
STSMAXB, STSMAXLB	A == '0' && Rt == '11111'

```
bits(64) address;
   bits(datasize) value;
   bits(datasize) data;
   value = X[s];
   VirtualAddress base = BaseReg[n];
   data = MemAtomic(base, op, value, ldacctype, stacctype);
10
   if t != 31 then
      X[t] = ZeroExtend(data, regsize);
```

# 4.2.57 LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH

Atomic signed maximum on halfword in memory atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as signed numbers. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDSMAXAH and LDSMAXALH load from memory with acquire semantics.
- LDSMAXLH and LDSMAXALH store to memory with release semantics.
- LDSMAXH has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STSMAXH, STSMAXLH.

## Integer

(FEAT\_LSE)

```
81 30 29 27 26 25 24 23 22 21 20 16 15 14 12 11 10 9 5 4 0 0 0 1 0 0 0 Rn Rt
```

### LDSMAXAH (A == 1 && R == 0)

```
LDSMAXAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMAXAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDSMAXALH (A == 1 && R == 1)

```
LDSMAXALH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMAXALH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDSMAXH (A == 0 && R == 0)

```
LDSMAXH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMAXH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDSMAXLH (A == 0 && R == 1)

```
LDSMAXLH <ws>, <wt>, [<xn|SP>] // (PSTATE.C64 == '0')

LDSMAXLH <ws>, <wt>, [<cn|CSP>] // (PSTATE.C64 == '1')
```

```
if !HaveAtomicExt() then UNDEFINED;
    integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
3
    integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;

AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
    AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
    MemAtomicOp op;
case opc of
12
         when '000' op = MemAtomicOp_ADD;
13
14
         when '001' op = MemAtomicOp_BIC;
15
         when '010' op = MemAtomicOp_EOR;
         when '011' op = MemAtomicOp_ORR;
16
         when '100' op = MemAtomicOp_SMAX;
17
         when '101' op = MemAtomicOp_SMIN;
18
         when '110' op = MemAtomicOp_UMAX;
19
         when '111' op = MemAtomicOp_UMIN;
20
```

- Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Alias Conditions**

Alias	Is preferred when
STSMAXH, STSMAXLH	A == '0' && Rt == '11111'

```
bits(64) address;
   bits(datasize) value;
   bits(datasize) data;
   value = X[s];
   VirtualAddress base = BaseReg[n];
   data = MemAtomic(base, op, value, ldacctype, stacctype);
10
   if t != 31 then
      X[t] = ZeroExtend(data, regsize);
```

## 4.2.58 LDSMIN, LDSMINA, LDSMINAL, LDSMINL

Atomic signed minimum on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as signed numbers. The value initially loaded from memory is returned in the destination register.

- If the destination register is not one of WZR or XZR, LDSMINA and LDSMINAL load from memory with acquire semantics.
- LDSMINL and LDSMINAL store to memory with release semantics.
- LDSMIN has no memory ordering requirements.

For more information about memory ordering semantics, see *Load-Acquire*, *Store-Release*.

For information about memory accesses, see *Load/Store addressing modes*.

This instruction is used by the alias STSMIN, STSMINL.

#### Integer

(FEAT\_LSE)

```
    13
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    1
    x
    1
    1
    1
    1
    Rs
    0
    1
    0
    1
    0
    0
    Rn
    Rt
```

```
32-bit LDSMIN (size == 10 && A == 0 && R == 0)
```

```
LDSMIN <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMIN <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
32-bit LDSMINA (size == 10 && A == 1 && R == 0)
```

```
LDSMINA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMINA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
32-bit LDSMINAL (size == 10 && A == 1 && R == 1)
```

```
LDSMINAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMINAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 32-bit LDSMINL (size == 10 && A == 0 && R == 1)

```
LDSMINL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMINL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 64-bit LDSMIN (size == 11 && A == 0 && R == 0)

```
LDSMIN <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMIN <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 64-bit LDSMINA (size == 11 && A == 1 && R == 0)

```
LDSMINA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMINA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDSMINAL (size == 11 && A == 1 && R == 1)

```
LDSMINAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMINAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
64-bit LDSMINL (size == 11 && A == 0 && R == 1)
```

```
LDSMINL \langle Xs \rangle, \langle Xt \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
     LDSMINL \langle Xs \rangle, \langle Xt \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
     if !HaveAtomicExt() then UNDEFINED;
     integer t = UInt(Rt);
      integer n = UInt(Rn);
     integer s = UInt(Rs);
     integer datasize = 8 << UInt(size);</pre>
     integer datasize = 6 < 0int(size);
integer regsize = if datasize == 64 then 64 else 32;
AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;</pre>
     MemAtomicOp op;
12
     case opc of
           when '000' op = MemAtomicOp_ADD;
13
           when '001' op = MemAtomicOp_BIC;
when '010' op = MemAtomicOp_EOR;
14
15
16
            when '011' op = MemAtomicOp_ORR;
           when '100' op = MemAtomicOp_SMAX;
18
            when '101' op = MemAtomicOp_SMIN;
            when '110' op = MemAtomicOp_UMAX;
19
           when '111' op = MemAtomicOp_UMIN;
20
```

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Alias Conditions**

Alias	Is preferred when
STSMIN, STSMINL	A == '0' && Rt == '11111'

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

# 4.2.59 LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB

Atomic signed minimum on byte in memory atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as signed numbers. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDSMINAB and LDSMINALB load from memory with acquire semantics.
- LDSMINLB and LDSMINALB store to memory with release semantics.
- LDSMINB has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STSMINB, STSMINLB.

## Integer

(FEAT\_LSE)

```
    31
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    0
    0
    1
    1
    1
    0
    0
    0
    A
    R
    1
    Rs
    0
    1
    0
    1
    0
    0
    Rn
    Rt
```

#### LDSMINAB (A == 1 && R == 0)

```
LDSMINAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMINAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSMINALB (A == 1 && R == 1)

```
LDSMINALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMINALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDSMINB (A == 0 && R == 0)

```
LDSMINB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMINB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDSMINLB (A == 0 && R == 1)

if !HaveAtomicExt() then UNDEFINED;

```
LDSMINLB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMINLB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
3
    integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;

AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
    AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
    MemAtomicOp op;
case opc of
12
          when '000' op = MemAtomicOp_ADD;
13
14
          when '001' op = MemAtomicOp_BIC;
15
          when '010' op = MemAtomicOp_EOR;
         when '011' op = MemAtomicOp_ORR;
16
          when '100' op = MemAtomicOp_SMAX;
17
          when '101' op = MemAtomicOp_SMIN;
18
          when '110' op = MemAtomicOp_UMAX;
19
          when '111' op = MemAtomicOp_UMIN;
20
```

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Alias Conditions**

Alias	Is preferred when
STSMINB, STSMINLB	A == '0' && Rt == '11111'

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

# 4.2.60 LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH

Atomic signed minimum on halfword in memory atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as signed numbers. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDSMINAH and LDSMINALH load from memory with acquire semantics.
- LDSMINLH and LDSMINALH store to memory with release semantics.
- LDSMINH has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STSMINH, STSMINLH.

## Integer

(FEAT\_LSE)

```
    31
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    0
    1
    1
    1
    1
    0
    0
    0
    A
    R
    1
    Rs
    0
    1
    0
    1
    0
    0
    Rn
    Rt
```

#### LDSMINAH (A == 1 && R == 0)

```
LDSMINAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMINAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDSMINALH (A == 1 && R == 1)

## LDSMINH (A == 0 && R == 0)

```
LDSMINH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMINH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDSMINLH (A == 0 && R == 1)

if !HaveAtomicExt() then UNDEFINED;

```
LDSMINLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMINLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
3
    integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;

AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
    AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
    MemAtomicOp op;
case opc of
12
          when '000' op = MemAtomicOp_ADD;
13
14
          when '001' op = MemAtomicOp_BIC;
15
          when '010' op = MemAtomicOp_EOR;
         when '011' op = MemAtomicOp_ORR;
16
          when '100' op = MemAtomicOp_SMAX;
17
          when '101' op = MemAtomicOp_SMIN;
18
          when '110' op = MemAtomicOp_UMAX;
19
          when '111' op = MemAtomicOp_UMIN;
20
```

<Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.

<Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Alias Conditions**

Alias	Is preferred when
STSMINH, STSMINLH	A == '0' && Rt == '11111'

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

## 4.2.61 LDTR

Load Register (unprivileged) loads a word or doubleword from memory, and writes it to a register. The address that is used for the load is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of *HCR\_EL2*.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.



#### 32-bit (size == 10)

```
LDTR <Wt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDTR <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

### 64-bit (size == 11)

```
LDTR <Xt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDTR <Xt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

```
boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

## **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

## **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
    unpriv_at_el1 = PSTATE.EL == EL1;
    unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H,TGE> == '11';
    user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
    if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
8
        acctype = AccType_UNPRIV;
10
    else
11
        acctype = AccType_NORMAL;
12
13
14
    MemOp memop;
    boolean signed;
15
    integer regsize;
16
    if opc<1> == '0' then
        // store or zero-extending load
```

```
memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
         regsize = if size == '11' then 64 else 32;
20
         signed = FALSE;
21
22
         if size == '11' then
23
24
             UNDEFINED;
25
         else
             // sign-extending load
26
              memop = MemOp_LOAD;
             if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
28
29
              signed = TRUE;
30
31
    integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
    bits(datasize) data;
    boolean wb_unknown = FALSE;
boolean rt_unknown = FALSE;
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
8
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
        case c of
11
            when Constraint_WBSUPPRESS wback = FALSE;
                                                             // writeback is suppressed
            12
13
            when Constraint_UNDEF
                                        UNDEFINED;
14
            \textbf{when} \ \texttt{Constraint\_NOP}
                                       EndOfInstruction();
15
    if memop == Memop STORE && wback && n == t && n != 31 then
16
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
17
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
18
19
        case c of
20
           when Constraint_NONE
                                        rt_unknown = FALSE; // value stored is original value
21
            when Constraint_UNKNOWN
                                       rt_unknown = TRUE; // value stored is UNKNOWN
22
            when Constraint UNDEF
                                       UNDEFINED:
23
            when Constraint_NOP
                                       EndOfInstruction();
25
    VirtualAddress base;
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    if ! postindex then
31
        address = address + offset;
32
33
    case memop of
       when MemOp STORE
34
35
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
            if rt_unknown then
37
                data = bits(datasize) UNKNOWN;
38
39
               data = X[t];
40
            Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp_LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44
            data = Mem[address, datasize DIV 8, acctype];
45
            \quad \textbf{if} \ \text{signed} \ \textbf{then} \\
46
               X[t] = SignExtend(data, regsize);
47
            else
                X[t] = ZeroExtend(data, regsize);
48
49
50
        when MemOp_PREFETCH
51
            address = VAddress(base);
52
            Prefetch(address, t<4:0>);
53
54
    if wback then
55
       if wb_unknown then
56
            base = VirtualAddress UNKNOWN;
57
58
            base = VAAdd(base,offset);
59
60
    BaseReg[n] = base;
```


## 4.2.62 LDTRB

Load Register Byte (unprivileged) loads a byte from memory, zero-extends it, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the Effective value of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of *HCR\_EL2*.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see Load/Store addressing modes.



```
LDTRB \langle Wt \rangle, [\langle Xn | SP \rangle \{, \# \langle simm \rangle \}] // (PSTATE.C64 == '0')
LDTRB <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

## **Assembler Symbols**

- Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- $\langle Xn|SP \rangle$ Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP>Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and <simm> encoded in the "imm9" field.

## **Shared Decode**

```
integer n = UInt(Rn);
    integer t = UInt(Rt);
    unpriv_at_el1 = PSTATE.EL == EL1;
    unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H,TGE> == '11';
6
    user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
8
    if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
         acctype = AccType_UNPRIV;
10
11
         acctype = AccType_NORMAL;
12
13
    MemOp memop;
14
    boolean signed;
    integer regsize;
15
16
17
    if opc<1> == '0' then
         // store or zero-extending load
memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
regsize = if size == '11' then 64 else 32;
18
19
20
21
         signed = FALSE;
22
23
         if size == '11' then
24
25
              UNDEFINED;
26
              // sign-extending load
27
              memop = MemOp_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
```

#### 4.2. Modified base instructions

```
29          regsize = if opc<0> == '1' then 32 else 64;
30          signed = TRUE;
31
32    integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
    bits(datasize) data;
   boolean wb_unknown = FALSE;
boolean rt_unknown = FALSE;
5
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
        case c of
11
            when Constraint_WBSUPPRESS wback = FALSE;
                                                               // writeback is suppressed
            12
13
14
                                        EndOfInstruction();
            when Constraint NOP
15
16
    if memop == MemOp_STORE && wback && n == t && n != 31 then
17
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
18
19
        case c of
           when Constraint_NONE
                                        rt_unknown = FALSE; // value stored is original value
20
                                         rt_unknown = TRUE;
                                                              // value stored is UNKNOWN
21
            when Constraint_UNKNOWN
22
            when Constraint_UNDEF
                                         UNDEFINED;
23
            when Constraint_NOP
                                         EndOfInstruction();
24
    VirtualAddress base;
25
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    if ! postindex then
31
        address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
            if rt_unknown then
                data = bits(datasize) UNKNOWN;
37
38
            else
39
                data = X[t];
40
            Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp_LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
43
44
45
            if signed then
46
                X[t] = SignExtend(data, regsize);
47
            else
48
                 X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp PREFETCH
51
            address = VAddress(base);
52
            Prefetch(address, t<4:0>);
53
54
    if wback then
55
56
       if wb_unknown then
            base = VirtualAddress UNKNOWN;
57
        else
58
            base = VAAdd(base,offset);
59
    BaseReg[n] = base;
```

## 4.2.63 LDTRH

Load Register Halfword (unprivileged) loads a halfword from memory, zero-extends it, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of *HCR\_EL2*.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.



```
LDTRH <Wt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDTRH <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

## **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

## **Shared Decode**

```
integer n = UInt(Rn);
    integer t = UInt(Rt);
    unpriv_at_el1 = PSTATE.EL == EL1;
    unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H,TGE> == '11';
6
    user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
8
    if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
         acctype = AccType_UNPRIV;
10
11
         acctype = AccType_NORMAL;
12
13
    MemOp memop;
14
    boolean signed;
    integer regsize;
15
16
17
    if opc<1> == '0' then
         // store or zero-extending load
memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
regsize = if size == '11' then 64 else 32;
18
19
20
21
         signed = FALSE;
22
23
         if size == '11' then
24
25
              UNDEFINED;
26
              // sign-extending load
27
              memop = MemOp_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
```

#### 4.2. Modified base instructions

```
29          regsize = if opc<0> == '1' then 32 else 64;
30          signed = TRUE;
31
32    integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
    bits(datasize) data;
   boolean wb_unknown = FALSE;
boolean rt_unknown = FALSE;
5
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
        case c of
11
            when Constraint_WBSUPPRESS wback = FALSE;
                                                               // writeback is suppressed
            12
13
14
                                        EndOfInstruction();
            when Constraint NOP
15
16
    if memop == MemOp_STORE && wback && n == t && n != 31 then
17
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
18
19
        case c of
           when Constraint_NONE
                                        rt_unknown = FALSE; // value stored is original value
20
                                         rt_unknown = TRUE;
                                                              // value stored is UNKNOWN
21
            when Constraint_UNKNOWN
22
            when Constraint_UNDEF
                                         UNDEFINED;
23
            when Constraint_NOP
                                         EndOfInstruction();
24
    VirtualAddress base;
25
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    if ! postindex then
31
        address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
            if rt_unknown then
                data = bits(datasize) UNKNOWN;
37
38
            else
39
                data = X[t];
40
            Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp_LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
43
44
45
            if signed then
46
                X[t] = SignExtend(data, regsize);
47
            else
48
                 X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp PREFETCH
51
            address = VAddress(base);
52
            Prefetch(address, t<4:0>);
53
54
    if wback then
55
56
       if wb_unknown then
            base = VirtualAddress UNKNOWN;
57
        else
58
            base = VAAdd(base,offset);
59
    BaseReg[n] = base;
```

## 4.2.64 LDTRSB

Load Register Signed Byte (unprivileged) loads a byte from memory, sign-extends it to 32 bits or 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of *HCR\_EL2*.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.



#### 32-bit (opc == 11)

```
LDTRSB <Wt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDTRSB <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

## 64-bit (opc == 10)

```
LDTRSB <Xt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDTRSB <Xt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

```
boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

## **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- < Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### **Shared Decode**

```
integer n = UInt(Rn);
    integer t = UInt(Rt);
    unpriv_at_el1 = PSTATE.EL == EL1;
    unpriv_at_e12 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H, TGE> == '11';
    user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
    if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
8
9
        acctype = AccType_UNPRIV;
10
    else
11
        acctype = AccType_NORMAL;
12
13
    MemOp memop;
14
    boolean signed;
15
    integer regsize;
16
   if opc<1> == '0' then
```

#### 4.2. Modified base instructions

```
// store or zero-extending load
         regsize = if size == '11' then MemOp_LOAD else MemOp_STORE;
21
         signed = FALSE;
22
23
         if size == '11' then
24
             UNDEFINED;
25
         else
26
              // sign-extending load
27
              memop = MemOp_LOAD;
              if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
28
29
              signed = TRUE;
30
31
    integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
    bits(datasize) data;
    boolean wb_unknown = FALSE;
    boolean rt_unknown = FALSE;
    if memop == MemOp\_LOAD && wback && n == t && n != 31 then
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
        case c of
            12
13
            when Constraint_UNDEF
                                        UNDEFINED;
14
            when Constraint NOP
                                        EndOfInstruction();
15
    if memop == MemOp_STORE && wback && n == t && n != 31 then
16
            ConstrainUnpredictable (Unpredictable_WBOVERLAPST);
18
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
        case c of
                                         rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
20
            when Constraint_NONE
21
            when Constraint_UNKNOWN
22
            when Constraint_UNDEF
                                         UNDEFINED;
23
            when Constraint_NOP
                                         EndOfInstruction();
24
25
26
    VirtualAddress base;
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    if ! postindex then
31
        address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
            \textbf{if} \ \texttt{rt\_unknown} \ \textbf{then}
37
                data = bits(datasize) UNKNOWN;
38
39
                data = X[t];
40
            Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp_LOAD
43
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44
             data = Mem[address, datasize DIV 8, acctype];
45
            if signed then
46
                X[t] = SignExtend(data, regsize);
47
            else
48
                 X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp_PREFETCH
51
            address = VAddress(base);
52
            Prefetch(address, t<4:0>);
53
54
    if wback then
55
       if wb_unknown then
56
            base = VirtualAddress UNKNOWN;
57
        else
58
            base = VAAdd(base,offset);
59
    BaseReg[n] = base;
```

## 4.2.65 LDTRSH

Load Register Signed Halfword (unprivileged) loads a halfword from memory, sign-extends it to 32 bits or 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of *HCR\_EL2*.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.



#### 32-bit (opc == 11)

```
LDTRSH <Wt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDTRSH <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

## 64-bit (opc == 10)

```
LDTRSH <Xt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDTRSH <Xt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

```
boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

## **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### **Shared Decode**

```
integer n = UInt(Rn);
    integer t = UInt(Rt);
   unpriv_at_el1 = PSTATE.EL == EL1;
    unpriv_at_e12 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H, TGE> == '11';
    user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
    if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
8
9
        acctype = AccType_UNPRIV;
10
    else
11
        acctype = AccType_NORMAL;
12
13
    MemOp memop;
14
   boolean signed;
15
    integer regsize;
16
   if opc<1> == '0' then
```

#### 4.2. Modified base instructions

```
// store or zero-extending load
         regsize = if size == '11' then MemOp_LOAD else MemOp_STORE;
21
         signed = FALSE;
22
23
         if size == '11' then
24
             UNDEFINED;
25
         else
26
              // sign-extending load
27
              memop = MemOp_LOAD;
              if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
28
29
              signed = TRUE;
30
31
    integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
    bits(datasize) data;
    boolean wb_unknown = FALSE;
    boolean rt_unknown = FALSE;
    if memop == MemOp\_LOAD && wback && n == t && n != 31 then
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
        case c of
            12
13
            when Constraint_UNDEF
                                         UNDEFINED;
14
            when Constraint NOP
                                        EndOfInstruction();
15
    if memop == MemOp_STORE && wback && n == t && n != 31 then
16
            ConstrainUnpredictable (Unpredictable_WBOVERLAPST);
18
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
        case c of
                                         rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
20
            when Constraint_NONE
21
            when Constraint_UNKNOWN
22
            when Constraint_UNDEF
                                         UNDEFINED;
23
            when Constraint_NOP
                                         EndOfInstruction();
24
25
26
    VirtualAddress base;
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    if ! postindex then
31
        address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
            \textbf{if} \ \texttt{rt\_unknown} \ \textbf{then}
37
                data = bits(datasize) UNKNOWN;
38
39
                data = X[t];
40
            Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp_LOAD
43
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44
             data = Mem[address, datasize DIV 8, acctype];
45
            if signed then
46
                X[t] = SignExtend(data, regsize);
47
            else
48
                 X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp_PREFETCH
51
            address = VAddress(base);
52
            Prefetch(address, t<4:0>);
53
54
    if wback then
55
       if wb_unknown then
56
            base = VirtualAddress UNKNOWN;
57
        else
58
            base = VAAdd(base,offset);
59
    BaseReg[n] = base;
```

## 4.2.66 LDTRSW

Load Register Signed Word (unprivileged) loads a word from memory, sign-extends it to 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of *HCR\_EL2*.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.



```
LDTRSW <Xt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDTRSW <Xt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

## **Assembler Symbols**

- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

## **Shared Decode**

```
integer n = UInt(Rn);
    integer t = UInt(Rt);
    unpriv_at_el1 = PSTATE.EL == EL1;
    unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H,TGE> == '11';
6
    user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
8
    if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
         acctype = AccType_UNPRIV;
10
11
         acctype = AccType_NORMAL;
12
13
    MemOp memop;
14
    boolean signed;
    integer regsize;
15
16
17
    if opc<1> == '0' then
         // store or zero-extending load
memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
regsize = if size == '11' then 64 else 32;
18
19
20
21
         signed = FALSE;
22
23
         if size == '11' then
24
25
              UNDEFINED;
26
              // sign-extending load
27
              memop = MemOp_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
```

#### 4.2. Modified base instructions

```
29          regsize = if opc<0> == '1' then 32 else 64;
30          signed = TRUE;
31
32    integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
    bits(datasize) data;
   boolean wb_unknown = FALSE;
boolean rt_unknown = FALSE;
5
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
        case c of
11
            when Constraint_WBSUPPRESS wback = FALSE;
                                                               // writeback is suppressed
            12
13
14
                                        EndOfInstruction();
            when Constraint NOP
15
16
    if memop == MemOp_STORE && wback && n == t && n != 31 then
17
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
18
19
        case c of
           when Constraint_NONE
                                        rt_unknown = FALSE; // value stored is original value
20
                                         rt_unknown = TRUE;
                                                              // value stored is UNKNOWN
21
            when Constraint_UNKNOWN
22
            when Constraint_UNDEF
                                         UNDEFINED;
23
            when Constraint_NOP
                                         EndOfInstruction();
24
    VirtualAddress base;
25
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    if ! postindex then
31
        address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
            if rt_unknown then
                data = bits(datasize) UNKNOWN;
37
38
            else
39
                data = X[t];
40
            Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp_LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
43
44
45
            if signed then
46
                X[t] = SignExtend(data, regsize);
47
            else
48
                 X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp PREFETCH
51
            address = VAddress(base);
52
            Prefetch(address, t<4:0>);
53
54
    if wback then
55
56
       if wb_unknown then
            base = VirtualAddress UNKNOWN;
57
        else
58
            base = VAAdd(base,offset);
59
    BaseReg[n] = base;
```

# 4.2.67 LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL

Atomic unsigned maximum on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as unsigned numbers. The value initially loaded from memory is returned in the destination register.

- If the destination register is not one of WZR or XZR, LDUMAXA and LDUMAXAL load from memory with acquire semantics.
- LDUMAXL and LDUMAXAL store to memory with release semantics.
- LDUMAX has no memory ordering requirements.

For more information about memory ordering semantics, see *Load-Acquire*, *Store-Release*.

For information about memory accesses, see *Load/Store addressing modes*.

This instruction is used by the alias STUMAX, STUMAXL.

#### Integer

(FEAT\_LSE)

```
32-bit LDUMAX (size == 10 && A == 0 && R == 0)
```

```
LDUMAX <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMAX <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
32-bit LDUMAXA (size == 10 && A == 1 && R == 0)
```

```
LDUMAXA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMAXA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 32-bit LDUMAXAL (size == 10 && A == 1 && R == 1)

```
LDUMAXAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMAXAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 32-bit LDUMAXL (size == 10 && A == 0 && R == 1)

```
LDUMAXL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMAXL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 64-bit LDUMAX (size == 11 && A == 0 && R == 0)

```
LDUMAX <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMAX <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 64-bit LDUMAXA (size == 11 && A == 1 && R == 0)

```
LDUMAXA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMAXA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDUMAXAL (size == 11 && A == 1 && R == 1)

```
LDUMAXAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMAXAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 64-bit LDUMAXL (size == 11 && A == 0 && R == 1)

```
LDUMAXL \langle Xs \rangle, \langle Xt \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
     LDUMAXL \langle Xs \rangle, \langle Xt \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
     if !HaveAtomicExt() then UNDEFINED;
     integer t = UInt(Rt);
      integer n = UInt(Rn);
     integer s = UInt(Rs);
     integer datasize = 8 << UInt(size);</pre>
     integer datasize = 6 < 0int(size);
integer regsize = if datasize == 64 then 64 else 32;
AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;</pre>
     MemAtomicOp op;
12
     case opc of
           when '000' op = MemAtomicOp_ADD;
13
           when '001' op = MemAtomicOp_BIC;
when '010' op = MemAtomicOp_EOR;
14
15
16
            when '011' op = MemAtomicOp_ORR;
           when '100' op = MemAtomicOp_SMAX;
18
            when '101' op = MemAtomicOp_SMIN;
            when '110' op = MemAtomicOp_UMAX;
19
           when '111' op = MemAtomicOp_UMIN;
20
```

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Alias Conditions**

Alias	Is preferred when
STUMAX, STUMAXL	A == '0' && Rt == '11111'

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

# 4.2.68 LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB

Atomic unsigned maximum on byte in memory atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as unsigned numbers. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDUMAXAB and LDUMAXALB load from memory with acquire semantics.
- LDUMAXLB and LDUMAXALB store to memory with release semantics.
- LDUMAXB has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STUMAXB, STUMAXLB.

# Integer

(FEAT\_LSE)

```
    31
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    0
    0
    1
    1
    1
    0
    0
    0
    A
    R
    1
    Rs
    0
    1
    1
    0
    0
    0
    Rn
    Rt
```

```
LDUMAXAB (A == 1 && R == 0)
```

```
LDUMAXAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMAXAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDUMAXALB (A == 1 && R == 1)

```
LDUMAXALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMAXALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# LDUMAXB (A == 0 && R == 0)

```
LDUMAXB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMAXB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDUMAXLB (A == 0 && R == 1)

```
LDUMAXLB <ws>, <wt>, [<xn|SP>] // (PSTATE.C64 == '0')

LDUMAXLB <ws>, <wt>, [<cn|CSP>] // (PSTATE.C64 == '1')
```

```
if !HaveAtomicExt() then UNDEFINED;
    integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
3
    integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;

AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
    AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
    MemAtomicOp op;
case opc of
12
13
         when '000' op = MemAtomicOp_ADD;
14
         when '001' op = MemAtomicOp_BIC;
15
         when '010' op = MemAtomicOp_EOR;
         when '011' op = MemAtomicOp_ORR;
16
         when '100' op = MemAtomicOp_SMAX;
17
         when '101' op = MemAtomicOp_SMIN;
18
         when '110' op = MemAtomicOp_UMAX;
19
         when '111' op = MemAtomicOp_UMIN;
20
```

## **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Alias Conditions**

Alias	Is preferred when
STUMAXB, STUMAXLB	A == '0' && Rt == '11111'

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

# 4.2.69 LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH

Atomic unsigned maximum on halfword in memory atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as unsigned numbers. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDUMAXAH and LDUMAXALH load from memory with acquire semantics.
- LDUMAXLH and LDUMAXALH store to memory with release semantics.
- LDUMAXH has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STUMAXH, STUMAXLH.

# Integer

(FEAT\_LSE)

```
    31
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    0
    1
    1
    1
    1
    1
    0
    0
    0
    1
    1
    0
    0
    0
    Rn
    Rt
```

```
LDUMAXAH (A == 1 && R == 0)
```

```
LDUMAXAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMAXAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# LDUMAXALH (A == 1 && R == 1)

# LDUMAXH (A == 0 && R == 0)

```
LDUMAXH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMAXH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDUMAXLH (A == 0 && R == 1)

```
LDUMAXLH <ws>, <wt>, [<xn|SP>] // (PSTATE.C64 == '0')

LDUMAXLH <ws>, <wt>, [<cn|CSP>] // (PSTATE.C64 == '1')
```

```
if !HaveAtomicExt() then UNDEFINED;
    integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
    integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;

AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
    AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
    MemAtomicOp op;
case opc of
12
         when '000' op = MemAtomicOp_ADD;
13
         when '001' op = MemAtomicOp_BIC;
15
         when '010' op = MemAtomicOp_EOR;
         when '011' op = MemAtomicOp_ORR;
16
         when '100' op = MemAtomicOp_SMAX;
17
         when '101' op = MemAtomicOp_SMIN;
18
         when '110' op = MemAtomicOp_UMAX;
19
         when '111' op = MemAtomicOp_UMIN;
20
```

## **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Alias Conditions**

Alias	Is preferred when
STUMAXH, STUMAXLH	A == '0' && Rt == '11111'

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

# 4.2.70 LDUMIN, LDUMINA, LDUMINAL, LDUMINL

Atomic unsigned minimum on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as unsigned numbers. The value initially loaded from memory is returned in the destination register.

- If the destination register is not one of WZR or XZR, LDUMINA and LDUMINAL load from memory with acquire semantics.
- LDUMINL and LDUMINAL store to memory with release semantics.
- LDUMIN has no memory ordering requirements.

For more information about memory ordering semantics, see *Load-Acquire*, *Store-Release*.

For information about memory accesses, see *Load/Store addressing modes*.

This instruction is used by the alias STUMIN, STUMINL.

#### Integer

(FEAT\_LSE)

```
32-bit LDUMIN (size == 10 && A == 0 && R == 0)
```

```
LDUMIN <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMIN <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 32-bit LDUMINA (size == 10 && A == 1 && R == 0)

```
LDUMINA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMINA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# 32-bit LDUMINAL (size == 10 && A == 1 && R == 1)

```
LDUMINAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMINAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# 32-bit LDUMINL (size == 10 && A == 0 && R == 1)

```
LDUMINL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMINL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# 64-bit LDUMIN (size == 11 && A == 0 && R == 0)

```
LDUMIN <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMIN <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 64-bit LDUMINA (size == 11 && A == 1 && R == 0)

```
LDUMINA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMINA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDUMINAL (size == 11 && A == 1 && R == 1)

```
LDUMINAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMINAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
64-bit LDUMINL (size == 11 && A == 0 && R == 1)
```

```
LDUMINL \langle Xs \rangle, \langle Xt \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
     LDUMINL \langle Xs \rangle, \langle Xt \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
     if !HaveAtomicExt() then UNDEFINED;
     integer t = UInt(Rt);
      integer n = UInt(Rn);
     integer s = UInt(Rs);
     integer datasize = 8 << UInt(size);</pre>
     integer datasize = 6 < 0int(size);
integer regsize = if datasize == 64 then 64 else 32;
AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;</pre>
     MemAtomicOp op;
12
     case opc of
           when '000' op = MemAtomicOp_ADD;
13
           when '001' op = MemAtomicOp_EOR;
when '010' op = MemAtomicOp_EOR;
14
15
16
            when '011' op = MemAtomicOp_ORR;
           when '100' op = MemAtomicOp_SMAX;
18
            when '101' op = MemAtomicOp_SMIN;
            when '110' op = MemAtomicOp_UMAX;
19
           when '111' op = MemAtomicOp_UMIN;
20
```

#### **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Alias Conditions**

Alias	Is preferred when
STUMIN, STUMINL	A == '0' && Rt == '11111'

```
bits(64) address;
bits(datasize) value;
bits(datasize) data;

value = X[s];

virtualAddress base = BaseReg[n];
data = MemAtomic(base, op, value, ldacctype, stacctype);

if t != 31 then
    X[t] = ZeroExtend(data, regsize);
```

# 4.2.71 LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB

Atomic unsigned minimum on byte in memory atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as unsigned numbers. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDUMINAB and LDUMINALB load from memory with acquire semantics.
- LDUMINLB and LDUMINALB store to memory with release semantics.
- LDUMINB has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STUMINB, STUMINLB.

# Integer

(FEAT\_LSE)

#### LDUMINAB (A == 1 && R == 0)

```
LDUMINAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMINAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDUMINALB (A == 1 && R == 1)

```
LDUMINALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMINALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# LDUMINB (A == 0 && R == 0)

```
LDUMINB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMINB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDUMINLB (A == 0 && R == 1)

```
LDUMINLB <ws>, <wt>, [<xn|SP>] // (PSTATE.C64 == '0')

LDUMINLB <ws>, <wt>, [<cn|CSP>] // (PSTATE.C64 == '1')
```

```
if !HaveAtomicExt() then UNDEFINED;
    integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
3
    integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;

AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
    AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
    MemAtomicOp op;
case opc of
12
13
         when '000' op = MemAtomicOp_ADD;
14
         when '001' op = MemAtomicOp_BIC;
15
         when '010' op = MemAtomicOp_EOR;
         when '011' op = MemAtomicOp_ORR;
16
         when '100' op = MemAtomicOp_SMAX;
17
         when '101' op = MemAtomicOp_SMIN;
18
         when '110' op = MemAtomicOp_UMAX;
19
         when '111' op = MemAtomicOp_UMIN;
20
```

## **Assembler Symbols**

- Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Alias Conditions**

Alias	Is preferred when
STUMINB, STUMINLB	A == '0' && Rt == '11111'

```
bits(64) address;
   bits(datasize) value;
   bits(datasize) data;
   value = X[s];
   VirtualAddress base = BaseReg[n];
   data = MemAtomic(base, op, value, ldacctype, stacctype);
10
   if t != 31 then
      X[t] = ZeroExtend(data, regsize);
```

# 4.2.72 LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH

Atomic unsigned minimum on halfword in memory atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as unsigned numbers. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDUMINAH and LDUMINALH load from memory with acquire semantics.
- LDUMINLH and LDUMINALH store to memory with release semantics.
- LDUMINH has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This instruction is used by the alias STUMINH, STUMINLH.

# Integer

(FEAT\_LSE)

```
    31
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    0
    1
    1
    1
    1
    1
    0
    0
    0
    1
    1
    1
    0
    0
    Rn
    Rt
```

```
LDUMINAH (A == 1 && R == 0)
```

```
LDUMINAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMINAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDUMINALH (A == 1 && R == 1)

```
LDUMINALH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMINALH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# LDUMINH (A == 0 && R == 0)

```
LDUMINH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMINH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## LDUMINLH (A == 0 && R == 1)

if !HaveAtomicExt() then UNDEFINED;

```
LDUMINLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMINLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
3
    integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;

AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
    AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10
11
    MemAtomicOp op;
case opc of
12
          when '000' op = MemAtomicOp_ADD;
13
14
          when '001' op = MemAtomicOp_BIC;
15
          when '010' op = MemAtomicOp_EOR;
         when '011' op = MemAtomicOp_ORR;
16
          when '100' op = MemAtomicOp_SMAX;
17
          when '101' op = MemAtomicOp_SMIN;
18
          when '110' op = MemAtomicOp_UMAX;
19
          when '111' op = MemAtomicOp_UMIN;
20
```

## **Assembler Symbols**

Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.

Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.

<Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Alias Conditions**

Alias	Is preferred when
STUMINH, STUMINLH	A == '0' && Rt == '11111'

```
bits(64) address;
   bits(datasize) value;
   bits(datasize) data;
   value = X[s];
   VirtualAddress base = BaseReg[n];
   data = MemAtomic(base, op, value, ldacctype, stacctype);
10
   if t != 31 then
      X[t] = ZeroExtend(data, regsize);
```

## 4.2.73 LDUR

Load Register (unscaled) calculates an address from a base register and an immediate offset, loads a 32-bit word or 64-bit doubleword from memory, zero-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.

```
32-bit (size == 10)
```

```
LDUR <Wt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDUR <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

## 64-bit (size == 11)

```
LDUR <Xt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDUR <Xt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

## **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.


## **Shared Decode**

```
integer n = UInt(Rn);
    integer t = UInt(Rt);
    AccType acctype = AccType_NORMAL;
    MemOp memop;
    boolean signed;
    integer regsize;
    if opc<1> == '0' then
          // store or zero-extending load
          memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
10
          regsize = if size == '11' then 64 else 32;
11
12
          signed = FALSE;
13
          if size == '11' then
14
              memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
15
16
17
18
               // sign-extending load
              memop = MemOp_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
19
20
21
22
              signed = TRUE;
    integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
    bits (datasize) data;
    boolean wb_unknown = FALSE;
    boolean rt_unknown = FALSE;
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
11
            when Constraint_WBSUPPRESS wback = FALSE;
                                                               // writeback is suppressed
            12
13
            when Constraint NOP
14
                                         EndOfInstruction();
15
16
    if memop == MemOp_STORE && wback && n == t && n != 31 then
        c = ConstrainUnpredictable (Unpredictable_WBOVERLAPST);
17
18
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
        case c of
                                         rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
            when Constraint_NONE
20
            when Constraint_UNKNOWN
22
            when Constraint_UNDEF
                                         UNDEFINED;
23
            when Constraint_NOP
                                         EndOfInstruction();
24
25
    VirtualAddress base:
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    if ! postindex then
31
        address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
            if rt_unknown then
37
                data = bits(datasize) UNKNOWN;
38
            else
39
                data = X[t];
40
            Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp_LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
43
44
45
            if signed then
                X[t] = SignExtend(data, regsize);
47
48
                X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp_PREFETCH
51
            address = VAddress(base);
52
            Prefetch(address, t<4:0>);
54
    if wback then
55
        \quad \textbf{if} \ \ \textbf{wb\_unknown} \ \ \textbf{then} \\
            base = VirtualAddress UNKNOWN;
56
57
        else
58
            base = VAAdd(base,offset);
59
    BaseReg[n] = base;
```

# 4.2.74 LDURB

Load Register Byte (unscaled) calculates an address from a base register and an immediate offset, loads a byte from memory, zero-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



```
LDURB <Wt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDURB <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

# **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
     AccType acctype = AccType_NORMAL;
     MemOp memop;
     boolean signed;
6
     integer regsize;
     if opc<1> == '0' then
           // store or zero-extending load
          memop = if opc<0> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
10
11
12
          signed = FALSE;
13
          if size == '11' then
14
               memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
15
16
17
          else
                // sign-extending load
18
19
                memop = MemOp LOAD;
                if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
20
21
22
23
                signed = TRUE;
     integer datasize = 8 << scale;</pre>
```

```
when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
             when Constraint_UNDEF
13
                                           UNDEFINED;
             when Constraint_NOP
                                          EndOfInstruction();
15
    if memop == MemOp_STORE && wback && n == t && n != 31 then
    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
16
17
         assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
18
19
         case c of
                                           rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
20
             when Constraint_NONE
21
             when Constraint_UNKNOWN
22
23
             when Constraint_UNDEF
                                            UNDEFINED;
             when Constraint_NOP
                                           EndOfInstruction();
24
25
    VirtualAddress base;
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    \quad \textbf{if} \ ! \ \texttt{postindex} \ \textbf{then} \\
31
         address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
             if rt_unknown then
                 data = bits(datasize) UNKNOWN;
37
38
             else
39
                  data = X[t];
40
             Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp LOAD
43
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
             data = Mem[address, datasize DIV 8, acctype];
44
45
             if signed then
46
                  X[t] = SignExtend(data, regsize);
47
             else
48
                  X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp_PREFETCH
             address = VAddress(base);
52
             Prefetch(address, t<4:0>);
53
54
    if wback then
55
        if wb unknown then
56
             base = VirtualAddress UNKNOWN;
58
             base = VAAdd(base,offset);
59
60
       BaseReg[n] = base;
```

## 4.2.75 LDURH

Load Register Halfword (unscaled) calculates an address from a base register and an immediate offset, loads a halfword from memory, zero-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



```
LDURH <Wt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDURH <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

# **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
     AccType acctype = AccType_NORMAL;
     MemOp memop;
     boolean signed;
6
     integer regsize;
     if opc<1> == '0' then
           // store or zero-extending load
          memop = if opc<0> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
10
11
12
          signed = FALSE;
13
          if size == '11' then
14
               memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
15
16
17
          else
                // sign-extending load
18
19
                memop = MemOp LOAD;
                if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
20
21
22
23
                signed = TRUE;
     integer datasize = 8 << scale;</pre>
```

```
when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
             when Constraint_UNDEF
13
                                           UNDEFINED;
             when Constraint_NOP
                                          EndOfInstruction();
15
    if memop == MemOp_STORE && wback && n == t && n != 31 then
    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
16
17
         assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
18
19
         case c of
                                           rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
20
             when Constraint_NONE
21
             when Constraint_UNKNOWN
22
23
             when Constraint_UNDEF
                                            UNDEFINED;
             when Constraint_NOP
                                           EndOfInstruction();
24
25
    VirtualAddress base;
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    \quad \textbf{if} \ ! \ \texttt{postindex} \ \textbf{then} \\
31
         address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
             if rt_unknown then
                 data = bits(datasize) UNKNOWN;
37
38
             else
39
                  data = X[t];
40
             Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp LOAD
43
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
             data = Mem[address, datasize DIV 8, acctype];
44
45
             if signed then
46
                  X[t] = SignExtend(data, regsize);
47
             else
48
                  X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp_PREFETCH
             address = VAddress(base);
52
             Prefetch(address, t<4:0>);
53
54
    if wback then
55
        if wb unknown then
56
             base = VirtualAddress UNKNOWN;
58
             base = VAAdd(base,offset);
59
60
       BaseReg[n] = base;
```

## 4.2.76 LDURSB

Load Register Signed Byte (unscaled) calculates an address from a base register and an immediate offset, loads a signed byte from memory, sign-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.

```
32-bit (opc == 11)

LDURSB <Wt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDURSB <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')

64-bit (opc == 10)

LDURSB <Xt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDURSB <Xt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')

boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

## **Shared Decode**

```
integer n = UInt(Rn);
    integer t = UInt(Rt);
    AccType acctype = AccType_NORMAL;
    MemOp memop;
    boolean signed;
    integer regsize;
    if opc<1> == '0' then
          // store or zero-extending load
          memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
10
          regsize = if size == '11' then 64 else 32;
11
12
          signed = FALSE;
13
          if size == '11' then
14
              memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
15
16
17
18
              // sign-extending load
              memop = MemOp_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
19
20
21
22
              signed = TRUE;
```

```
bits(64) address;
    bits (datasize) data;
    boolean wb_unknown = FALSE;
    boolean rt_unknown = FALSE;
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
11
           when Constraint_WBSUPPRESS wback = FALSE;
                                                               // writeback is suppressed
            12
13
            when Constraint NOP
14
                                         EndOfInstruction();
15
16
    if memop == MemOp_STORE && wback && n == t && n != 31 then
        c = ConstrainUnpredictable (Unpredictable_WBOVERLAPST);
17
18
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
        case c of
                                         rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
           when Constraint_NONE
20
            when Constraint_UNKNOWN
22
            when Constraint_UNDEF
                                         UNDEFINED;
23
            when Constraint_NOP
                                         EndOfInstruction();
24
25
    VirtualAddress base:
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    if ! postindex then
31
        address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
            if rt_unknown then
37
                data = bits(datasize) UNKNOWN;
38
            else
39
                data = X[t];
40
            Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp_LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
43
44
45
            if signed then
                X[t] = SignExtend(data, regsize);
47
48
                X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp_PREFETCH
51
            address = VAddress(base);
52
            Prefetch(address, t<4:0>);
54
    if wback then
55
        \quad \textbf{if} \ \ \textbf{wb\_unknown} \ \ \textbf{then} \\
            base = VirtualAddress UNKNOWN;
56
57
        else
58
            base = VAAdd(base,offset);
59
    BaseReg[n] = base;
```

# 4.2.77 LDURSH

Load Register Signed Halfword (unscaled) calculates an address from a base register and an immediate offset, loads a signed halfword from memory, sign-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.

```
32-bit (opc == 11)

LDURSH <Wt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDURSH <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')

64-bit (opc == 10)

LDURSH <Xt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDURSH <Xt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')

boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

## **Shared Decode**

```
integer n = UInt(Rn);
    integer t = UInt(Rt);
    AccType acctype = AccType_NORMAL;
    MemOp memop;
    boolean signed;
    integer regsize;
    if opc<1> == '0' then
          // store or zero-extending load
          memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
10
          regsize = if size == '11' then 64 else 32;
11
12
          signed = FALSE;
13
          if size == '11' then
14
              memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
15
16
17
18
              // sign-extending load
              memop = MemOp_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
19
20
21
22
              signed = TRUE;
```

```
bits(64) address;
    bits (datasize) data;
    boolean wb_unknown = FALSE;
    boolean rt_unknown = FALSE;
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
11
           when Constraint_WBSUPPRESS wback = FALSE;
                                                               // writeback is suppressed
            12
13
            when Constraint NOP
14
                                         EndOfInstruction();
15
16
    if memop == MemOp_STORE && wback && n == t && n != 31 then
        c = ConstrainUnpredictable (Unpredictable_WBOVERLAPST);
17
18
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
        case c of
                                         rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
           when Constraint_NONE
20
            when Constraint_UNKNOWN
22
            when Constraint_UNDEF
                                         UNDEFINED;
23
            when Constraint_NOP
                                         EndOfInstruction();
24
25
    VirtualAddress base:
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    if ! postindex then
31
        address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
            if rt_unknown then
37
                data = bits(datasize) UNKNOWN;
38
            else
39
                data = X[t];
40
            Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp_LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
43
44
45
            if signed then
                X[t] = SignExtend(data, regsize);
47
48
                X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp_PREFETCH
51
            address = VAddress(base);
52
            Prefetch(address, t<4:0>);
54
    if wback then
55
        \quad \textbf{if} \ \ \textbf{wb\_unknown} \ \ \textbf{then} \\
            base = VirtualAddress UNKNOWN;
56
57
        else
58
            base = VAAdd(base,offset);
59
    BaseReg[n] = base;
```

# 4.2.78 LDURSW

Load Register Signed Word (unscaled) calculates an address from a base register and an immediate offset, loads a signed word from memory, sign-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



```
LDURSW <Xt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

LDURSW <Xt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### **Assembler Symbols**

- < Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.


# **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
     AccType acctype = AccType_NORMAL;
     MemOp memop;
     boolean signed;
6
     integer regsize;
     if opc<1> == '0' then
           // store or zero-extending load
          memop = if opc<0> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
10
11
12
          signed = FALSE;
13
          if size == '11' then
14
               memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
15
16
17
          else
                // sign-extending load
18
19
                memop = MemOp LOAD;
                if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
20
21
22
23
                signed = TRUE;
     integer datasize = 8 << scale;</pre>
```

```
when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
             when Constraint_UNDEF
13
                                           UNDEFINED;
             when Constraint_NOP
                                          EndOfInstruction();
15
    if memop == MemOp_STORE && wback && n == t && n != 31 then
    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
16
17
         assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
18
19
         case c of
                                           rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
20
             when Constraint_NONE
21
             when Constraint_UNKNOWN
22
23
             when Constraint_UNDEF
                                            UNDEFINED;
             when Constraint_NOP
                                           EndOfInstruction();
24
25
    VirtualAddress base;
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    \quad \textbf{if} \ ! \ \texttt{postindex} \ \textbf{then} \\
31
         address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
             if rt_unknown then
                 data = bits(datasize) UNKNOWN;
37
38
             else
39
                  data = X[t];
40
             Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp LOAD
43
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
             data = Mem[address, datasize DIV 8, acctype];
44
45
             if signed then
46
                  X[t] = SignExtend(data, regsize);
47
             else
48
                  X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp_PREFETCH
             address = VAddress(base);
52
             Prefetch(address, t<4:0>);
53
54
    if wback then
55
        if wb unknown then
56
             base = VirtualAddress UNKNOWN;
58
             base = VAAdd(base,offset);
59
60
       BaseReg[n] = base;
```

## 4.2.79 LDXP

Load Exclusive Pair of Registers derives an address from a base register value, loads two 32-bit words or two 64-bit doublewords from memory, and writes them to two registers. A 32-bit pair requires the address to be doubleword aligned and is single-copy atomic at doubleword granularity. A 64-bit pair requires the address to be quadword aligned and is single-copy atomic for each doubleword at doubleword granularity. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores*. For information about memory accesses, see *Load/Store addressing modes*.



# 32-bit (sz == 0)

```
LDXP <Wt1>, <Wt2>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

LDXP <Wt1>, <Wt2>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

# 64-bit (sz == 1)

```
LDXP <Xt1>, <Xt2>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

LDXP <Xt1>, <Xt2>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')

integer n = UInt(Rn);
integer t = UInt(Rt);
```

```
integer i = Ulint(Ri);
integer t = Ulint(Rt);
integer t = Ulint(Rt2); // ignored by load/store single register
integer s = Ulint(Rt2); // ignored by all loads and store-release

AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
boolean pair = TRUE;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 32 << Ulint(sz);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = if pair then elsize * 2 else elsize;</pre>
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDXP*.

# **Assembler Symbols**

- <Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
constant integer dbytes = datasize DIV 8;
boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;

fill memop == MemOp_LOAD && pair && t == t2 then
```

```
Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
            when Constraint_UNKNOWN
                                          rt_unknown = TRUE;
                                                                  // result is UNKNOWN
                                          UNDEFINED;
11
             when Constraint_UNDEF
12
            when Constraint NOP
                                          EndOfInstruction();
13
    if memop == MemOp_STORE then
14
15
        if s == t || (pair && s == t2) then
             Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
16
17
             assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18
             case c of
19
                when Constraint_UNKNOWN
                                              rt_unknown = TRUE;
                                                                      // store UNKNOWN value
                                              rt_unknown = FALSE;
20
                 when Constraint_NONE
                                                                     // store original value
                                              UNDEFINED;
21
                 when Constraint_UNDEF
22
                 when Constraint NOP
                                              EndOfInstruction();
23
        if s == n && n != 31 then
24
            Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26
            case c of
27
                 when Constraint_UNKNOWN
                                              rn_unknown = TRUE;
                                                                      // address is UNKNOWN
28
                                              rn_unknown = FALSE;
                 when Constraint_NONE
                                                                      // address is original base
29
                 when Constraint_UNDEF
                                              UNDEFINED;
30
                 when Constraint NOP
                                              EndOfInstruction();
31
32
    VirtualAddress base:
33
    if rn_unknown then
34
        base = VirtualAddress UNKNOWN;
35
36
        base = BaseReg[n];
37
38
    bits(64) address = VAddress(base);
39
40
    case memop of
41
        when MemOp STORE
42
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
            if rt_unknown then
44
            data = bits(datasize) UNKNOWN;
elsif pair then
45
                 bits(datasize DIV 2) el1 = X[t];
bits(datasize DIV 2) el2 = X[t2];
46
47
48
                 data = if BigEndian() then ell : el2 else el2 : el1;
49
             else
50
                 data = X[t]:
51
            bit status = '1';
53
             // Check whether the Exclusives monitors are set to include the
54
55
56
             // physical memory locations corresponding to virtual address
                range [address, address+dbytes-1].
             if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57
                 // This atomic write will be rejected if it does not refer
58
                 // to the same physical locations after address translation.
59
                 Mem[address, dbytes, acctype] = data;
60
                 status = ExclusiveMonitorsStatus();
            X[s] = ZeroExtend(status, 32);
61
62
63
        when MemOp LOAD
64
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65
             // Tell the Exclusives monitors to record a sequence of one or more atomic
             // memory reads from virtual address range [address, address+dbytes-1].
67
             // The Exclusives monitor will only be set if all the reads are from the
             // same dbytes-aligned physical address, to allow for the possibility of // an atomicity break if the translation is changed between reads.
68
69
70
            AArch64.SetExclusiveMonitors(address, dbytes);
71
72
73
74
75
             if pair then
                 \textbf{if} \ \texttt{rt\_unknown} \ \textbf{then}
                      // ConstrainedUNPREDICTABLE case
                                                               // In this case t = t2
                     X[t] = bits(datasize) UNKNOWN;
76
                 elsif elsize == 32 then
77
                      // 32-bit load exclusive pair (atomic)
78
                     data = Mem[address, dbytes, acctype];
79
                     if BigEndian() then
80
                         X[t] = data<datasize-1:elsize>;
81
                         X[t2] = data < elsize - 1:0>;
82
                     else
83
                         X[t] = data < elsize-1:0>;
                          X[t2] = data<datasize-1:elsize>;
84
                 else // elsize == 64
85
86
                      // 64-bit load exclusive pair (not atomic),
87
                      // but must be 128-bit aligned
88
                     if address != Align(address, dbytes) then
```

# Chapter 4. Instruction definitions

```
iswrite = FALSE;
secondstage = FALSE;
AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));

X[t] = Mem[address + 0, 8, acctype];
X[t2] = Mem[address + 8, 8, acctype];

else
data = Mem[address, dbytes, acctype];
X[t] = ZeroExtend(data, regsize);
```

## 4.2.80 LDXR

Load Exclusive Register derives an address from a base register value, loads a 32-bit word or a 64-bit doubleword from memory, and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores*. For information about memory accesses, see *Load/Store addressing modes*.

```
LDXR <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

LDXR <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

## 64-bit (size == 11)

```
LDXR <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

LDXR <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release

AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
boolean pair = FALSE;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = if pair then elsize * 2 else elsize;</pre>
```

# **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
   boolean rt_unknown = FALSE;
   boolean rn_unknown = FALSE;
    if memop == MemOp LOAD && pair && t == t2 then
        Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9
        case c of
10
            when Constraint_UNKNOWN
                                        rt unknown = TRUE;
                                                               // result is UNKNOWN
            when Constraint UNDEF
11
                                        UNDEFINED;
12
            when Constraint_NOP
                                        EndOfInstruction();
13
14
    if memop == MemOp_STORE then
15
        if s == t \mid \mid (pair && s == t2) then
16
            Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18
            case c of
                when Constraint_UNKNOWN
19
                                            rt_unknown = TRUE;
                                                                   // store UNKNOWN value
20
                when Constraint_NONE
                                            rt_unknown = FALSE;
                                                                   // store original value
                                            UNDEFINED;
21
                when Constraint_UNDEF
22
                when Constraint NOP
                                            EndOfInstruction();
23
        if s == n && n != 31 then
            Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
```

```
assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26
             case c of
27
                 when Constraint_UNKNOWN
                                              rn_unknown = TRUE;
                                                                        // address is UNKNOWN
28
                 when Constraint_NONE
                                               rn_unknown = FALSE;
                                                                       // address is original base
29
                 when Constraint_UNDEF
                                               UNDEFINED;
30
                 when Constraint_NOP
                                               EndOfInstruction();
31
32
    VirtualAddress base;
33
    if rn_unknown then
34
        base = VirtualAddress UNKNOWN;
35
36
        base = BaseReg[n];
37
38
    bits(64) address = VAddress(base);
39
40
    case memop of
41
        when MemOp_STORE
42
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
             if rt_unknown then
44
                 data = bits(datasize) UNKNOWN;
45
             elsif pair then
                 bits(datasize DIV 2) el1 = X[t];
                 bits(datasize DIV 2) el2 = X[t2];
47
48
                 data = if BigEndian() then el1 : el2 else el2 : el1;
49
             else
50
                 data = X[t];
51
52
             bit status = '1';
53
             // Check whether the Exclusives monitors are set to include the
54
55
             // physical memory locations corresponding to virtual address
             // range [address, address+dbytes-1].
if AArch64.ExclusiveMonitorsPass(address, dbytes) then
56
57
                 // This atomic write will be rejected if it does not refer
                  // to the same physical locations after address translation.
59
                 Mem[address, dbytes, acctype] = data;
60
                 status = ExclusiveMonitorsStatus();
61
             X[s] = ZeroExtend(status, 32);
62
63
        when MemOp_LOAD
64
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
             // Tell the Exclusives monitors to record a sequence of one or more atomic
66
             // memory reads from virtual address range [address, address+dbytes-1].
67
             // The Exclusives monitor will only be set if all the reads are from the
68
             // same dbytes-aligned physical address, to allow for the possibility of
69
             // an atomicity break if the translation is changed between reads.
70
             AArch64.SetExclusiveMonitors(address, dbytes);
71
72
73
74
75
             if pair then
                 if rt_unknown then
                     // ConstrainedUNPREDICTABLE case
X[t] = bits(datasize) UNKNOWN;
                                                                // In this case t = t2
76
                 elsif elsize == 32 then
77
                      // 32-bit load exclusive pair (atomic)
78
79
                      data = Mem[address, dbytes, acctype];
                      if BigEndian() then
80
                         X[t] = data<datasize-1:elsize>;
81
                          X[t2] = data < elsize - 1:0>;
82
                      else
83
                          X[t]
                                = data<elsize-1:0>;
84
                          X[t2] = data<datasize-1:elsize>;
85
                 else // elsize == 64
                      // 64-\mathrm{bit} load exclusive pair (not atomic), // but must be 128-bit aligned
86
87
                     if address != Align(address, dbytes) then
88
                          iswrite = FALSE;
90
                          secondstage = FALSE;
91
                          AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
                     X[t] = Mem[address + 0, 8, acctype];
X[t2] = Mem[address + 8, 8, acctype];
92
93
94
             else
95
                 data = Mem[address, dbytes, acctype];
                 X[t] = ZeroExtend(data, regsize);
```

## 4.2.81 LDXRB

Load Exclusive Register Byte derives an address from a base register value, loads a byte from memory, zero-extends it and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores*. For information about memory accesses, see *Load/Store addressing modes*.

```
LDXRB <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

LDXRB <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')

integer n = UInt(Rn);
integer t = UInt(Rt);
integer t = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release

AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;

boolean pair = FALSE;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = if pair then elsize * 2 else elsize;
```

#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;
    if memop == MemOp_LOAD && pair && t == t2 then
        Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
8
        case c of
10
            when Constraint_UNKNOWN
                                         rt unknown = TRUE;
11
            when Constraint_UNDEF
                                         UNDEFINED;
12
            when Constraint_NOP
                                         EndOfInstruction();
13
    if memop == MemOp_STORE then
14
15
        if s == t || (pair && s == t2) then
            Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18
            case c of
19
                when Constraint_UNKNOWN
                                             rt_unknown = TRUE;
                                                                     // store UNKNOWN value
20
                                                                     // store original value
                 when Constraint_NONE
when Constraint_UNDEF
                                             rt unknown = FALSE;
21
                                             UNDEFINED;
22
                 when Constraint_NOP
                                             EndOfInstruction();
23
        if s == n && n != 31 then
24
25
            Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26
            case c of
27
                 when Constraint UNKNOWN
                                             rn unknown = TRUE;
                                                                     // address is UNKNOWN
                                             rn_unknown = FALSE;
28
                 when Constraint_NONE
                                                                    // address is original base
29
                 when Constraint_UNDEF
                                             UNDEFINED;
30
                 when Constraint_NOP
                                             EndOfInstruction();
31
32
    Virtual Address base:
33
    if rn_unknown then
        base = VirtualAddress UNKNOWN;
```

```
else
36
         base = BaseReg[n];
37
38
    bits(64) address = VAddress(base);
39
40
    case memop of
41
         when MemOp STORE
42
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
             if rt_unknown then
44
                  data = bits(datasize) UNKNOWN;
45
              elsif pair then
                 bits(datasize DIV 2) el1 = X[t];
bits(datasize DIV 2) el2 = X[t2];
46
47
48
                  data = if BigEndian() then el1 : el2 else el2 : el1;
             else
50
                  data = X[t];
51
52
53
             bit status = '1';
             // Check whether the Exclusives monitors are set to include the // physical memory locations corresponding to virtual address \,
54
55
                 range [address, address+dbytes-1].
             if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57
58
                  // This atomic write will be rejected if it does not refer
                  ^{\prime\prime} to the same physical locations after address translation.
59
                  Mem[address, dbytes, acctype] = data;
60
                  status = ExclusiveMonitorsStatus();
61
             X[s] = ZeroExtend(status, 32);
         when MemOp_LOAD
64
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65
              \ensuremath{//} Tell the Exclusives monitors to record a sequence of one or more atomic
66
              // memory reads from virtual address range [address, address+dbytes-1].
67
             // The Exclusives monitor will only be set if all the reads are from the
             // same dbytes-aligned physical address, to allow for the possibility of
69
              // an atomicity break if the translation is changed between reads.
70
             AArch64.SetExclusiveMonitors(address, dbytes);
71
72
73
             if pair then
                  if rt_unknown then
74
                       // ConstrainedUNPREDICTABLE case
75
                      X[t] = bits(datasize) UNKNOWN;
                                                                   // In this case t = t2
76
77
78
                  elsif elsize == 32 then
                       // 32-bit load exclusive pair (atomic)
                      data = Mem[address, dbytes, acctype];
79
                      if BigEndian() then
80
                           X[t] = data<datasize-1:elsize>;
81
                           X[t2] = data<elsize-1:0>;
82
83
                           X[t] = data<elsize-1:0>;
                           X[t2] = data<datasize-1:elsize>;
84
                  else // elsize == 64
85
                       // 64-bit load exclusive pair (not atomic),
86
                        // but must be 128-bit aligned
                      if address != Align(address, dbytes) then
  iswrite = FALSE;
88
89
90
                           secondstage = FALSE;
                      AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));

X[t] = Mem[address + 0, 8, acctype];

X[t2] = Mem[address + 8, 8, acctype];
91
92
93
94
95
                  data = Mem[address, dbytes, acctype];
96
                  X[t] = ZeroExtend(data, regsize);
```

## 4.2.82 LDXRH

Load Exclusive Register Halfword derives an address from a base register value, loads a halfword from memory, zero-extends it and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores*. For information about memory accesses, see *Load/Store addressing modes*.

```
LDXRH <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

LDXRH <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')

integer n = UInt(Rn);
integer t = UInt(Rt);
integer t = UInt(Rt);
integer t = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release

AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
boolean pair = FALSE;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = if pair then elsize * 2 else elsize;
```

#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;
    if memop == MemOp_LOAD && pair && t == t2 then
        Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
8
        case c of
10
            when Constraint_UNKNOWN
                                         rt unknown = TRUE;
11
            when Constraint_UNDEF
                                         UNDEFINED;
12
            when Constraint_NOP
                                         EndOfInstruction();
13
    if memop == MemOp_STORE then
14
15
        if s == t || (pair && s == t2) then
            Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
16
17
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18
            case c of
19
                when Constraint_UNKNOWN
                                              rt_unknown = TRUE;
                                                                     // store UNKNOWN value
20
                                                                     // store original value
                 when Constraint_NONE
when Constraint_UNDEF
                                              rt unknown = FALSE;
21
                                             UNDEFINED;
22
                 when Constraint_NOP
                                              EndOfInstruction();
23
        if s == n \&\& n != 31 then
24
25
            Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26
            case c of
27
                 when Constraint UNKNOWN
                                              rn unknown = TRUE;
                                                                     // address is UNKNOWN
                                              rn_unknown = FALSE;
28
                 when Constraint_NONE
                                                                     // address is original base
29
                 when Constraint_UNDEF
                                              UNDEFINED;
30
                 when Constraint_NOP
                                              EndOfInstruction();
31
32
    Virtual Address base:
33
    if rn_unknown then
        base = VirtualAddress UNKNOWN;
```

```
else
36
         base = BaseReg[n];
37
38
    bits(64) address = VAddress(base);
39
40
    case memop of
41
         when MemOp STORE
42
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
             if rt_unknown then
44
                  data = bits(datasize) UNKNOWN;
45
              elsif pair then
                 bits(datasize DIV 2) el1 = X[t];
bits(datasize DIV 2) el2 = X[t2];
46
47
48
                  data = if BigEndian() then el1 : el2 else el2 : el1;
             else
50
                  data = X[t];
51
52
53
             bit status = '1';
             // Check whether the Exclusives monitors are set to include the // physical memory locations corresponding to virtual address \,
54
55
                 range [address, address+dbytes-1].
             if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57
58
                  // This atomic write will be rejected if it does not refer
                  ^{\prime\prime} to the same physical locations after address translation.
59
                  Mem[address, dbytes, acctype] = data;
60
                  status = ExclusiveMonitorsStatus();
61
             X[s] = ZeroExtend(status, 32);
         when MemOp_LOAD
64
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65
              \ensuremath{//} Tell the Exclusives monitors to record a sequence of one or more atomic
66
              // memory reads from virtual address range [address, address+dbytes-1].
67
             // The Exclusives monitor will only be set if all the reads are from the
             // same dbytes-aligned physical address, to allow for the possibility of
69
              // an atomicity break if the translation is changed between reads.
70
             AArch64.SetExclusiveMonitors(address, dbytes);
71
72
73
             if pair then
                  if rt_unknown then
74
                       // ConstrainedUNPREDICTABLE case
75
                      X[t] = bits(datasize) UNKNOWN;
                                                                   // In this case t = t2
76
77
78
                  elsif elsize == 32 then
                       // 32-bit load exclusive pair (atomic)
                      data = Mem[address, dbytes, acctype];
79
                      if BigEndian() then
80
                           X[t] = data<datasize-1:elsize>;
81
                           X[t2] = data<elsize-1:0>;
82
83
                           X[t] = data<elsize-1:0>;
                           X[t2] = data<datasize-1:elsize>;
84
                  else // elsize == 64
85
                       // 64-bit load exclusive pair (not atomic),
86
                        // but must be 128-bit aligned
                      if address != Align(address, dbytes) then
  iswrite = FALSE;
88
89
90
                           secondstage = FALSE;
                      AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));

X[t] = Mem[address + 0, 8, acctype];

X[t2] = Mem[address + 8, 8, acctype];
91
92
93
94
95
                  data = Mem[address, dbytes, acctype];
96
                  X[t] = ZeroExtend(data, regsize);
```

# 4.2.83 PRFM (immediate)

Prefetch Memory (immediate) signals the memory system that data memory accesses from a specified address are likely to occur in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as preloading the cache line containing the specified address into one or more caches.

The effect of an PRFM instruction is IMPLEMENTATION DEFINED. For more information, see *Prefetch memory*.

For information about memory accesses, see Load/Store addressing modes.



```
PRFM (<prfop>|#<imm5>), [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')

PRFM (<prfop>|#<imm5>), [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

#### **Assembler Symbols**

#### **PLD**

Prefetch for load, encoded in the "Rt<4:3>" field as 0b00.

# PLI

Preload instructions, encoded in the "Rt<4:3>" field as 0b01.

# PST

Prefetch for store, encoded in the "Rt<4:3>" field as 0b10.

<target> is one of:

## L1

Level 1 cache, encoded in the "Rt<2:1>" field as 0b00.

# L2

Level 2 cache, encoded in the "Rt<2:1>" field as 0b01.

# L3

Level 3 cache, encoded in the "Rt<2:1>" field as 0b10. <policy> is one of:

#### **KEEP**

Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt<0>" field as 0.

# **STRM**

Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt<0>" field as 1.

For more information on these prefetch operations, see *Prefetch memory*. For other encodings of the "Rt" field, use <imm5>.

- <imm5> Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field. This syntax is only for encodings that are not accessible using cprfop>.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <pimm> Is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as <pimm>/8.

#### **Shared Decode**

```
integer n = UInt(Rn);
     integer t = UInt(Rt);
3
    AccType acctype = AccType_NORMAL;
    MemOp memop;
    boolean signed;
    integer regsize;
    if opc<1> == '0' then
          // store or zero-extending load
         memop = if opc<0> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
10
11
12
         signed = FALSE;
13
    else
         if size == '11' then
             memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
15
16
17
         else
              // sign-extending load
18
              memop = MemOp_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
19
20
              regsize = if opc<0> == '1' then 32 else 64;
22
              signed = TRUE;
23
    integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
   bits(datasize) data;
   boolean wb_unknown = FALSE;
   boolean rt_unknown = FALSE;
   if memop == MemOp_LOAD && wback && n == t && n != 31 then
          ConstrainUnpredictable (Unpredictable_WBOVERLAPLD);
       assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
       case c of
           when Constraint_WBSUPPRESS wback = FALSE;
11
                                                         // writeback is suppressed
           when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
12
           when Constraint_UNDEF
                                     UNDEFINED;
14
           when Constraint_NOP
                                    EndOfInstruction();
15
   16
17
18
       assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
       case c of
20
           when Constraint_NONE
                                     rt_unknown = FALSE; // value stored is original value
21
22
           when Constraint_UNKNOWN
                                     rt_unknown = TRUE;
                                                        // value stored is UNKNOWN
           when Constraint UNDEF
                                    UNDEFINED:
23
           when Constraint_NOP
                                    EndOfInstruction();
24
   VirtualAddress base;
26
27
   base = BaseReg[n, memop == MemOp_PREFETCH];
28
   address = VAddress(base);
29
30
   if ! postindex then
31
       address = address + offset;
   case memop of
```

# Chapter 4. Instruction definitions

```
when MemOp_STORE
              VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
              if rt_unknown then
37
                   data = bits(datasize) UNKNOWN;
38
39
                  data = X[t];
40
              Mem[address, datasize DIV 8, acctype] = data;
41
42
         when MemOp_LOAD
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
data = Mem[address, datasize DIV 8, acctype];
43
44
45
              if signed then
   X[t] = SignExtend(data, regsize);
46
47
              else
                  X[t] = ZeroExtend(data, regsize);
49
50
         when MemOp_PREFETCH
51
52
53
             address = VAddress(base);
Prefetch(address, t<4:0>);
54
    if wback then
55
        if wb_unknown then
56
57
58
              base = VirtualAddress UNKNOWN;
             base = VAAdd(base,offset);
59
     BaseReg[n] = base;
```

# 4.2.84 PRFM (literal)

Prefetch Memory (literal) signals the memory system that data memory accesses from a specified address are likely to occur in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as preloading the cache line containing the specified address into one or more caches.

The effect of an PRFM instruction is IMPLEMENTATION DEFINED. For more information, see *Prefetch memory*.

For information about memory accesses, see Load/Store addressing modes.



```
PRFM (<prfop>|#<imm5>), <label>
```

```
integer t = UInt(Rt);
    MemOp memop = MemOp_LOAD;
    boolean signed = FALSE;
    integer size;
    bits(64) offset;
    case opc of
    when '00'
            size = 4;
10
         when '01'
11
            size = 8;
12
         when '10'
            size = 4;
13
        signed = TRUE;
when '11'
14
15
             memop = MemOp_PREFETCH;
18
    offset = SignExtend(imm19:'00', 64);
```

## **Assembler Symbols**

<prfop> Is the prefetch operation, defined as <type><target><policy>. <type> is one of:

### PLD

Prefetch for load, encoded in the "Rt<4:3>" field as 0b00.

# PLI

Preload instructions, encoded in the "Rt<4:3>" field as 0b01.

# **PST**

Prefetch for store, encoded in the "Rt<4:3>" field as 0b10.

<target> is one of:

# L1

Level 1 cache, encoded in the "Rt<2:1>" field as 0b00.

# **L2**

Level 2 cache, encoded in the "Rt<2:1>" field as 0b01.

# L3

Level 3 cache, encoded in the "Rt<2:1>" field as 0b10. <policy> is one of:

#### **KEEP**

Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt<0>" field as 0.

#### **STRM**

Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt<0>" field as 1.

For more information on these prefetch operations, see Prefetch memory. For other encodings of the "Rt" field, use <imm5>.

<imm5> Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field. This syntax is only for encodings that are not accessible using cprfop>.

<label> Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.

```
VirtualAddress base = VAFromCapability(PCC);
    bits(64) address = VAddress(base) + offset;
4
    bits(size*8) data;
6
    case memop of
        when MemOp_LOAD
            VACheckAddress(base, address, size, CAP_PERM_LOAD, AccType_NORMAL);
            data = Mem[address, size, AccType_NORMAL];
10
            {\bf if} \ {\tt signed} \ {\bf then}
11
                 X[t] = SignExtend(data, 64);
            else
12
13
                 X[t] = data;
14
15
        when MemOp_PREFETCH
16
            Prefetch(address, t<4:0>);
```

# 4.2.85 PRFM (register)

Prefetch Memory (register) signals the memory system that data memory accesses from a specified address are likely to occur in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as preloading the cache line containing the specified address into one or more caches.

The effect of an PRFM instruction is IMPLEMENTATION DEFINED. For more information, see *Prefetch memory*.

For information about memory accesses, see Load/Store addressing modes.



```
PRFM (<prfop>|#<imm5>), [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')

PRFM (<prfop>|#<imm5>), [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 if option<1> == '0' then UNDEFINED; // sub-word index
5 ExtendType extend_type = DecodeRegExtend(option);
6 integer shift = if S == '1' then scale else 0;
```

### **Assembler Symbols**

<prfop> Is the prefetch operation, defined as <type><target><policy>. <type> is one of:

#### **PLD**

Prefetch for load, encoded in the "Rt<4:3>" field as 0b00.

# **PLI**

Preload instructions, encoded in the "Rt<4:3>" field as 0b01.

### **PST**

Prefetch for store, encoded in the "Rt<4:3>" field as 0b10.

<target> is one of:

#### L1

Level 1 cache, encoded in the "Rt<2:1>" field as 0b00.

# L2

Level 2 cache, encoded in the "Rt<2:1>" field as 0b01.

# L3

Level 3 cache, encoded in the "Rt<2:1>" field as 0b10. <policy> is one of:

# **KEEP**

Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt<0>" field as 0.

# **STRM**

Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt<0>" field as 1.

For more information on these prefetch operations, see *Prefetch memory*. For other encodings of the "Rt" field, use <imm5>.

<imm5> Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field. This syntax is only for encodings that are not accessible using cprfop>.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

<Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.

<Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.

<extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in"option":

option	<extend></extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

<amount> Is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	# O
1	#3

### **Shared Decode**

```
integer n = UInt(Rn);
     integer t = UInt(Rt);
    integer m = UInt(Rm);
     AccType acctype = AccType_NORMAL;
    MemOp memop;
6
    boolean signed;
    integer regsize;
    if opc<1> == '0' then
         // store or zero-extending load
memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
10
11
         regsize = if size == '11' then 64 else 32; signed = FALSE;
12
13
14
15
         if size == '11' then
              memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
16
17
18
         else
              // sign-extending load
19
20
              memop = MemOp_LOAD;
21
              if size == '10' && opc<0> == '1' then UNDEFINED;
              regsize = if opc<0> == '1' then 32 else 64;
signed = TRUE;
22
23
24
    integer datasize = 8 << scale;</pre>
```

```
bits(64) offset = ExtendReg(m, extend_type, shift);

bits(64) address;
bits(datasize) data;

boolean wb_unknown = FALSE;
boolean rt_unknown = FALSE;
```

### 4.2. Modified base instructions

```
if memop == MemOp_LOAD && wback && n == t && n != 31 then
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
10
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12
        case c of
13
            when Constraint_WBSUPPRESS wback = FALSE;
                                                                // writeback is suppressed
            when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is Suppress
14
            when Constraint_UNDEF
                                         UNDEFINED:
15
            when Constraint_NOP
16
                                         EndOfInstruction();
    if memop == MemOp_STORE && wback && n == t && n != 31 then
19
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
20
21
        case c of
                                         rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
22
            when Constraint NONE
23
            when Constraint_UNKNOWN
24
            when Constraint_UNDEF
                                         UNDEFINED;
25
            when Constraint_NOP
                                         EndOfInstruction();
26
27
    VirtualAddress base:
28
29
    base = BaseReg[n, memop == MemOp_PREFETCH];
    address = VAddress(base);
31
32
    if ! postindex then
33
        address = address + offset;
34
35
    case memop of
36
        when MemOp_STORE
37
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38
39
            if rt_unknown then
                 data = bits(datasize) UNKNOWN;
40
            else
41
                data = X[t];
            Mem[address, datasize DIV 8, acctype] = data;
43
44
        when MemOp_LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
data = Mem[address, datasize DIV 8, acctype];
45
46
47
            if signed then
48
                X[t] = SignExtend(data, regsize);
49
50
                 X[t] = ZeroExtend(data, regsize);
51
52
        when MemOp_PREFETCH
            address = VAddress(base);
53
            Prefetch(address, t<4:0>);
55
56
    if wback then
57
58
        if wb_unknown then
            base = VirtualAddress UNKNOWN;
59
        else
60
            base = VAAdd(base,offset);
62
    BaseReg[n] = base;
```

# 4.2.86 PRFUM

Prefetch Memory (unscaled offset) signals the memory system that data memory accesses from a specified address are likely to occur in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as preloading the cache line containing the specified address into one or more caches.

The effect of an PRFUM instruction is IMPLEMENTATION DEFINED. For more information, see *Prefetch memory*.

For information about memory accesses, see *Load/Store addressing modes*.



```
PRFUM (<prfop>|#<imm5>), [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

PRFUM (<prfop>|#<imm5>), [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

### **Assembler Symbols**

#### **PLD**

Prefetch for load, encoded in the "Rt<4:3>" field as 0b00.

# PLI

Preload instructions, encoded in the "Rt<4:3>" field as 0b01.

# **PST**

Prefetch for store, encoded in the "Rt<4:3>" field as 0b10.

<target> is one of:

### L1

Level 1 cache, encoded in the "Rt<2:1>" field as 0b00.

# L2

Level 2 cache, encoded in the "Rt<2:1>" field as 0b01.

# **L3**

Level 3 cache, encoded in the "Rt<2:1>" field as 0b10. <policy> is one of:

### **KEEP**

Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt<0>" field as 0.

# **STRM**

Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt<0>" field as 1.

For more information on these prefetch operations, see *Prefetch memory*. For other encodings of the "Rt" field, use <imm5>.

- <imm5> Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field. This syntax is only for encodings that are not accessible using cprfop>.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### **Shared Decode**

```
integer n = UInt(Rn);
     integer t = UInt(Rt);
3
    AccType acctype = AccType_NORMAL;
    MemOp memop;
    boolean signed;
    integer regsize;
    if opc<1> == '0' then
          // store or zero-extending load
         memop = if opc<0> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
10
11
12
         signed = FALSE;
13
    else
         if size == '11' then
             memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
15
16
17
         else
              // sign-extending load
18
              memop = MemOp_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
19
20
              regsize = if opc<0> == '1' then 32 else 64;
22
              signed = TRUE;
23
    integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
   bits(datasize) data;
   boolean wb_unknown = FALSE;
   boolean rt_unknown = FALSE;
   if memop == MemOp_LOAD && wback && n == t && n != 31 then
          ConstrainUnpredictable (Unpredictable_WBOVERLAPLD);
       assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
       case c of
           when Constraint_WBSUPPRESS wback = FALSE;
                                                         // writeback is suppressed
11
           when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
12
           when Constraint_UNDEF
                                     UNDEFINED;
14
           when Constraint_NOP
                                    EndOfInstruction();
15
   16
17
18
       assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
       case c of
20
           when Constraint_NONE
                                     rt_unknown = FALSE; // value stored is original value
21
22
           when Constraint_UNKNOWN
                                     rt_unknown = TRUE;
                                                         // value stored is UNKNOWN
           when Constraint UNDEF
                                     INDEFINED:
23
           when Constraint_NOP
                                     EndOfInstruction();
24
   VirtualAddress base;
26
27
   base = BaseReg[n, memop == MemOp_PREFETCH];
28
   address = VAddress(base);
29
30
   if ! postindex then
31
       address = address + offset;
   case memop of
```


### Chapter 4. Instruction definitions

### 4.2. Modified base instructions

```
when MemOp_STORE
              VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
              if rt_unknown then
37
                   data = bits(datasize) UNKNOWN;
38
39
                  data = X[t];
40
              Mem[address, datasize DIV 8, acctype] = data;
41
42
         when MemOp_LOAD
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
data = Mem[address, datasize DIV 8, acctype];
43
44
45
              if signed then
   X[t] = SignExtend(data, regsize);
46
47
              else
                  X[t] = ZeroExtend(data, regsize);
49
50
         when MemOp_PREFETCH
51
52
53
             address = VAddress(base);
Prefetch(address, t<4:0>);
54
    if wback then
55
        if wb_unknown then
56
57
58
              base = VirtualAddress UNKNOWN;
             base = VAAdd(base,offset);
59
     BaseReg[n] = base;
```

# 4.2.87 RET

Return from subroutine branches unconditionally to an address in a register, with a hint that this is a subroutine return.



```
RET {<Xn>}
   integer n = UInt(Rn);
   BranchType branch_type;
        when '00' branch_type = BranchType_INDIR;
when '01' branch_type = BranchType_INDCALL;
6
         when '10' branch_type = BranchType_RET;
        otherwise UNDEFINED;
```

### **Assembler Symbols**

Is the optional name of the general-purpose register holding the address to be branched to, defaulting to X30 in A64, encoded in the "Rn" field. On disassembly, the <Xn> argument may be omitted if it is X30 and the ISA is A64.

```
Capability target;
if CCTLR[].PCCBO == '1' then
          target = CapSetOffset(PCC[], X[n]);
3
4
5
         target = CapSetValue(PCC[], X[n]);
6
    if branch_type == BranchType_INDCALL then
          if IsInC64() then
              if CCTLR[].SBL == '1' then
9
10
                   C[30] = CapSetObjectType(CapAdd(PCC[], 5), CAP_SEAL_TYPE_RB);
11
              else
         C[30] = CapAdd(PCC[], 5);
elsif CCTLR[].PCCBO == '1' then
        X[30] = PC[] + 4 - CapGetBase(PCC[]);
12
13
14
15
16
               X[30] = PC[] + 4;
17
    BranchToCapability(target,branch_type);
```

# 4.2.88 STADD, STADDL

Atomic add on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, adds the value held in a register to it, and stores the result back to memory.

- STADD has no memory ordering semantics.
- STADDL stores to memory with release semantics, as described in *Load-Acquire*, *Store-Release*.

For information about memory accesses, see *Load/Store addressing modes*.

This is an alias of LDADD, LDADDA, LDADDAL, LDADDL. This means:

- The encodings in this description are named to match the encodings of LDADD, LDADDA, LDADDAL, LDADDL.
- The description of LDADD, LDADDA, LDADDAL, LDADDL gives the operational pseudocode for this

### Integer

(FEAT\_LSE)



### 32-bit LDADD alias (size == 10 && R == 0)

```
STADD \langle Ws \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
STADD \langle Ws \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
```

### is equivalent to

```
LDADD<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

```
32-bit LDADDL alias (size == 10 && R == 1)
```

```
STADDL \langle Ws \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
STADDL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDADDL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# 64-bit LDADD alias (size == 11 && R == 0)

```
STADD \langle Xs \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
STADD <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### is equivalent to

```
LDADD<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

```
64-bit LDADDL alias (size == 11 && R == 1)
```

```
STADDL \langle Xs \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
STADDL \langle Xs \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
```

is equivalent to

LDADDL<Xs>, XZR, <Addressing\_Mode>

and is always the preferred disassembly.

### **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- Is the 64-bit name of the general-purpose register holding the data value to be operated on  $\langle Xs \rangle$ with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

# **Operation**

The description of LDADD, LDADDA, LDADDAL, LDADDL gives the operational pseudocode for this

# 4.2.89 STADDB, STADDLB

Atomic add on byte in memory, without return, atomically loads an 8-bit byte from memory, adds the value held in a register to it, and stores the result back to memory.

- STADDB has no memory ordering semantics.
- STADDLB stores to memory with release semantics, as described in *Load-Acquire*, *Store-Release*.


For information about memory accesses, see Load/Store addressing modes.

This is an alias of LDADDB, LDADDAB, LDADDALB, LDADDLB. This means:

- The encodings in this description are named to match the encodings of LDADDB, LDADDAB, LDADDALB, LDADDLB.
- The description of LDADDB, LDADDAB, LDADDALB, LDADDLB gives the operational pseudocode for this instruction.

### Integer

(FEAT\_LSE)



### No memory ordering (R == 0)

```
STADDB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STADDB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

```
LDADDB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# Release (R == 1)

```
STADDLB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STADDLB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### is equivalent to

```
LDADDLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Operation**

The description of LDADDB, LDADDAB, LDADDALB, LDADDLB gives the operational pseudocode for this instruction.

# 4.2.90 STADDH, STADDLH

Atomic add on halfword in memory, without return, atomically loads a 16-bit halfword from memory, adds the value held in a register to it, and stores the result back to memory.

- staddh has no memory ordering semantics.
- STADDLH stores to memory with release semantics, as described in Load-Acquire, Store-Release.


For information about memory accesses, see Load/Store addressing modes.

This is an alias of LDADDH, LDADDAH, LDADDALH, LDADDLH. This means:

- The encodings in this description are named to match the encodings of LDADDH, LDADDAH, LDADDALH, LDADDLH.
- The description of LDADDH, LDADDAH, LDADDALH, LDADDLH gives the operational pseudocode for this instruction.

### Integer

(FEAT\_LSE)



### No memory ordering (R == 0)

```
STADDH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STADDH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

```
LDADDH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

```
Release (R == 1)
```

```
STADDLH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STADDLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### is equivalent to

```
LDADDLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Operation**

The description of LDADDH, LDADDAH, LDADDALH, LDADDLH gives the operational pseudocode for this instruction.

# 4.2.91 STCLR, STCLRL

Atomic bit clear on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory.

- STCLR has no memory ordering semantics.
- STELRL stores to memory with release semantics, as described in Load-Acquire, Store-Release.


For information about memory accesses, see Load/Store addressing modes.

This is an alias of LDCLR, LDCLRA, LDCLRAL, LDCLRL. This means:

- The encodings in this description are named to match the encodings of LDCLR, LDCLRA, LDCLRAL, LDCLRL.
- The description of LDCLR, LDCLRA, LDCLRAL, LDCLRL gives the operational pseudocode for this
  instruction.

### Integer

(FEAT\_LSE)



### 32-bit LDCLR alias (size == 10 && R == 0)

```
STCLR <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STCLR <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

```
LDCLR<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### 32-bit LDCLRL alias (size == 10 && R == 1)

```
STCLRL <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STCLRL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDCLRL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# 64-bit LDCLR alias (size == 11 && R == 0)

```
STCLR <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')

STCLR <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDCLR<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# 64-bit LDCLRL alias (size == 11 && R == 1)

```
STCLRL <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')

STCLRL <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

LDCLRL<Xs>, XZR, <Addressing\_Mode>

and is always the preferred disassembly.

# **Assembler Symbols**

- Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xs>Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

# **Operation**

The description of LDCLR, LDCLRA, LDCLRAL, LDCLRL gives the operational pseudocode for this instruction.

# 4.2.92 STCLRB, STCLRLB

Atomic bit clear on byte in memory, without return, atomically loads an 8-bit byte from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory.

- STCLRB has no memory ordering semantics.
- STELRIB stores to memory with release semantics, as described in Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This is an alias of LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB. This means:

- The encodings in this description are named to match the encodings of LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB.
- The description of LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB gives the operational pseudocode for this instruction.

### Integer

(FEAT\_LSE)



### No memory ordering (R == 0)

```
STCLRB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STCLRB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

```
LDCLRB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

```
Release (R == 1)
```

```
STCLRLB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STCLRLB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### is equivalent to

```
LDCLRLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Operation**

The description of LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB gives the operational pseudocode for this instruction.

# 4.2.93 STCLRH, STCLRLH

Atomic bit clear on halfword in memory, without return, atomically loads a 16-bit halfword from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory.

- STCLRH has no memory ordering semantics.
- STELRLH stores to memory with release semantics, as described in Load-Acquire, Store-Release.


For information about memory accesses, see *Load/Store addressing modes*.

This is an alias of LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH. This means:

- The encodings in this description are named to match the encodings of LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH.
- The description of LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH gives the operational pseudocode for this instruction.

### Integer

(FEAT\_LSE)



### No memory ordering (R == 0)

```
STCLRH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STCLRH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

```
LDCLRH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

```
Release (R == 1)
```

```
STCLRLH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STCLRLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### is equivalent to

```
LDCLRLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Operation**

The description of LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH gives the operational pseudocode for this instruction.

# 4.2.94 STEOR, STEORL

Atomic exclusive OR on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, performs an exclusive OR with the value held in a register on it, and stores the result back to memory.

- STEOR has no memory ordering semantics.
- STEORL stores to memory with release semantics, as described in Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This is an alias of LDEOR, LDEORA, LDEORAL, LDEORL. This means:

- The encodings in this description are named to match the encodings of LDEOR, LDEORA, LDEORAL, LDEORL.
- The description of LDEOR, LDEORA, LDEORAL, LDEORL gives the operational pseudocode for this
  instruction.

### Integer

(FEAT\_LSE)

```
    1
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    1
    x
    1
    1
    1
    1
    Rs
    0
    0
    1
    0
    0
    0
    Rn
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
```

### 32-bit LDEOR alias (size == 10 && R == 0)

```
STEOR <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STEOR <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

```
LDEOR<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

```
32-bit LDEORL alias (size == 10 && R == 1)
```

```
STEORL <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STEORL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDEORL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# 64-bit LDEOR alias (size == 11 && R == 0)

```
STEOR <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')

STEOR <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDEOR<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

```
64-bit LDEORL alias (size == 11 && R == 1)
```

```
STEORL <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')

STEORL <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

LDEORL<Xs>, XZR, <Addressing\_Mode>

and is always the preferred disassembly.

### **Assembler Symbols**

- Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xs>Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

# **Operation**

The description of LDEOR, LDEORA, LDEORAL, LDEORL gives the operational pseudocode for this instruction.

# 4.2.95 STEORB, STEORLB

Atomic exclusive OR on byte in memory, without return, atomically loads an 8-bit byte from memory, performs an exclusive OR with the value held in a register on it, and stores the result back to memory.

- STEORB has no memory ordering semantics.
- STEORLB stores to memory with release semantics, as described in Load-Acquire, Store-Release.

For information about memory accesses, see *Load/Store addressing modes*.

This is an alias of LDEORB, LDEORAB, LDEORALB, LDEORLB. This means:

- The encodings in this description are named to match the encodings of LDEORB, LDEORAB, LDEORALB, LDEORLB.
- The description of LDEORB, LDEORAB, LDEORALB, LDEORLB gives the operational pseudocode for this instruction.

### Integer

(FEAT\_LSE)



### No memory ordering (R == 0)

```
STEORB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STEORB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

```
LDEORB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

```
Release (R == 1)
```

```
STEORLB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STEORLB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### is equivalent to

```
LDEORLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Operation**

The description of LDEORB, LDEORAB, LDEORALB, LDEORLB gives the operational pseudocode for this instruction.

# 4.2.96 STEORH, STEORLH

Atomic exclusive OR on halfword in memory, without return, atomically loads a 16-bit halfword from memory, performs an exclusive OR with the value held in a register on it, and stores the result back to memory.

- STEORH has no memory ordering semantics.
- STEORLH stores to memory with release semantics, as described in Load-Acquire, Store-Release.


For information about memory accesses, see *Load/Store addressing modes*.

This is an alias of LDEORH, LDEORAH, LDEORALH, LDEORLH. This means:

- The encodings in this description are named to match the encodings of LDEORH, LDEORAH, LDEORALH, LDEORLH.
- The description of LDEORH, LDEORAH, LDEORALH, LDEORLH gives the operational pseudocode for this instruction.

### Integer

(FEAT\_LSE)



### No memory ordering (R == 0)

```
STEORH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STEORH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

```
LDEORH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

```
Release (R == 1)
```

```
STEORLH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STEORLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### is equivalent to

```
LDEORLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Operation**

The description of LDEORH, LDEORAH, LDEORALH, LDEORLH gives the operational pseudocode for this instruction.

# 4.2.97 STLLR

Store LORelease Register stores a 32-bit word or a 64-bit doubleword to a memory location, from a register. The instruction also has memory ordering semantics as described in Load LOAcquire, Store LORelease. For information about memory accesses, see Load/Store addressing modes.

# No offset (FEAT\_LOR)

```
32\text{-bit} (size == 10)
STLLR <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
STLLR \langle Wt \rangle, [\langle Cn | CSP \rangle \{, \#0\}] // (PSTATE.C64 == '1')
```

```
64-bit (size == 11)
```

STLLR  $\langle Xt \rangle$ , [ $\langle Xn | SP \rangle \{, \#0\}$ ] // (PSTATE.C64 == '0')

```
STLLR \langle Xt \rangle, [\langle Cn|CSP \rangle \{, \#0\}] // (PSTATE.C64 == '1'
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs);
                               // ignored by all loads and store-release
AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = elsize;
```

### **Assembler Symbols**


- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
   VirtualAddress base = BaseReg[n];
   bits(64) address = VAddress(base);
6
    case memop of
        when MemOp_STORE
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
            data = X[t];
10
11
            Mem[address, dbytes, acctype] = data;
12
13
        when MemOp LOAD
14
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15
            data = Mem[address, dbytes, acctype];
            X[t] = ZeroExtend(data, regsize);
16
```

### 4.2.98 STLLRB

Store LORelease Register Byte stores a byte from a 32-bit register to a memory location. The instruction also has memory ordering semantics as described in *Load LOAcquire*, *Store LORelease*. For information about memory accesses, see *Load/Store addressing modes*.

# No offset (FEAT\_LOR)



```
STLLRB <Wt>, [<Xn|SP>{, #0}] // (PSTATE.C64 == '0')

STLLRB <Wt>, [<Cn|CSP>{, #0}] // (PSTATE.C64 == '1')

integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release

AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = elsize;</pre>
```

# **Assembler Symbols**


- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    VirtualAddress base = BaseReg[n];
    bits(64) address = VAddress(base);
    case memop of
8
         when MemOp STORE
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10
             data = X[t];
             Mem[address, dbytes, acctype] = data;
12
13
         when MemOp LOAD
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, dbytes, acctype];
14
15
             X[t] = ZeroExtend(data, regsize);
```

### 4.2.99 STLLRH

Store LORelease Register Halfword stores a halfword from a 32-bit register to a memory location. The instruction also has memory ordering semantics as described in Load LOAcquire, Store LORelease. For information about memory accesses, see Load/Store addressing modes.

# No offset (FEAT\_LOR)



```
STLLRH <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
STLLRH \langle Wt \rangle, [\langle Cn|CSP \rangle \{, \#0\}] // (PSTATE.C64 == '1')
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2); // ignored by load/store single register
                             // ignored by all loads and store-release
integer s = UInt(Rs);
AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = elsize;
```

# **Assembler Symbols**

- Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- $\langle Xn|SP \rangle$ Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- Is the name of the capability register or capability stack pointer holding the base address, <Cn|CSP> encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    VirtualAddress base = BaseReg[n];
    bits(64) address = VAddress(base);
    case memop of
8
         when MemOp STORE
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10
             data = X[t];
             Mem[address, dbytes, acctype] = data;
12
13
         when MemOp LOAD
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, dbytes, acctype];
14
15
             X[t] = ZeroExtend(data, regsize);
```

# 4.2.100 STLR

Store-Release Register stores a 32-bit word or a 64-bit doubleword to a memory location, from a register. The instruction also has memory ordering semantics as described in *Load-Acquire*, *Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.




### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    VirtualAddress base = BaseReg[n];
    bits(64) address = VAddress(base);
    case memop of
        when MemOp_STORE
9
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10
             data = X[t];
11
             Mem[address, dbvtes, acctvpe] = data;
12
13
        when MemOp_LOAD
14
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
             data = Mem[address, dbytes, acctype];
X[t] = ZeroExtend(data, regsize);
15
16
```

# 4.2.101 STLRB

Store-Release Register Byte stores a byte from a 32-bit register to a memory location. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
STLRB <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
    STLRB < Wt >, [< Cn | CSP > \{, #0\}] // (PSTATE.C64 == '1')
    integer n = UInt(Rn);
    integer t = UInt(Rt);
    integer t2 = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release
3
    integer s = UInt(Rs);
    AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 << UInt(size);
    integer regsize = if elsize == 64 then 64 else 32;
    integer datasize = elsize;
```


### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- $\langle Xn|SP \rangle$ Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    VirtualAddress base = BaseReg[n];
bits(64) address = VAddress(base);
4
5
    case memop of
8
        when MemOp_STORE
9
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10
             data = X[t];
11
             Mem[address, dbytes, acctype] = data;
12
13
        when MemOp_LOAD
14
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15
             data = Mem[address, dbytes, acctype];
             X[t] = ZeroExtend(data, regsize);
16
```

# 4.2.102 STLRH

Store-Release Register Halfword stores a halfword from a 32-bit register to a memory location. The instruction also has memory ordering semantics as described in *Load-Acquire*, *Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.



```
STLRH <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

STLRH <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')

integer n = UInt(Rn);
integer t = UInt(Rt);
integer t = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release

AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = elsize;</pre>
```


### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    VirtualAddress base = BaseReg[n];
bits(64) address = VAddress(base);
4
5
    case memop of
8
        when MemOp_STORE
9
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10
             data = X[t];
11
             Mem[address, dbytes, acctype] = data;
12
13
        when MemOp_LOAD
14
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15
             data = Mem[address, dbytes, acctype];
             X[t] = ZeroExtend(data, regsize);
16
```

# 4.2.103 STLXP

Store-Release Exclusive Pair of registers stores two 32-bit words or two 64-bit doublewords to a memory location if the PE has exclusive access to the memory address, from two registers, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. A 32-bit pair requires the address to be doubleword aligned and is single-copy atomic at doubleword granularity. A 64-bit pair requires the address to be quadword aligned and, if the Store-Exclusive succeeds, it causes a single-copy atomic update of the 128-bit memory location being updated. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.



```
32-bit (sz == 0)

STLXP <Ws>, <Wt1>, <Wt2>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

STLXP <Ws>, <Wt1>, <Wt2>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')

64-bit (sz == 1)

STLXP <Ws>, <Xt1>, <Xt2>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

STLXP <Ws>, <Xt1>, <Xt2>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

STLXP <Ws>, <Xt1>, <Xt2>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')

integer n = UInt(Rn);
integer t = UInt(Rt);
integer t = UInt(Rt);
integer t = UInt(Rt);
// ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release

AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
boolean pair = TRUE;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer regsize = 32 << UInt(sz);
integer regsize = if elsize == 64 then 64 else 32;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STLXP*.

# **Assembler Symbols**

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

0

If the operation updates memory.

integer datasize = if pair then elsize \* 2 else elsize;

1

If the operation fails to update memory.

- < Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- <Ws> is not updated.

Accessing an address that is not aligned to the size of the data being accessed causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.


```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;
3
    if memop == MemOp_LOAD && pair && t == t2 then
                      = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
        case c of
9
            when Constraint_UNKNOWN
when Constraint_UNDEF
10
                                         rt unknown = TRUE;
                                                                // result is UNKNOWN
11
                                         UNDEFINED:
12
            when Constraint_NOP
                                        EndOfInstruction();
14
    if memop == MemOp_STORE then
15
        if s == t || (pair && s == t2) then
16
            Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
17
18
            case c of
19
                when Constraint_UNKNOWN
                                             rt_unknown = TRUE;
                                                                     // store UNKNOWN value
                when Constraint_NONE
20
                                             rt_unknown = FALSE; // store original value
21
22
                 when Constraint_UNDEF
                                             UNDEFINED;
                when Constraint NOP
                                             EndOfInstruction();
23
        if s == n && n != 31 then
24
            Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26
27
                when Constraint_UNKNOWN
                                            rn_unknown = TRUE;
                                                                     // address is UNKNOWN
                                             rn_unknown = FALSE;
28
                 when Constraint_NONE
                                                                     // address is original base
29
                 when Constraint_UNDEF
                                             UNDEFINED:
30
                 when Constraint_NOP
                                             EndOfInstruction();
31
    VirtualAddress base;
33
    if rn_unknown then
34
        base = VirtualAddress UNKNOWN;
35
36
        base = BaseReg[n]:
37
38
    bits(64) address = VAddress(base);
39
40
    case memop of
41
        when MemOp_STORE
42
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
            if rt unknown then
44
                 data = bits(datasize) UNKNOWN;
45
            elsif pair then
                bits(datasize DIV 2) el1 = X[t];
bits(datasize DIV 2) el2 = X[t2];
46
47
48
                 data = if BigEndian() then el1 : el2 else el2 : el1;
50
                 data = X[t];
52
            bit status = '1';
```

### 4.2. Modified base instructions

```
// Check whether the Exclusives monitors are set to include the
              // physical memory locations corresponding to virtual address // range [address, address+dbytes-1].
56
              if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57
58
                  // This atomic write will be rejected if it does not refer
// to the same physical locations after address translation.
59
                  Mem[address, dbytes, acctype] = data;
status = ExclusiveMonitorsStatus();
60
              X[s] = ZeroExtend(status, 32);
63
         when MemOp_LOAD
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
64
65
              // Tell the Exclusives monitors to record a sequence of one or more atomic
              // memory reads from virtual address range [address, address+dbytes-1].
66
              // The Exclusives monitor will only be set if all the reads are from the
67
68
              // same dbytes-aligned physical address, to allow for the possibility of
69
              // an atomicity break if the translation is changed between reads.
70
             AArch64.SetExclusiveMonitors(address, dbytes);
71
72
             if pair then
73
                  if rt_unknown then
74
                      // ConstrainedUNPREDICTABLE case
75
76
77
                       X[t] = bits(datasize) UNKNOWN;
                                                                     // In this case t = t2
                  elsif elsize == 32 then
   // 32-bit load exclusive pair (atomic)
                       data = Mem[address, dbytes, acctype];
78
79
                       if BigEndian() then
80
                           X[t] = data<datasize-1:elsize>;
81
                           X[t2] = data<elsize-1:0>;
82
                            X[t] = data<elsize-1:0>;
X[t2] = data<datasize-1:elsize>;
83
84
85
                  else // elsize == 64
                       // 64-bit load exclusive pair (not atomic),
86
87
                         / but must be 128-bit aligned
                       if address != Align(address, dbytes) then
  iswrite = FALSE;
88
89
90
                           secondstage = FALSE;
AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
91
92
                       X[t] = Mem[address + 0, 8, acctype];
93
                       X[t2] = Mem[address + 8, 8, acctype];
94
95
                  data = Mem[address, dbytes, acctype];
                  X[t] = ZeroExtend(data, regsize);
96
```

# 4.2.104 STLXR

Store-Release Exclusive Register stores a 32-bit word or a 64-bit doubleword to memory if the PE has exclusive access to the memory address, from two registers, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. The memory access is atomic. The instruction also has memory ordering semantics as described in *Load-Acquire*, *Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.



# 32-bit (size == 10)

```
STLXR <Ws>, <Wt>, [<Xn|SP>{, #0}] // (PSTATE.C64 == '0')

STLXR <Ws>, <Wt>, [<Cn|CSP>{, #0}] // (PSTATE.C64 == '1')
```

### 64-bit (size == 11)

```
STLXR <Ws>, <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

STLXR <Ws>, <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release

AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
boolean pair = FALSE;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = if pair then elsize * 2 else elsize;</pre>
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STLXR*.

### **Assembler Symbols**

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

0

If the operation updates memory.

1

If the operation fails to update memory.

- < Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

• Memory is not updated.

• <Ws> is not updated.

Accessing an address that is not aligned to the size of the data being accessed causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;
    if memop == MemOp_LOAD && pair && t == t2 then
         Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9
        case c of
10
             when Constraint UNKNOWN
                                           rt unknown = TRUE;
                                                                   // result is UNKNOWN
11
             when Constraint_UNDEF
                                           UNDEFINED;
12
             when Constraint NOP
                                           EndOfInstruction();
13
14
    if memop == MemOp_STORE then
        if s == t || (pair && s == t2) then
    Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
15
16
             assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
17
             case c of
18
19
                 when Constraint_UNKNOWN
                                               rt unknown = TRUE;
                                                                        // store UNKNOWN value
20
                 when Constraint_NONE
                                               rt_unknown = FALSE;
                                                                       // store original value
21
                 when Constraint_UNDEF
                                               UNDEFINED:
22
                 when Constraint NOP
                                               EndOfInstruction();
23
        if s == n && n != 31 then
24
             Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
             assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26
27
             case c of
                 when Constraint_UNKNOWN
                                               rn unknown = TRUE;
                                                                        // address is UNKNOWN
28
                                               rn unknown = FALSE;
                                                                       // address is original base
                 when Constraint NONE
29
                 when Constraint UNDEF
                                               UNDEFINED:
                 when Constraint_NOP
                                               EndOfInstruction();
31
32
    VirtualAddress base;
33
34
    if rn_unknown then
        base = VirtualAddress UNKNOWN;
35
    else
36
        base = BaseReg[n];
37
38
    bits(64) address = VAddress(base);
39
40
    {\tt case}\ {\tt memop}\ {\tt of}
41
        when MemOp STORE
42
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
             if rt_unknown then
44
                 data = bits(datasize) UNKNOWN;
45
             elsif pair then
                 bits(datasize DIV 2) el1 = X[t];
bits(datasize DIV 2) el2 = X[t2];
46
47
48
                 data = if BigEndian() then ell : el2 else el2 : el1;
             else
50
                 data = X[t];
51
52
53
             bit status = '1';
             // Check whether the Exclusives monitors are set to include the
54
             // physical memory locations corresponding to virtual address
55
                range [address, address+dbytes-1].
             if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57
                 // This atomic write will be rejected if it does not refer
58
                  \ensuremath{//} to the same physical locations after address translation.
59
                 Mem[address, dbytes, acctype] = data;
60
             status = ExclusiveMonitorsStatus();
X[s] = ZeroExtend(status, 32);
61
63
64
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65
             \ensuremath{//} Tell the Exclusives monitors to record a sequence of one or more atomic
             // memory reads from virtual address range [address, address+dbytes-1].
```

# Chapter 4. Instruction definitions

### 4.2. Modified base instructions

```
// The Exclusives monitor will only be set if all the reads are from the
               // same dbytes-aligned physical address, to allow for the possibility of // an atomicity break if the translation is changed between reads.
68
70
               AArch64.SetExclusiveMonitors(address, dbytes);
71
72
               if pair then
73
74
75
                   if rt_unknown then
                        // ConstrainedUNPREDICTABLE case
                        X[t] = bits(datasize) UNKNOWN;
                                                                         // In this case t = t2
76
77
78
79
                    elsif elsize == 32 then
                         // 32-bit load exclusive pair (atomic)
                         data = Mem[address, dbytes, acctype];
                         if BigEndian() then
80
                             X[t] = data<datasize-1:elsize>;
X[t2] = data<elsize-1:0>;
81
82
83
                             X[t] = data<elsize-1:0>;
                    84
85
86
87
                         // but must be 128-bit aligned
                         if address != Align(address, dbytes) then
   iswrite = FALSE;
89
                        secondstage = FALSE;
AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
X[t] = Mem[address + 0, 8, acctype];
X[t2] = Mem[address + 8, 8, acctype];
90
91
92
94
95
                    data = Mem[address, dbytes, acctype];
96
                   X[t] = ZeroExtend(data, regsize);
```

# 4.2.105 STLXRB

Store-Release Exclusive Register Byte stores a byte from a 32-bit register to memory if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. The memory access is atomic. The instruction also has memory ordering semantics as described in *Load-Acquire*, *Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.



```
STLXRB <Ws>, <Wt>, [<Xn|SP>{, #0}] // (PSTATE.C64 == '0')

STLXRB <Ws>, <Wt>, [<Cn|CSP>{, #0}] // (PSTATE.C64 == '1')

integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release

AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
boolean pair = FALSE;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 < UInt(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = if pair then elsize * 2 else elsize;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STLXRB*.

# **Assembler Symbols**

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

0

If the operation updates memory.

1

If the operation fails to update memory.

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

# Aborts

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- <Ws> is not updated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

### 4.2. Modified base instructions

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    boolean rt_unknown = FALSE;
    boolean rn_unknown = FALSE;
    if memop == MemOp_LOAD && pair && t == t2 then
6
        Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
        case c of
            when Constraint_UNKNOWN
10
                                          rt_unknown = TRUE;
                                                               // result is UNKNOWN
11
            when Constraint_UNDEF
                                          UNDEFINED;
12
            when Constraint_NOP
                                         EndOfInstruction():
13
    if memop == MemOp STORE then
14
       15
16
17
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18
            case c of
                                                                      // store UNKNOWN value \,
19
                 when Constraint_UNKNOWN
                                             rt_unknown = TRUE;
                                              rt_unknown = FALSE;
20
                 when Constraint NONE
                                                                     // store original value
21
                 when Constraint_UNDEF
                                              UNDEFINED;
                when Constraint_NOP
22
                                             EndOfInstruction();
23
        if s == n && n != 31 then
24
            {\tt Constraint \ c = ConstrainUnpredictable (Unpredictable\_BASEOVERLAP);}
25
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26
            case c of
27
                when Constraint_UNKNOWN
                                             rn_unknown = TRUE;
                                                                      // address is UNKNOWN
28
                 when Constraint_NONE
                                              rn_unknown = FALSE;
                                                                     // address is original base
29
                 when Constraint_UNDEF
                                              UNDEFINED;
30
                 when Constraint_NOP
                                              EndOfInstruction();
31
32
    VirtualAddress base;
33
    if rn unknown then
34
        base = VirtualAddress UNKNOWN;
35
36
        base = BaseReg[n];
37
38
    bits(64) address = VAddress(base);
39
40
    case memop of
41
        when MemOp_STORE
42
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
            if rt_unknown then
44
                data = bits(datasize) UNKNOWN;
45
            elsif pair then
                bits(datasize DIV 2) el1 = X[t];
                 bits(datasize DIV 2) el2 = X[t2];
47
48
                 data = if BigEndian() then el1 : el2 else el2 : el1;
49
            else
50
                 data = X[t]:
51
52
            bit status = '1';
             // Check whether the Exclusives monitors are set to include the
54
             // physical memory locations corresponding to virtual address
55
             // range [address, address+dbytes-1].
56
            \textbf{if} \ \texttt{AArch64}. \texttt{ExclusiveMonitorsPass} (\texttt{address}, \ \texttt{dbytes}) \ \textbf{then}
57
                 // This atomic write will be rejected if it does not refer
// to the same physical locations after address translation.
58
59
                 Mem[address, dbytes, acctype] = data;
                 status = ExclusiveMonitorsStatus();
61
            X[s] = ZeroExtend(status, 32);
62
63
        when MemOp LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
64
65
             // Tell the Exclusives monitors to record a sequence of one or more atomic
             // memory reads from virtual address range [address, address+dbytes-1].
67
             // The Exclusives monitor will only be set if all the reads are from the
68
             \ensuremath{//} same dbytes-aligned physical address, to allow for the possibility of
69
            // an atomicity break if the translation is changed between reads.
AArch64.SetExclusiveMonitors(address, dbytes);
70
71
72
            if pair then
73
74
                 if rt_unknown then
                     // ConstrainedUNPREDICTABLE case
75
                                                              // In this case t = t2
                     X[t] = bits(datasize) UNKNOWN;
76
                 elsif elsize == 32 then
   // 32-bit load exclusive pair (atomic)
77
78
                     data = Mem[address, dbytes, acctype];
79
                     if BigEndian() then
80
                         X[t] = data<datasize-1:elsize>;
81
                         X[t2] = data < elsize - 1:0>;
                     else
```

# Chapter 4. Instruction definitions

### 4.2. Modified base instructions

```
X[t] = data<elsize-1:0>;
X[t2] = data<datasize-1:elsize>;

else // elsize == 64

// 64-bit load exclusive pair (not atomic),
// but must be 128-bit aligned

if address != Align(address, dbytes) then
    iswrite = FALSE;
    secondstage = FALSE;
    AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));

X[t] = Mem[address + 0, 8, acctype];
X[t2] = Mem[address + 8, 8, acctype];

else

data = Mem[address, dbytes, acctype];
X[t] = ZeroExtend(data, regsize);
```

# 4.2.106 STLXRH

Store-Release Exclusive Register Halfword stores a halfword from a 32-bit register to memory if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. The memory access is atomic. The instruction also has memory ordering semantics as described in *Load-Acquire*, *Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.



```
STLXRH <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

STLXRH <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release

6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;

7 boolean pair = FALSE;

8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;

9 integer elsize = 8 << UInt(size);

10 integer regsize = if elsize == 64 then 64 else 32;

11 integer datasize = if pair then elsize * 2 else elsize;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STLXRH*.

### **Assembler Symbols**

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

0

If the operation updates memory.

1

If the operation fails to update memory.

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- <Ws> is not updated.

A non halfword-aligned memory address causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
3
    boolean rt_unknown = FALSE;
    boolean rn_unknown = FALSE;
    if memop == MemOp_LOAD && pair && t == t2 then
    Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
            when Constraint_UNKNOWN
                                          rt_unknown = TRUE;
                                         UNDEFINED;
11
            when Constraint_UNDEF
12
            when Constraint NOP
                                         EndOfInstruction();
13
14
    if memop == MemOp_STORE then
15
        if s == t || (pair && s == t2) then
16
            Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18
            case c of
                when Constraint_UNKNOWN
19
                                             rt_unknown = TRUE;
                                                                     // store UNKNOWN value
20
                                             rt_unknown = FALSE;
                 when Constraint NONE
                                                                     // store original value
                 when Constraint_UNDEF
                                             UNDEFINED;
22
                 when Constraint_NOP
                                             EndOfInstruction();
        if s == n && n != 31 then
    Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
23
24
25
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26
            case c of
27
                when Constraint_UNKNOWN
                                              rn_unknown = TRUE;
                                                                      // address is UNKNOWN
28
                 when Constraint_NONE
                                              rn_unknown = FALSE;
                                                                     // address is original base
29
                 when Constraint_UNDEF
                                              UNDEFINED;
30
                 when Constraint_NOP
                                             EndOfInstruction();
31
32
    VirtualAddress base;
33
    if rn_unknown then
34
        base = VirtualAddress UNKNOWN;
35
        base = BaseReg[n];
36
37
38
    bits(64) address = VAddress(base);
39
40
    case memop of
        when MemOp_STORE
41
42
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
            if rt_unknown then
44
            data = bits(datasize) UNKNOWN;
elsif pair then
45
                bits(datasize DIV 2) el1 = X[t];
bits(datasize DIV 2) el2 = X[t2];
46
47
48
                 data = if BigEndian() then el1 : el2 else el2 : el1;
49
            else
50
                 data = X[t]:
51
            bit status = '1';
53
             // Check whether the Exclusives monitors are set to include the
             // physical memory locations corresponding to virtual address
55
                range [address, address+dbytes-1].
56
            if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57
                 // This atomic write will be rejected if it does not refer
58
                 // to the same physical locations after address translation.
                 Mem[address, dbytes, acctype] = data;
60
                 status = ExclusiveMonitorsStatus();
61
            X[s] = ZeroExtend(status, 32);
62
63
        when MemOp LOAD
64
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65
             // Tell the Exclusives monitors to record a sequence of one or more atomic
             // memory reads from virtual address range [address, address+dbytes-1].
67
             // The Exclusives monitor will only be set if all the reads are from the
68
            // same dbytes-aligned physical address, to allow for the possibility of
69
             // an atomicity break if the translation is changed between reads.
70
            AArch64.SetExclusiveMonitors(address, dbytes);
71
72
            if pair then
73
74
75
                if rt_unknown then
                     // ConstrainedUNPREDICTABLE case
                     X[t] = bits(datasize) UNKNOWN;
                                                               // In this case t = t2
76
                 elsif elsize == 32 then
                     // 32-bit load exclusive pair (atomic)
```

# Chapter 4. Instruction definitions

### 4.2. Modified base instructions

```
data = Mem[address, dbytes, acctype];
79
                                   if BigEndian() then
                                          X[t] = data<datasize-1:elsize>;
X[t2] = data<elsize-1:0>;
80
81
                            else
    X[t] = data<elsize=1:0>;
    X[t2] = data<datasize=1:elsize>;
else // elsize == 64
82
83
84
85
                                   // 64-bit load exclusive pair (not atomic),
87
                                    // but must be 128-bit aligned
                                   if address != Align(address, dbytes) then
   iswrite = FALSE;
   secondstage = FALSE;
   AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
X[t] = Mem[address + 0, 8, acctype];
X[t2] = Mem[address + 8, 8, acctype];
88
89
90
91
93
94
                     else
                           data = Mem[address, dbytes, acctype];
X[t] = ZeroExtend(data, regsize);
95
96
```

### 4.2.107 STNP

Store Pair of Registers, with non-temporal hint, calculates an address from a base register value and an immediate offset, and stores two 32-bit words or two 64-bit doublewords to the calculated address, from two registers. For information about memory accesses, see *Load/Store addressing modes*. For information about Non-temporal pair instructions, see *Load/Store Non-temporal pair*.



## 32-bit (opc == 00)

```
STNP <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

STNP <Wt1>, <Wt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 10)

```
STNP <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

STNP <Xt1>, <Xt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
boolean wback = FALSE;
boolean postindex = FALSE;
```

## **Assembler Symbols**

- <Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> For the 32-bit variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.

For the 64-bit variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

### **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);

AccType acctype = AccType_STREAM;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
if opc<0> == '1' then UNDEFINED;
integer scale = 2 + UInt(opc<1>);
integer datasize = 8 << scale;
bits(64) offset = LSL(SignExtend(imm7, 64), scale);</pre>
```

## 4.2. Modified base instructions


```
bits(datasize) data1;
    bits(datasize) data2;
    constant integer dbytes = datasize DIV 8;
    boolean rt_unknown = FALSE;
    if memop == MemOp_LOAD && t == t2 then
   Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
   assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
6
        case c of
           when Constraint_UNKNOWN    rt_unknown = TRUE;    // result is UNKNOWN
11
            when Constraint_UNDEF
                                         UNDEFINED;
                                        EndOfInstruction();
12
            when Constraint_NOP
13
    VirtualAddress base = BaseReg[n];
14
    bits(64) address = VAddress(base);
15
16
    if ! postindex then
17
        address = address + offset;
18
19
    case memop of
    when MemOp_STORE
20
21
            VACheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
22
            if rt_unknown && t == n then
23
24
25
                 data1 = bits(datasize) UNKNOWN;
            else
                data1 = X[t];
            if rt_unknown && t2 == n then
26
27
                data2 = bits(datasize) UNKNOWN;
28
            else
29
                data2 = X[t2];
            30
31
32
33
        when MemOp LOAD
            34
35
36
37
38
            if rt_unknown then
                data1 = bits(datasize) UNKNOWN;
data2 = bits(datasize) UNKNOWN;
39
40
            X[t] = data1;
            X[t2] = data2;
41
42
43
    if wback then
44
        base = VAAdd(base, offset);
45
        BaseReg[n] = base;
```

# 4.2.108 STP

Store Pair of Registers calculates an address from a base register value and an immediate offset, and stores two 32-bit words or two 64-bit doublewords to the calculated address, from two registers. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: Post-index, Pre-index and Signed offset

### Post-index



### 32-bit (opc == 00)

```
STP <Wt1>, <Wt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')

STP <Wt1>, <Wt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

# 64-bit (opc == 10)

```
STP <Xt1>, <Xt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')

STP <Xt1>, <Xt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
```

# Pre-index



# 32-bit (opc == 00)

```
STP <Wt1>, <Wt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')

STP <Wt1>, <Wt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

# 64-bit (opc == 10)


```
STP <Xt1>, <Xt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')

STP <Xt1>, <Xt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

1 boolean wback = TRUE;

boolean postindex = FALSE;

# Signed offset



# 32-bit (opc == 00)

```
STP <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

STP <Wt1>, <Wt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

## 64-bit (opc == 10)

```
STP <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

STP <Xt1>, <Xt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
```

**DDI0606** 

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STP*.

## **Assembler Symbols**

- <Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> For the 32-bit post-index and 32-bit pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4.

For the 32-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.

For the 64-bit post-index and 64-bit pre-index variant: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the "imm7" field as <imm>/8.

For the 64-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

#### **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
AccType acctype = AccType_NORMAL;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
if L:opc<0> == '01' || opc == '11' then UNDEFINED;
boolean signed = (opc<0> != '0');
integer scale = 2 + UInt(opc<1>);
integer datasize = 8 << scale;
bits(64) offset = LSL(SignExtend(imm7, 64), scale);</pre>
```

```
bits(datasize) data1;
    bits(datasize) data2;
    constant integer dbytes = datasize DIV 8;
    boolean rt_unknown = FALSE;
    boolean wb_unknown = FALSE;
    if memop == MemOp\_LOAD && wback && (t == n || t2 == n) && n != 31 then
        Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
11
        case c of
12
            when Constraint_WBSUPPRESS wback = FALSE;
                                                                  // writeback is suppressed
13
             when Constraint_UNKNOWN
                                          wb_unknown = TRUE;
                                                                  // writeback is UNKNOWN
14
             when Constraint UNDEF
                                          UNDEFINED:
15
            when Constraint NOP
                                         EndOfInstruction():
16
    if memop == Memop_STORE && wback && (t == n || t2 == n) && n != 31 then
18
        Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
19
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
        case c of
20
21
            when Constraint NONE
                                          rt unknown = FALSE:
                                                                  // value stored is pre-writeback
22
                                          rt_unknown = TRUE;
            when Constraint UNKNOWN
                                                                  // value stored is UNKNOWN
                                          UNDEFINED;
            when Constraint_UNDEF
```

# 4.2. Modified base instructions

```
if memop == MemOp_LOAD && t == t2 then
27
        Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
28
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
29
        case c of
30
            when Constraint_UNKNOWN
                                          rt_unknown = TRUE; // result is UNKNOWN
            when Constraint_UNDEF
31
                                          UNDEFINED;
32
            when Constraint_NOP
                                         EndOfInstruction();
33
    VirtualAddress base = BaseReg[n];
bits(64) address = VAddress(base);
if ! postindex then
34
35
36
37
        address = address + offset;
38
39
    case memop of
40
        when MemOp_STORE
            VACheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
41
42
            if rt_unknown && t == n then
                 data1 = bits(datasize) UNKNOWN;
43
44
            else
45
                data1 = X[t];
46
            if rt_unknown && t2 == n then
47
                data2 = bits(datasize) UNKNOWN;
48
            else
            49
51
52
53
54
        when MemOp_LOAD
            VACheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
data1 = Mem[address + 0 , dbytes, acctype];
55
56
            data2 = Mem[address + dbytes, dbytes, acctype];
            if rt_unknown then
                data1 = bits(datasize) UNKNOWN;
data2 = bits(datasize) UNKNOWN;
58
59
60
            if signed then
                 X[t] = SignExtend(data1, 64);
X[t2] = SignExtend(data2, 64);
61
62
63
                 X[t] = data1;
                 X[t2] = data2;
65
66
67
    if wback then
68
        if wb unknown then
69
            base = VirtualAddress UNKNOWN;
70
71
            base = VAAdd(base,offset);
72
73
     BaseReg[n] = base;
```

# 4.2.109 STR (immediate)

Store Register (immediate) stores a word or a doubleword from a register to memory. The address that is used for the store is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: Post-index, Pre-index and Unsigned offset

#### Post-index



# 32-bit (size == 10)

```
STR <Wt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

STR <Wt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
STR <Xt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

STR <Xt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

```
boolean wback = TRUE;
boolean postindex = TRUE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

#### **Pre-index**



# 32-bit (size == 10)

```
STR <Wt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

STR <Wt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
```


#### 64-bit (size == 11)

```
STR <Xt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

STR <Xt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
```

```
boolean wback = TRUE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

### **Unsigned offset**



### 32-bit (size == 10)

```
STR <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')

STR <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
STR <Xt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')

STR <Xt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

```
boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
  - <pi><pi><pi>For the 32-bit variant: is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as <pi>/4.

For the 64-bit variant: is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as

### **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
     AccType acctype = AccType_NORMAL;
    MemOp memop;
    boolean signed;
    integer regsize;
8
    if opc<1> == '0' then
          // store or zero-extending load
memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
regsize = if size == '11' then 64 else 32;
10
11
          signed = FALSE;
12
13
         if size == '11' then
14
              UNDEFINED;
15
16
          else
               // sign-extending load
17
               memop = MemOp_LOAD;
               if size == '10' && opc<0> == '1' then UNDEFINED;
19
20
               regsize = if opc<0> == '1' then 32 else 64;
               signed = TRUE;
2.1
22
    integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
    bits(datasize) data;
    boolean wb unknown = FALSE;
    boolean rt_unknown = FALSE;
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
        c = ConstrainUnpredictable (Unpredictable_WBOVERLAPLD);
        assert c IN {Constraint WBSUPPRESS, Constraint UNKNOWN, Constraint UNDEF, Constraint NOP};
10
        case c of
            when Constraint_WBSUPPRESS wback = FALSE;
11
                                                                 // writeback is suppressed
             when Constraint_UNKNOWN wb_unknown = TRUE;
12
                                                                // writeback is UNKNOWN
13
             when Constraint_UNDEF
                                          UNDEFINED;
14
            \textbf{when} \ \texttt{Constraint\_NOP}
                                          EndOfInstruction();
15
    if memop == MemOp_STORE && wback && n == t && n != 31 then
16
17
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
                                          rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
20
            when Constraint_NONE
21
            when Constraint_UNKNOWN
                                                                 // value stored is UNKNOWN
22
            when Constraint UNDEF
                                          UNDEFINED:
            when Constraint NOP
                                          EndOfInstruction();
```

# Chapter 4. Instruction definitions


### 4.2. Modified base instructions

```
25
    VirtualAddress base;
27
28
29
    base = BaseReg[n, memop == MemOp_PREFETCH];
    address = VAddress(base);
30
    if ! postindex then
  address = address + offset;
31
32
33
    case memop of
34
35
36
        when MemOp_STORE
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
             if rt_unknown then
37
                 data = bits(datasize) UNKNOWN;
38
             else
39
                 data = X[t];
40
             Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp LOAD
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
43
44
45
             if signed then
46
                 X[t] = SignExtend(data, regsize);
47
             else
48
                 X[t] = ZeroExtend(data, regsize);
49
        when MemOp_PREFETCH
50
51
             address = VAddress(base);
52
             Prefetch(address, t<4:0>);
53
54
55
    if wback then
        if wb_unknown then
            base = VirtualAddress UNKNOWN;
56
58
             base = VAAdd(base,offset);
59
60
      BaseReg[n] = base;
```

# 4.2.110 STR (register)

Store Register (register) calculates an address from a base register value and an offset register value, and stores a 32-bit word or a 64-bit doubleword to the calculated address, from a register. For information about memory accesses, see Load/Store addressing modes.

The instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an offset register value. The offset can be optionally shifted and extended.



#### 32-bit (size == 10)

```
STR <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
STR <Wt>, [<Cn|CSP>, (<Wm>|<Xm>) {, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

## 64-bit (size == 11)

```
STR \langle Xt \rangle, [\langle Xn | SP \rangle, (\langle Wm \rangle | \langle Xm \rangle) {, \langle extend \rangle {\langle amount \rangle}}] // (PSTATE.C64 == '0')
```

```
boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
if option<1> == '0' then UNDEFINED;
                                                                         // sub-word index
ExtendType extend_type = DecodeRegExtend(option);
integer shift = if S == '1' then scale else 0;
```

### **Assembler Symbols**

- Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field. <Wt>
- Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- $\langle Xn|SP \rangle$ Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded <Wm> in the "Rm" field.
  - When option <0> is set to 1, is the 64-bit name of the general-purpose index register, encoded <Xm>in the "Rm" field.
- Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL <extend> option when <amount> is omitted. encoded in"option":

option	<extend></extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

<amount> For the 32-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	# O
1	#2

For the 64-bit variant: is the index shift amount, optional only when <extend> is not LSL.

Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	#0
1	#3

#### **Shared Decode**

```
integer n = UInt(Rn);
    integer m = UInt(Rt);
integer m = UInt(Rm);
    AccType acctype = AccType_NORMAL;
    MemOp memop;
 6
    boolean signed;
    integer regsize;
    if opc<1> == '0' then
10
         // store or zero-extending load
         memop = if opc<0> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
11
12
13
         signed = FALSE;
14
    else
         if size == '11' then
15
              memop = Memop_PREFETCH;
if opc<0> == '1' then UNDEFINED;
16
17
         18
19
              memop = Memop_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
20
21
              regsize = if opc<0> == '1' then 32 else 64;
              signed = TRUE;
23
24
    integer datasize = 8 << scale;</pre>
```

```
bits(64) offset = ExtendReg(m, extend_type, shift);
3
   bits(64) address;
   bits(datasize) data;
   boolean wb_unknown = FALSE;
   boolean rt_unknown = FALSE;
   if memop == MemOp_LOAD && wback && n == t && n != 31 then
10
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
       assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11
12
       case c of
13
           when Constraint_WBSUPPRESS wback = FALSE;
                                                          // writeback is suppressed
           14
15
           when Constraint_UNDEF
                                      UNDEFINED;
16
           when Constraint_NOP
                                     EndOfInstruction();
17
18
   if memop == MemOp_STORE && wback && n == t && n != 31 then
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
20
       assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
21
       case c of
22
          when Constraint_NONE
                                      rt_unknown = FALSE; // value stored is original value
           when Constraint_UNKNOWN
when Constraint_UNDEF
23
                                                          // value stored is UNKNOWN
                                      rt_unknown = TRUE;
24
                                      UNDEFINED;
25
           when Constraint_NOP
                                      EndOfInstruction();
27
   VirtualAddress base;
28
29
   base = BaseReg[n, memop == MemOp_PREFETCH];
30
   address = VAddress(base);
31
32
   if ! postindex then
33
       address = address + offset;
34
35
   case memop of
       when MemOp STORE
36
37
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38
           if rt_unknown then
               data = bits(datasize) UNKNOWN;
39
40
41
              data = X[t];
42
           Mem[address, datasize DIV 8, acctype] = data;
43
       when MemOp_LOAD
```

# Chapter 4. Instruction definitions

### 4.2. Modified base instructions


```
VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
47
               if signed then
48
                    X[t] = SignExtend(data, regsize);
               else
   X[t] = ZeroExtend(data, regsize);
49
50
51
52
53
         when MemOp_PREFETCH
   address = VAddress(base);
54
55
56
57
58
59
               Prefetch(address, t<4:0>);
     if wback then
         if wb_unknown then
              base = VirtualAddress UNKNOWN;
60
               base = VAAdd(base,offset);
61
        BaseReg[n] = base;
62
```

# 4.2.111 STRB (immediate)

Store Register Byte (immediate) stores the least significant byte of a 32-bit register to memory. The address that is used for the store is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: Post-index, Pre-index and Unsigned offset

#### Post-index



```
STRB <Wt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

STRB <Wt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')

1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### **Pre-index**



```
STRB <Wt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

STRB <Wt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')

1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

## **Unsigned offset**



```
STRB <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')

STRB <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STRB* (*immediate*).

## **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address,

encoded in the "Rn" field.

<simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.

Is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and <piemm> encoded in the "imm12" field.

#### **Shared Decode**

```
integer n = UInt(Rn);
     integer t = UInt(Rt);
     AccType acctype = AccType_NORMAL;
MemOp memop;
     boolean signed;
     integer regsize;
     if opc<1> == '0' then
           // store or zero-extending load
          memop = if opc<0> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
11
12
          signed = FALSE;
13
     else
          if size == '11' then
14
15
               UNDEFINED;
16
          else
               // sign-extending load
17
               memop = Memop_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
18
19
20
               signed = TRUE;
21
     integer datasize = 8 << scale;</pre>
23
```

```
bits(64) address;
   bits(datasize) data;
   boolean wb_unknown = FALSE;
   boolean rt_unknown = FALSE;
   if memop == MemOp_LOAD && wback && n == t && n != 31 then
          ConstrainUnpredictable (Unpredictable_WBOVERLAPLD);
       assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
       case c of
           when Constraint_WBSUPPRESS wback = FALSE;
                                                          // writeback is suppressed
11
           12
13
14
           when Constraint_NOP
                                     EndOfInstruction();
16
   if memop == MemOp_STORE && wback && n == t && n != 31 then
17
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18
       assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
       case c of
20
           when Constraint_NONE
                                     rt_unknown = FALSE; // value stored is original value
21
           when Constraint_UNKNOWN
                                     rt_unknown = TRUE;
                                                          // value stored is UNKNOWN
22
           when Constraint_UNDEF
                                     UNDEFINED;
23
           when Constraint_NOP
                                     EndOfInstruction();
24
25
   VirtualAddress base;
26
27
   base = BaseReg[n, memop == MemOp_PREFETCH];
28
   address = VAddress(base);
29
30
   if ! postindex then
31
       address = address + offset;
32
33
   case memop of
34
       when MemOp_STORE
35
36
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
           if rt unknown then
               data = bits(datasize) UNKNOWN;
37
38
           else
39
              data = X[t];
40
           Mem[address, datasize DIV 8, acctype] = data;
41
42
43
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
           data = Mem[address, datasize DIV 8, acctype];
44
           if signed then
```


# Chapter 4. Instruction definitions

# 4.2. Modified base instructions

# 4.2.112 STRB (register)

Store Register Byte (register) calculates an address from a base register value and an offset register value, and stores a byte from a 32-bit register to the calculated address. For information about memory accesses, see Load/Store addressing modes.

The instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an offset register value. The offset can be optionally shifted and extended.



# Extended register (option != 011)

```
STRB \langle Wt \rangle, [\langle Xn | SP \rangle, (\langle Wm \rangle | \langle Xm \rangle), \langle extend \rangle \{\langle amount \rangle\}] // (PSTATE.C64 == '0')
STRB \langle Wt \rangle, [\langle Cn|CSP \rangle, (\langle Wm \rangle | \langle Xm \rangle), \langle extend \rangle \{\langle amount \rangle\}] // (PSTATE.C64 == '1')
```

# Shifted register (option == 011)

```
STRB \langle Wt \rangle, [\langle Xn|SP \rangle, \langle Xm \rangle \{, LSL \langle amount \rangle \}] // (PSTATE.C64 == '0')
STRB \langle Wt \rangle, [\langle Cn|CSP \rangle, \langle Xm \rangle \{, LSL \langle amount \rangle \}] // (PSTATE.C64 == '1')
boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
if option<1> == '0' then UNDEFINED;
ExtendType extend_type = DecodeRegExtend(option);
integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

- Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <Wm> When option <0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
  - <Xm>When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- Is the index extend specifier, encoded in "option": <extend>

option	<extend></extend>
010	UXTW
110	SXTW
111	SXTX

Is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

# **Shared Decode**

```
integer n = UInt(Rn);
    integer t = UInt(Rt);
   integer m = UInt(Rm);
    AccType acctype = AccType_NORMAL;
    MemOp memop;
   boolean signed;
    integer regsize;
   if opc<1> == '0' then
10
        // store or zero-extending load
        memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
```

```
regsize = if size == '11' then 64 else 32;
13
          signed = FALSE;
15
          if size == '11' then
              memop = Memop_PREFETCH;
if opc<0> == '1' then UNDEFINED;
16
17
18
          else
               // sign-extending load
19
20
               memop = MemOp_LOAD;
               if size == '10' &$ opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
21
22
               signed = TRUE;
23
24
    integer datasize = 8 << scale;</pre>
```


```
bits(64) offset = ExtendReg(m, extend_type, shift);
   bits(64) address:
   bits (datasize) data;
   boolean wb_unknown = FALSE;
   boolean rt_unknown = FALSE;
   if memop == MemOp\_LOAD && wback && n == t && n != 31 then
        c = ConstrainUnpredictable (Unpredictable_WBOVERLAPLD);
10
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11
        case c of
12
13
            when Constraint_WBSUPPRESS wback = FALSE;
                                                              // writeback is suppressed
            when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
14
15
            when Constraint UNDEF
                                        UNDEFINED:
            when Constraint NOP
                                        EndOfInstruction();
16
17
   if memop == MemOp_STORE && wback && n == t && n != 31 then
19
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
20
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
21
        case c of
                                        rt_unknown = FALSE; // value stored is original value
           when Constraint_NONE
22
23
            when Constraint_UNKNOWN
                                        rt_unknown = TRUE; // value stored is UNKNOWN
            when Constraint_UNDEF
                                        UNDEFINED;
25
            when Constraint_NOP
                                        EndOfInstruction();
26
27
   VirtualAddress base;
28
29
   base = BaseReg[n, memop == MemOp_PREFETCH];
30
    address = VAddress(base);
31
32
    if ! postindex then
33
        address = address + offset;
34
35
   case memop of
36
        when MemOp_STORE
37
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38
            if rt_unknown then
39
                data = bits(datasize) UNKNOWN;
40
            else
41
               data = X[t];
42
            Mem[address, datasize DIV 8, acctype] = data;
43
44
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
45
46
47
            if signed then
48
                X[t] = SignExtend(data, regsize);
49
            else
50
                X[t] = ZeroExtend(data, regsize);
51
52
        when MemOp_PREFETCH
53
            address = VAddress(base):
54
            Prefetch(address, t<4:0>);
55
56
    if wback then
57
        if wb_unknown then
58
            base = VirtualAddress UNKNOWN;
59
        else
            base = VAAdd(base, offset);
60
    BaseReg[n] = base;
```

# 4.2.113 STRH (immediate)

Store Register Halfword (immediate) stores the least significant halfword of a 32-bit register to memory. The address that is used for the store is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: Post-index, Pre-index and Unsigned offset

#### Post-index



```
STRH <Wt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

STRH <Wt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')

1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### **Pre-index**



```
STRH <Wt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

STRH <Wt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')

1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

## **Unsigned offset**



```
STRH <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')

STRH <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STRH* (*immediate*).

## **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address,

encoded in the "Rn" field.

<simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.

Is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting <piemm> to 0 and encoded in the "imm12" field as <pimm>/2.

#### **Shared Decode**

```
integer n = UInt(Rn);
     integer t = UInt(Rt);
     AccType acctype = AccType_NORMAL;
MemOp memop;
     boolean signed;
     integer regsize;
     if opc<1> == '0' then
           // store or zero-extending load
          memop = if opc<0> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
11
12
          signed = FALSE;
13
     else
          if size == '11' then
14
15
               UNDEFINED;
16
          else
               // sign-extending load
17
               memop = Memop_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
18
19
20
               signed = TRUE;
21
     integer datasize = 8 << scale;</pre>
23
```

#### **Operation**

```
bits(64) address;
   bits(datasize) data;
   boolean wb_unknown = FALSE;
   boolean rt_unknown = FALSE;
   if memop == MemOp_LOAD && wback && n == t && n != 31 then
          ConstrainUnpredictable (Unpredictable_WBOVERLAPLD);
       assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
       case c of
           when Constraint_WBSUPPRESS wback = FALSE;
                                                          // writeback is suppressed
11
           12
13
14
           when Constraint_NOP
                                     EndOfInstruction();
16
   if memop == MemOp_STORE && wback && n == t && n != 31 then
17
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18
       assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
       case c of
20
           when Constraint_NONE
                                      rt_unknown = FALSE; // value stored is original value
21
           when Constraint_UNKNOWN
                                      rt_unknown = TRUE;
                                                          // value stored is UNKNOWN
22
           when Constraint_UNDEF
                                      UNDEFINED;
23
           when Constraint_NOP
                                     EndOfInstruction();
24
25
   VirtualAddress base;
26
27
   base = BaseReg[n, memop == MemOp_PREFETCH];
28
   address = VAddress(base);
29
30
   if ! postindex then
31
       address = address + offset;
32
33
   case memop of
34
       when MemOp_STORE
35
36
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
           if rt unknown then
               data = bits(datasize) UNKNOWN;
37
38
           else
39
              data = X[t];
40
           Mem[address, datasize DIV 8, acctype] = data;
41
42
       when MemOp LOAD
43
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
           data = Mem[address, datasize DIV 8, acctype];
44
           if signed then
```

667


# Chapter 4. Instruction definitions

# 4.2. Modified base instructions

# 4.2.114 STRH (register)

Store Register Halfword (register) calculates an address from a base register value and an offset register value, and stores a halfword from a 32-bit register to the calculated address. For information about memory accesses, see *Load/Store addressing modes*.

The instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an offset register value. The offset can be optionally shifted and extended.



```
STRH <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')

STRH <Wt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')

boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
if option<1> == '0' then UNDEFINED; // sub-word index
ExtendType extend_type = DecodeRegExtend(option);
integer shift = if S == '1' then scale else 0;
```

#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
  - <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in"option":

option	<extend></extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

<amount> Is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	#0
_1	#1

## **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);
AccType acctype = AccType_NORMAL;
MemOp memop;
boolean signed;
integer regsize;

integer regsize;

if opc<1> == '0' then
```

#### 4.2. Modified base instructions

```
// store or zero-extending load
          regsize = if size == '11' then MemOp_LOAD else MemOp_STORE;
11
13
          signed = FALSE;
14
          if size == '11' then
15
               memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
16
17
18
19
               // sign-extending load
               memop = Memop_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
20
2.1
22
23
               signed = TRUE;
25
     integer datasize = 8 << scale;</pre>
```

```
bits(64) offset = ExtendReg(m, extend_type, shift);
1
   bits(64) address;
   bits(datasize) data;
   boolean wb_unknown = FALSE;
boolean rt_unknown = FALSE;
6
   if memop == MemOp_LOAD && wback && n == t && n != 31 then
10
       c = ConstrainUnpredictable (Unpredictable_WBOVERLAPLD);
11
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12
        case c of
           when Constraint WBSUPPRESS wback = FALSE:
13
                                                           // writeback is suppressed
           when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is Supplies.
14
           when Constraint_UNDEF
15
                                      UNDEFINED;
           when Constraint_NOP
                                     EndOfInstruction();
17
18
   if memop == MemOp_STORE && wback && n == t && n != 31 then
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
19
       assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
20
21
       case c of
           22
23
24
           when Constraint UNDEF
                                      UNDEFINED;
25
           when Constraint NOP
                                      EndOfInstruction();
26
27
   VirtualAddress base;
28
29
   base = BaseReg[n, memop == MemOp_PREFETCH];
30
   address = VAddress(base);
31
32
   if ! postindex then
33
       address = address + offset;
34
35
36
       when MemOp_STORE
37
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38
           if rt_unknown then
39
               data = bits(datasize) UNKNOWN;
40
           else
41
               data = X[t];
42
           Mem[address, datasize DIV 8, acctype] = data;
43
44
       when MemOp LOAD
           VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
45
46
           data = Mem[address, datasize DIV 8, acctype];
47
            if signed then
48
               X[t] = SignExtend(data, regsize);
49
50
               X[t] = ZeroExtend(data, regsize);
51
52
        when MemOp PREFETCH
           address = VAddress(base);
54
           Prefetch(address, t<4:0>);
55
56
   if wback then
57
       if wb unknown then
58
           base = VirtualAddress UNKNOWN;
59
           base = VAAdd(base,offset);
60
61
62
     BaseReg[n] = base;
```

# 4.2.115 STSET, STSETL

Atomic bit set on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, performs a bitwise OR with the value held in a register on it, and stores the result back to memory.

- STSET has no memory ordering semantics.
- STSETL stores to memory with release semantics, as described in Load-Acquire, Store-Release.


For information about memory accesses, see Load/Store addressing modes.

This is an alias of LDSET, LDSETA, LDSETAL, LDSETL. This means:

- The encodings in this description are named to match the encodings of LDSET, LDSETA, LDSETAL, LDSETL.
- The description of LDSET, LDSETA, LDSETAL, LDSETL gives the operational pseudocode for this instruction.

## Integer

(FEAT\_LSE)



```
32-bit LDSET alias (size == 10 && R == 0)
```

```
STSET <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSET <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## is equivalent to

```
LDSET<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

```
32-bit LDSETL alias (size == 10 && R == 1)
```

```
STSETL <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSETL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDSETL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

```
64-bit LDSET alias (size == 11 && R == 0)
```

```
STSET <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSET <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDSET<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

```
64-bit LDSETL alias (size == 11 && R == 1)
```

```
STSETL <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSETL <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

LDSETL<Xs>, XZR, <Addressing\_Mode>

and is always the preferred disassembly.

### **Assembler Symbols**

- Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xs>Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

# Operation

The description of LDSET, LDSETA, LDSETAL gives the operational pseudocode for this instruction.

# 4.2.116 STSETB, STSETLB

Atomic bit set on byte in memory, without return, atomically loads an 8-bit byte from memory, performs a bitwise OR with the value held in a register on it, and stores the result back to memory.

- STSETB has no memory ordering semantics.
- STSETLB stores to memory with release semantics, as described in *Load-Acquire*, *Store-Release*.


For information about memory accesses, see *Load/Store addressing modes*.

This is an alias of LDSETB, LDSETAB, LDSETALB, LDSETLB. This means:

- The encodings in this description are named to match the encodings of LDSETB, LDSETAB, LDSETALB, LDSETLB.
- The description of LDSETB, LDSETAB, LDSETALB, LDSETLB gives the operational pseudocode for this
  instruction

#### Integer

(FEAT\_LSE)



### No memory ordering (R == 0)

```
STSETB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSETB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

```
LDSETB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

```
Release (R == 1)
```

```
STSETLB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSETLB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### is equivalent to

```
LDSETLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Operation**

The description of LDSETB, LDSETAB, LDSETALB, LDSETLB gives the operational pseudocode for this instruction.

# 4.2.117 STSETH, STSETLH

Atomic bit set on halfword in memory, without return, atomically loads a 16-bit halfword from memory, performs a bitwise OR with the value held in a register on it, and stores the result back to memory.

- STSETH has no memory ordering semantics.
- STSETLH stores to memory with release semantics, as described in *Load-Acquire*, *Store-Release*.

For information about memory accesses, see Load/Store addressing modes.

This is an alias of LDSETH, LDSETAH, LDSETALH, LDSETLH. This means:

- The encodings in this description are named to match the encodings of LDSETH, LDSETAH, LDSETALH, LDSETLH.
- The description of LDSETH, LDSETAH, LDSETALH, LDSETLH gives the operational pseudocode for this
  instruction

#### Integer

(FEAT\_LSE)



### No memory ordering (R == 0)

```
STSETH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSETH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

```
LDSETH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

```
Release (R == 1)
```

```
STSETLH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSETLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### is equivalent to

```
LDSETLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Operation**

The description of LDSETH, LDSETAH, LDSETALH, LDSETLH gives the operational pseudocode for this instruction.

# 4.2.118 STSMAX, STSMAXL

Atomic signed maximum on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as signed numbers.

- stsmax has no memory ordering semantics.
- STSMAXL stores to memory with release semantics, as described in Load-Acquire, Store-Release.


For information about memory accesses, see Load/Store addressing modes.

This is an alias of LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL. This means:

- The encodings in this description are named to match the encodings of LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL.
- The description of LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL gives the operational pseudocode for this instruction.

## Integer

(FEAT\_LSE)



## 32-bit LDSMAX alias (size == 10 && R == 0)

```
STSMAX <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSMAX <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## is equivalent to

```
LDSMAX<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### 32-bit LDSMAXL alias (size == 10 && R == 1)

```
STSMAXL <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSMAXL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDSMAXL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# 64-bit LDSMAX alias (size == 11 && R == 0)

```
STSMAX <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSMAX <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDSMAX<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# 64-bit LDSMAXL alias (size == 11 && R == 1)

```
STSMAXL <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSMAXL <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

LDSMAXL<Xs>, XZR, <Addressing\_Mode>

and is always the preferred disassembly.

### **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

# Operation

The description of LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL gives the operational pseudocode for this instruction.

# 4.2.119 STSMAXB, STSMAXLB

Atomic signed maximum on byte in memory, without return, atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as signed numbers.

- STSMAXB has no memory ordering semantics.
- STSMAXLB stores to memory with release semantics, as described in Load-Acquire, Store-Release.


For information about memory accesses, see Load/Store addressing modes.

This is an alias of LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB. This means:

- The encodings in this description are named to match the encodings of LDSMAXB, LDSMAXAB, LDSMAXAB, LDSMAXLB.
- The description of LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB gives the operational pseudocode for this instruction.

#### Integer

(FEAT\_LSE)



#### No memory ordering (R == 0)

```
STSMAXB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSMAXB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## is equivalent to

```
LDSMAXB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### Release (R == 1)

```
STSMAXLB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSMAXLB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDSMAXLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### **Operation**

The description of LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB gives the operational pseudocode for this instruction.

# 4.2.120 STSMAXH, STSMAXLH

Atomic signed maximum on halfword in memory, without return, atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as signed numbers.

- stsmaxh has no memory ordering semantics.
- STSMAXLH stores to memory with release semantics, as described in Load-Acquire, Store-Release.


For information about memory accesses, see *Load/Store addressing modes*.

This is an alias of LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH. This means:

- The encodings in this description are named to match the encodings of LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH.
- The description of LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH gives the operational pseudocode for this instruction.

#### Integer

(FEAT\_LSE)



#### No memory ordering (R == 0)

```
STSMAXH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
STSMAXH \langle Ws \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
```

## is equivalent to

```
LDSMAXH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### Release (R == 1)

```
STSMAXLH \langle Ws \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
STSMAXLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDSMAXLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# **Assembler Symbols**

- Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP>Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

# Operation

The description of LDSMAXH, LDSMAXAH, LDSMAXALH, gives the operational pseudocode for this instruction.

# 4.2.121 STSMIN, STSMINL

Atomic signed minimum on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as signed numbers.

- STSMIN has no memory ordering semantics.
- STSMINL stores to memory with release semantics, as described in Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This is an alias of LDSMIN, LDSMINA, LDSMINAL, LDSMINL. This means:

- The encodings in this description are named to match the encodings of LDSMIN, LDSMINA, LDSMINAL, LDSMINL.
- The description of LDSMIN, LDSMINA, LDSMINAL, LDSMINL gives the operational pseudocode for this
  instruction.

## Integer

(FEAT\_LSE)

```
    1
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    1
    x
    1
    1
    1
    1
    Rs
    0
    1
    0
    1
    0
    Rn
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
```

## 32-bit LDSMIN alias (size == 10 && R == 0)

```
STSMIN <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSMIN <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## is equivalent to

```
LDSMIN<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### 32-bit LDSMINL alias (size == 10 && R == 1)

```
STSMINL <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSMINL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDSMINL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# 64-bit LDSMIN alias (size == 11 && R == 0)

```
STSMIN <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSMIN <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDSMIN<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# 64-bit LDSMINL alias (size == 11 && R == 1)

```
STSMINL <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')

STSMINL <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

LDSMINL<Xs>, XZR, <Addressing\_Mode>

and is always the preferred disassembly.

# **Assembler Symbols**

- Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xs>Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

# Operation

The description of LDSMIN, LDSMINA, LDSMINAL, LDSMINL gives the operational pseudocode for this instruction.

# 4.2.122 STSMINB, STSMINLB

Atomic signed minimum on byte in memory, without return, atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as signed numbers.

- STSMINB has no memory ordering semantics.
- STSMINLB stores to memory with release semantics, as described in Load-Acquire, Store-Release.


For information about memory accesses, see *Load/Store addressing modes*.

This is an alias of LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB. This means:

- The encodings in this description are named to match the encodings of LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB.
- The description of LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB gives the operational pseudocode for this instruction.

## Integer

(FEAT\_LSE)



#### No memory ordering (R == 0)

```
STSMINB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
STSMINB \langle Ws \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
```

## is equivalent to

```
LDSMINB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### Release (R == 1)

```
STSMINLB \langle Ws \rangle, [\langle Xn | SP \rangle] // (PSTATE.C64 == '0')
STSMINLB \langle Ws \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDSMINLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# **Assembler Symbols**

- Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP>Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Operation

The description of LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB gives the operational pseudocode for this instruction.

# 4.2.123 STSMINH, STSMINLH

Atomic signed minimum on halfword in memory, without return, atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as signed numbers.

- STSMINH has no memory ordering semantics.
- STSMINLH stores to memory with release semantics, as described in Load-Acquire, Store-Release.


For information about memory accesses, see *Load/Store addressing modes*.

This is an alias of LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH. This means:

- The encodings in this description are named to match the encodings of LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH.
- The description of LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH gives the operational pseudocode for this instruction.

## Integer

(FEAT\_LSE)



#### No memory ordering (R == 0)

```
STSMINH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
STSMINH \langle Ws \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
```

## is equivalent to

```
LDSMINH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### Release (R == 1)

```
STSMINLH \langle Ws \rangle, [\langle Xn | SP \rangle] // (PSTATE.C64 == '0')
STSMINLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDSMINLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# **Assembler Symbols**

- Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- Is the name of the capability register or capability stack pointer holding the base address, <Cn|CSP>encoded in the "Rn" field.

# Operation

The description of LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH gives the operational pseudocode for this instruction.

# 4.2.124 STTR

Store Register (unprivileged) stores a word or doubleword from a register to memory. The address that is used for the store is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of *HCR\_EL2*.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.

```
    13
    39
    29
    27
    26
    25
    24
    23
    22
    21
    20
    12
    11
    10
    9
    5
    4
    0

    1
    X
    1
    1
    1
    0
    0
    0
    0
    0
    0
    0
    Rn
    Rt
```

#### 32-bit (size == 10)

```
STTR <Wt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

STTR <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
STTR <Xt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

STTR <Xt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

```
boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

# **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

## **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
    unpriv_at_el1 = PSTATE.EL == EL1;
    unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H,TGE> == '11';
    user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
    if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
8
        acctype = AccType_UNPRIV;
10
    else
11
        acctype = AccType_NORMAL;
12
13
14
    MemOp memop;
    boolean signed;
15
    integer regsize;
16
    if opc<1> == '0' then
        // store or zero-extending load
```

#### 4.2. Modified base instructions

```
memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
         regsize = if size == '11' then 64 else 32;
20
         signed = FALSE;
21
22
         if size == '11' then
23
24
             UNDEFINED;
25
         else
             // sign-extending load
26
              memop = MemOp_LOAD;
             if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
28
29
              signed = TRUE;
30
31
    integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
    bits(datasize) data;
    boolean wb_unknown = FALSE;
boolean rt_unknown = FALSE;
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
8
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
        case c of
11
            when Constraint_WBSUPPRESS wback = FALSE;
                                                             // writeback is suppressed
            12
13
            when Constraint_UNDEF
                                        UNDEFINED;
14
            \textbf{when} \ \texttt{Constraint\_NOP}
                                       EndOfInstruction();
15
    if memop == Memop STORE && wback && n == t && n != 31 then
16
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
17
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
18
19
        case c of
20
           when Constraint_NONE
                                        rt_unknown = FALSE; // value stored is original value
21
            when Constraint_UNKNOWN
                                       rt_unknown = TRUE; // value stored is UNKNOWN
22
            when Constraint UNDEF
                                       UNDEFINED:
23
            when Constraint_NOP
                                       EndOfInstruction();
25
    VirtualAddress base;
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    if ! postindex then
31
        address = address + offset;
32
33
    case memop of
       when MemOp STORE
34
35
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
            if rt_unknown then
37
                data = bits(datasize) UNKNOWN;
38
39
               data = X[t];
40
            Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp_LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44
            data = Mem[address, datasize DIV 8, acctype];
45
            \quad \textbf{if} \ \text{signed} \ \textbf{then} \\
46
               X[t] = SignExtend(data, regsize);
47
            else
                X[t] = ZeroExtend(data, regsize);
48
49
50
        when MemOp_PREFETCH
51
            address = VAddress(base);
52
            Prefetch(address, t<4:0>);
53
54
    if wback then
55
       if wb_unknown then
56
            base = VirtualAddress UNKNOWN;
57
58
            base = VAAdd(base,offset);
59
60
    BaseReg[n] = base;
```

# 4.2.125 STTRB

Store Register Byte (unprivileged) stores a byte from a 32-bit register to memory. The address that is used for the store is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of *HCR\_EL2*.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.



```
STTRB <Wt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

STTRB <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

## **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

## **Shared Decode**

```
integer n = UInt(Rn);
    integer t = UInt(Rt);
    unpriv_at_el1 = PSTATE.EL == EL1;
    unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H,TGE> == '11';
6
    user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
8
    if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
         acctype = AccType_UNPRIV;
10
11
         acctype = AccType_NORMAL;
12
13
    MemOp memop;
14
    boolean signed;
    integer regsize;
15
16
17
    if opc<1> == '0' then
         // store or zero-extending load
memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
regsize = if size == '11' then 64 else 32;
18
19
20
21
         signed = FALSE;
22
23
         if size == '11' then
24
25
              UNDEFINED;
26
              // sign-extending load
27
              memop = MemOp_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
```

#### 4.2. Modified base instructions

```
29          regsize = if opc<0> == '1' then 32 else 64;
30          signed = TRUE;
31
32    integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
    bits(datasize) data;
   boolean wb_unknown = FALSE;
boolean rt_unknown = FALSE;
5
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
        case c of
11
            when Constraint_WBSUPPRESS wback = FALSE;
                                                               // writeback is suppressed
            12
13
14
                                        EndOfInstruction();
            when Constraint NOP
15
16
    if memop == MemOp_STORE && wback && n == t && n != 31 then
17
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
18
19
        case c of
           when Constraint_NONE
                                        rt_unknown = FALSE; // value stored is original value
20
                                         rt_unknown = TRUE;
                                                              // value stored is UNKNOWN
21
            when Constraint_UNKNOWN
22
            when Constraint_UNDEF
                                         UNDEFINED;
23
            when Constraint_NOP
                                         EndOfInstruction();
24
    VirtualAddress base;
25
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    if ! postindex then
31
        address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
            if rt_unknown then
                data = bits(datasize) UNKNOWN;
37
38
            else
39
                data = X[t];
40
            Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp_LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
43
44
45
            if signed then
46
                X[t] = SignExtend(data, regsize);
47
            else
48
                 X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp PREFETCH
51
            address = VAddress(base);
52
            Prefetch(address, t<4:0>);
53
54
    if wback then
55
56
       if wb_unknown then
            base = VirtualAddress UNKNOWN;
57
        else
58
            base = VAAdd(base,offset);
59
    BaseReg[n] = base;
```


# 4.2.126 STTRH

Store Register Halfword (unprivileged) stores a halfword from a 32-bit register to memory. The address that is used for the store is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the Effective value of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of *HCR\_EL2*.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see Load/Store addressing modes.



```
STTRH \langle Wt \rangle, [\langle Xn | SP \rangle \{, \#\langle simm \rangle \}] // (PSTATE.C64 == '0')
STTRH <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

## **Assembler Symbols**

- Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"  $\langle Xn|SP \rangle$
- <Cn|CSP>Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and <simm> encoded in the "imm9" field.

## **Shared Decode**

```
integer n = UInt(Rn);
    integer t = UInt(Rt);
    unpriv_at_el1 = PSTATE.EL == EL1;
    unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H,TGE> == '11';
6
    user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
8
    if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
         acctype = AccType_UNPRIV;
10
11
         acctype = AccType_NORMAL;
12
13
    MemOp memop;
14
    boolean signed;
    integer regsize;
15
16
17
    if opc<1> == '0' then
         // store or zero-extending load
memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
regsize = if size == '11' then 64 else 32;
18
19
20
21
         signed = FALSE;
22
23
         if size == '11' then
24
25
              UNDEFINED;
26
              // sign-extending load
27
              memop = MemOp_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
```

#### 4.2. Modified base instructions

```
29          regsize = if opc<0> == '1' then 32 else 64;
30          signed = TRUE;
31
32    integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
    bits(datasize) data;
   boolean wb_unknown = FALSE;
boolean rt_unknown = FALSE;
5
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
        case c of
11
            when Constraint_WBSUPPRESS wback = FALSE;
                                                               // writeback is suppressed
            12
13
14
                                        EndOfInstruction();
            when Constraint NOP
15
16
    if memop == MemOp_STORE && wback && n == t && n != 31 then
17
       c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
18
19
        case c of
           when Constraint_NONE
                                        rt_unknown = FALSE; // value stored is original value
20
                                         rt_unknown = TRUE;
                                                              // value stored is UNKNOWN
21
            when Constraint_UNKNOWN
22
            when Constraint_UNDEF
                                         UNDEFINED;
23
            when Constraint_NOP
                                         EndOfInstruction();
24
    VirtualAddress base;
25
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    if ! postindex then
31
        address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
            if rt_unknown then
                data = bits(datasize) UNKNOWN;
37
38
            else
39
                data = X[t];
40
            Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp_LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
43
44
45
            if signed then
46
                X[t] = SignExtend(data, regsize);
47
            else
48
                 X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp PREFETCH
51
            address = VAddress(base);
52
            Prefetch(address, t<4:0>);
53
54
    if wback then
55
56
       if wb_unknown then
            base = VirtualAddress UNKNOWN;
57
        else
58
            base = VAAdd(base,offset);
59
    BaseReg[n] = base;
```

# 4.2.127 STUMAX, STUMAXL

Atomic unsigned maximum on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as unsigned numbers.

- stumax has no memory ordering semantics.
- STUMAXL stores to memory with release semantics, as described in Load-Acquire, Store-Release.


For information about memory accesses, see Load/Store addressing modes.

This is an alias of LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL. This means:

- The encodings in this description are named to match the encodings of LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL.
- The description of LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL gives the operational pseudocode for this instruction.

## Integer

(FEAT\_LSE)



## 32-bit LDUMAX alias (size == 10 && R == 0)

```
STUMAX <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STUMAX <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## is equivalent to

```
LDUMAX<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

## 32-bit LDUMAXL alias (size == 10 && R == 1)

```
STUMAXL <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STUMAXL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## is equivalent to

```
LDUMAXL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# 64-bit LDUMAX alias (size == 11 && R == 0)

```
STUMAX <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')

STUMAX <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## is equivalent to

```
LDUMAX<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# 64-bit LDUMAXL alias (size == 11 && R == 1)

```
STUMAXL <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')

STUMAXL <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

LDUMAXL<Xs>, XZR, <Addressing\_Mode>

and is always the preferred disassembly.

# **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

# **Operation**

The description of LDUMAXA, LDUMAXAL, LDUMAXAL gives the operational pseudocode for this instruction.

# 4.2.128 STUMAXB, STUMAXLB

Atomic unsigned maximum on byte in memory, without return, atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as unsigned numbers.

- stumaxb has no memory ordering semantics.
- STUMANLB stores to memory with release semantics, as described in Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This is an alias of LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB. This means:

- The encodings in this description are named to match the encodings of LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB.
- The description of LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB gives the operational pseudocode for this instruction.

#### Integer

(FEAT\_LSE)



#### No memory ordering (R == 0)

```
STUMAXB \langle Ws \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
STUMAXB \langle Ws \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
```

## is equivalent to

```
LDUMAXB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

## Release (R == 1)

```
STUMAXLB \langle Ws \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
STUMAXLB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDUMAXLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# **Assembler Symbols**

- Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP>Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Operation**

The description of LDUMAXB, LDUMAXAB, LDUMAXAB, LDUMAXLB gives the operational pseudocode for this instruction.

# 4.2.129 STUMAXH, STUMAXLH

Atomic unsigned maximum on halfword in memory, without return, atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as unsigned numbers.

- stumaxh has no memory ordering semantics.
- STUMANLH stores to memory with release semantics, as described in Load-Acquire, Store-Release.


For information about memory accesses see Load/Store addressing modes.

This is an alias of LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH. This means:

- The encodings in this description are named to match the encodings of LDUMAXH, LDUMAXAH, LDUMAXAH, LDUMAXALH.
- The description of LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH gives the operational pseudocode for this instruction.

#### Integer

(FEAT\_LSE)



#### No memory ordering (R == 0)

```
STUMAXH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STUMAXH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## is equivalent to

```
LDUMAXH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

## Release (R == 1)

```
STUMAXLH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STUMAXLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDUMAXLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## **Operation**

The description of LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH gives the operational pseudocode for this instruction.

# 4.2.130 STUMIN, STUMINL

Atomic unsigned minimum on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as unsigned numbers.

- stumin has no memory ordering semantics.
- STUMINL stores to memory with release semantics, as described in Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

This is an alias of LDUMIN, LDUMINA, LDUMINAL, LDUMINL. This means:

- The encodings in this description are named to match the encodings of LDUMIN, LDUMINA, LDUMINAL, LDUMINL.
- The description of LDUMIN, LDUMINA, LDUMINAL, LDUMINL gives the operational pseudocode for this instruction.

## Integer

(FEAT\_LSE)

```
    1
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    1
    x
    1
    1
    1
    1
    Rs
    0
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1<
```

## 32-bit LDUMIN alias (size == 10 && R == 0)

```
STUMIN <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STUMIN <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## is equivalent to

```
LDUMIN<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

## 32-bit LDUMINL alias (size == 10 && R == 1)

```
STUMINL <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STUMINL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDUMINL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# 64-bit LDUMIN alias (size == 11 && R == 0)

```
STUMIN <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')

STUMIN <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDUMIN<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# 64-bit LDUMINL alias (size == 11 && R == 1)

```
STUMINL <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')

STUMINL <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### is equivalent to

LDUMINL<Xs>, XZR, <Addressing\_Mode>

and is always the preferred disassembly.

# **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

# **Operation**

The description of LDUMIN, LDUMINA, LDUMINAL, LDUMINL gives the operational pseudocode for this instruction.

# 4.2.131 STUMINB, STUMINLB

Atomic unsigned minimum on byte in memory, without return, atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as unsigned numbers.

- stuming has no memory ordering semantics.
- STUMINLB stores to memory with release semantics, as described in Load-Acquire, Store-Release.


For information about memory accesses, see Load/Store addressing modes.

This is an alias of LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB. This means:

- The encodings in this description are named to match the encodings of LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB.
- The description of LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB gives the operational pseudocode for this instruction.

## Integer

(FEAT\_LSE)



#### No memory ordering (R == 0)

```
STUMINB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
STUMINB \langle Ws \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
```

## is equivalent to

```
LDUMINB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

## Release (R == 1)

```
STUMINLB \langle Ws \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
STUMINLB \langle Ws \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDUMINLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# **Assembler Symbols**

- Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- Is the name of the capability register or capability stack pointer holding the base address, <Cn|CSP>encoded in the "Rn" field.

# **Operation**

The description of LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB gives the operational pseudocode for this instruction.

# 4.2.132 STUMINH, STUMINLH

Atomic unsigned minimum on halfword in memory, without return, atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as unsigned numbers.

- STUMINH has no memory ordering semantics.
- STUMINLH stores to memory with release semantics, as described in Load-Acquire, Store-Release.


For information about memory accesses, see Load/Store addressing modes.

This is an alias of LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH. This means:

- The encodings in this description are named to match the encodings of LDUMINH, LDUMINAH, LDUMINAH, LDUMINALH, LDUMINLH.
- The description of LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH gives the operational pseudocode for this instruction.

## Integer

(FEAT\_LSE)



#### No memory ordering (R == 0)

```
STUMINH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STUMINH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## is equivalent to

```
LDUMINH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

## Release (R == 1)

```
STUMINLH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')

STUMINLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# is equivalent to

```
LDUMINLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

# **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

# **Operation**

The description of LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH gives the operational pseudocode for this instruction.

# 4.2.133 STUR

Store Register (unscaled) calculates an address from a base register value and an immediate offset, and stores a 32-bit word or a 64-bit doubleword to the calculated address, from a register. For information about memory accesses, see *Load/Store addressing modes*.

```
32-bit (size == 10)
```

```
STUR <Wt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

STUR <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

### 64-bit (size == 11)

```
STUR <Xt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

STUR <Xt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.


## **Shared Decode**

```
integer n = UInt(Rn);
    integer t = UInt(Rt);
    AccType acctype = AccType_NORMAL;
    MemOp memop;
    boolean signed;
    integer regsize;
    if opc<1> == '0' then
          // store or zero-extending load
          memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
10
          regsize = if size == '11' then 64 else 32;
11
12
          signed = FALSE;
13
          if size == '11' then
14
              memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
15
16
17
18
               // sign-extending load
              memop = MemOp_LOAD;
if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
19
20
21
22
              signed = TRUE;
    integer datasize = 8 << scale;</pre>
```

```
bits(64) address;
    bits (datasize) data;
    boolean wb_unknown = FALSE;
    boolean rt_unknown = FALSE;
    if memop == MemOp_LOAD && wback && n == t && n != 31 then
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
11
           when Constraint_WBSUPPRESS wback = FALSE;
                                                               // writeback is suppressed
            12
13
            when Constraint NOP
14
                                         EndOfInstruction();
15
16
    if memop == MemOp_STORE && wback && n == t && n != 31 then
        c = ConstrainUnpredictable (Unpredictable_WBOVERLAPST);
17
18
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
        case c of
                                         rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
           when Constraint_NONE
20
            when Constraint_UNKNOWN
22
            when Constraint_UNDEF
                                         UNDEFINED;
23
            when Constraint_NOP
                                         EndOfInstruction();
24
25
    VirtualAddress base:
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    if ! postindex then
31
        address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
            if rt_unknown then
37
                data = bits(datasize) UNKNOWN;
38
            else
39
                data = X[t];
40
            Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp_LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype];
43
44
45
            if signed then
                X[t] = SignExtend(data, regsize);
47
48
                X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp_PREFETCH
51
            address = VAddress(base);
52
            Prefetch(address, t<4:0>);
54
    if wback then
55
        \quad \textbf{if} \ \ \textbf{wb\_unknown} \ \ \textbf{then} \\
            base = VirtualAddress UNKNOWN;
56
57
        else
58
            base = VAAdd(base,offset);
59
    BaseReg[n] = base;
```

# 4.2.134 STURB

Store Register Byte (unscaled) calculates an address from a base register value and an immediate offset, and stores a byte to the calculated address, from a 32-bit register. For information about memory accesses, see *Load/Store* addressing modes.



```
STURB <Wt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

STURB <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')

1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

<simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

# **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
     AccType acctype = AccType_NORMAL;
     MemOp memop;
     boolean signed;
6
     integer regsize;
     if opc<1> == '0' then
           // store or zero-extending load
          memop = if opc<0> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
10
11
12
          signed = FALSE;
13
          if size == '11' then
14
               memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
15
16
17
          else
                // sign-extending load
18
19
                memop = MemOp LOAD;
                if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
20
21
22
23
                signed = TRUE;
     integer datasize = 8 << scale;</pre>
```

```
when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
             when Constraint_UNDEF
13
                                           UNDEFINED;
             when Constraint_NOP
                                          EndOfInstruction();
15
    if memop == MemOp_STORE && wback && n == t && n != 31 then
    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
16
17
         assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
18
19
         case c of
                                           rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
20
             when Constraint_NONE
21
             when Constraint_UNKNOWN
22
23
             when Constraint_UNDEF
                                            UNDEFINED;
             when Constraint_NOP
                                           EndOfInstruction();
24
25
    VirtualAddress base;
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    \quad \textbf{if} \ ! \ \texttt{postindex} \ \textbf{then} \\
31
         address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
             if rt_unknown then
                 data = bits(datasize) UNKNOWN;
37
38
             else
39
                  data = X[t];
40
             Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp LOAD
43
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
             data = Mem[address, datasize DIV 8, acctype];
44
45
             if signed then
46
                  X[t] = SignExtend(data, regsize);
47
             else
48
                  X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp_PREFETCH
             address = VAddress(base);
52
             Prefetch(address, t<4:0>);
53
54
    if wback then
55
        if wb unknown then
56
             base = VirtualAddress UNKNOWN;
58
             base = VAAdd(base,offset);
59
60
       BaseReg[n] = base;
```

# 4.2.135 STURH

Store Register Halfword (unscaled) calculates an address from a base register value and an immediate offset, and stores a halfword to the calculated address, from a 32-bit register. For information about memory accesses, see *Load/Store addressing modes*.



```
STURH <Wt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')

STURH <Wt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')

boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.


# **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
     AccType acctype = AccType_NORMAL;
     MemOp memop;
     boolean signed;
6
     integer regsize;
     if opc<1> == '0' then
           // store or zero-extending load
          memop = if opc<0> == '1' then Memop_LOAD else Memop_STORE;
regsize = if size == '11' then 64 else 32;
10
11
12
          signed = FALSE;
13
          if size == '11' then
14
               memop = MemOp_PREFETCH;
if opc<0> == '1' then UNDEFINED;
15
16
17
          else
                // sign-extending load
18
19
                memop = MemOp LOAD;
                if size == '10' && opc<0> == '1' then UNDEFINED;
regsize = if opc<0> == '1' then 32 else 64;
20
21
22
23
                signed = TRUE;
     integer datasize = 8 << scale;</pre>
```

```
when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
             when Constraint_UNDEF
13
                                           UNDEFINED;
             when Constraint_NOP
                                          EndOfInstruction();
15
    if memop == MemOp_STORE && wback && n == t && n != 31 then
    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
16
17
         assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
18
19
         case c of
                                           rt_unknown = FALSE; // value stored is original value
rt_unknown = TRUE; // value stored is UNKNOWN
20
             when Constraint_NONE
21
             when Constraint_UNKNOWN
22
23
             when Constraint_UNDEF
                                            UNDEFINED;
             when Constraint_NOP
                                           EndOfInstruction();
24
25
    VirtualAddress base;
26
27
    base = BaseReg[n, memop == MemOp_PREFETCH];
28
    address = VAddress(base);
29
30
    \quad \textbf{if} \ ! \ \texttt{postindex} \ \textbf{then} \\
31
         address = address + offset;
32
33
    case memop of
34
        when MemOp_STORE
35
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36
             if rt_unknown then
                 data = bits(datasize) UNKNOWN;
37
38
             else
39
                  data = X[t];
40
             Mem[address, datasize DIV 8, acctype] = data;
41
42
        when MemOp LOAD
43
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
             data = Mem[address, datasize DIV 8, acctype];
44
45
             if signed then
46
                  X[t] = SignExtend(data, regsize);
47
             else
48
                  X[t] = ZeroExtend(data, regsize);
49
50
        when MemOp_PREFETCH
             address = VAddress(base);
52
             Prefetch(address, t<4:0>);
53
54
    if wback then
55
        if wb unknown then
56
             base = VirtualAddress UNKNOWN;
58
             base = VAAdd(base,offset);
59
60
       BaseReg[n] = base;
```

# 4.2.136 STXP

Store Exclusive Pair of registers stores two 32-bit words or two 64-bit doublewords from two registers to a memory location if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. A 32-bit pair requires the address to be doubleword aligned and is single-copy atomic at doubleword granularity. A 64-bit pair requires the address to be quadword aligned and, if the Store-Exclusive succeeds, it causes a single-copy atomic update of the 128-bit memory location being updated. For information about memory accesses, see *Load/Store addressing modes*.



```
STXP <Ws>, <Wt1>, <Wt2>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

STXP <Ws>, <Wt1>, <Wt2>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

## 64-bit (sz == 1)

32-bit (sz == 0)

```
STXP <Ws>, <Xt1>, <Xt2>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

STXP <Ws>, <Xt1>, <Xt2>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release

AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
boolean pair = TRUE;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 32 << UInt(sz);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = if pair then elsize * 2 else elsize;</pre>
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STXP*.

## **Assembler Symbols**

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

0

If the operation updates memory.

1

If the operation fails to update memory.

- < Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- <Ws> is not updated.

Accessing an address that is not aligned to the size of the data being accessed causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.


If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;
3
    if memop == MemOp_LOAD && pair && t == t2 then
                      = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
        case c of
9
            when Constraint_UNKNOWN
when Constraint_UNDEF
10
                                         rt unknown = TRUE;
                                                                // result is UNKNOWN
11
                                         UNDEFINED:
12
            when Constraint_NOP
                                        EndOfInstruction();
14
    if memop == MemOp_STORE then
15
        if s == t || (pair && s == t2) then
16
            Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
17
18
            case c of
19
                when Constraint_UNKNOWN
                                             rt_unknown = TRUE;
                                                                     // store UNKNOWN value
                when Constraint_NONE
20
                                             rt_unknown = FALSE; // store original value
21
22
                 when Constraint_UNDEF
                                             UNDEFINED;
                when Constraint NOP
                                             EndOfInstruction();
23
        if s == n && n != 31 then
24
            Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26
27
                when Constraint_UNKNOWN
                                            rn_unknown = TRUE;
                                                                     // address is UNKNOWN
                                             rn_unknown = FALSE;
28
                 when Constraint_NONE
                                                                     // address is original base
29
                 when Constraint_UNDEF
                                             UNDEFINED:
30
                 when Constraint_NOP
                                             EndOfInstruction();
31
    VirtualAddress base;
33
    if rn_unknown then
34
        base = VirtualAddress UNKNOWN;
35
36
        base = BaseReg[n]:
37
38
    bits(64) address = VAddress(base);
39
40
    case memop of
41
        when MemOp_STORE
42
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
            if rt unknown then
44
                 data = bits(datasize) UNKNOWN;
45
            elsif pair then
                bits(datasize DIV 2) el1 = X[t];
bits(datasize DIV 2) el2 = X[t2];
46
47
48
                 data = if BigEndian() then el1 : el2 else el2 : el1;
50
                 data = X[t];
52
            bit status = '1';
```

```
// Check whether the Exclusives monitors are set to include the
              // physical memory locations corresponding to virtual address // range [address, address+dbytes-1].
56
              if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57
58
                  // This atomic write will be rejected if it does not refer
// to the same physical locations after address translation.
59
                  Mem[address, dbytes, acctype] = data;
status = ExclusiveMonitorsStatus();
60
              X[s] = ZeroExtend(status, 32);
63
         when MemOp_LOAD
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
64
65
              // Tell the Exclusives monitors to record a sequence of one or more atomic
              // memory reads from virtual address range [address, address+dbytes-1].
66
              // The Exclusives monitor will only be set if all the reads are from the
67
68
              // same dbytes-aligned physical address, to allow for the possibility of
69
              // an atomicity break if the translation is changed between reads.
70
             AArch64.SetExclusiveMonitors(address, dbytes);
71
72
73
             if pair then
                  if rt_unknown then
74
                      // ConstrainedUNPREDICTABLE case
75
76
77
                       X[t] = bits(datasize) UNKNOWN;
                                                                     // In this case t = t2
                   elsif elsize == 32 then
   // 32-bit load exclusive pair (atomic)
                       data = Mem[address, dbytes, acctype];
78
79
                       if BigEndian() then
80
                           X[t] = data<datasize-1:elsize>;
81
                           X[t2] = data<elsize-1:0>;
82
                            X[t] = data<elsize-1:0>;
X[t2] = data<datasize-1:elsize>;
83
84
85
                   else // elsize == 64
                       // 64-bit load exclusive pair (not atomic),
86
87
                         / but must be 128-bit aligned
                       if address != Align(address, dbytes) then
  iswrite = FALSE;
88
89
90
                           secondstage = FALSE;
AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
91
92
                       X[t] = Mem[address + 0, 8, acctype];
93
                       X[t2] = Mem[address + 8, 8, acctype];
94
95
                   data = Mem[address, dbytes, acctype];
                  X[t] = ZeroExtend(data, regsize);
96
```

## 4.2.137 STXR

Store Exclusive Register stores a 32-bit word or a 64-bit doubleword from a register to memory if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. For information about memory accesses, see *Load/Store addressing modes*.



# 32-bit (size == 10)

```
STXR <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

STXR <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
STXR <Ws>, <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')

STXR <Ws>, <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t = UInt(Rt2); // ignored by load/store single register
integer s = UInt(Rs); // ignored by all loads and store-release

AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
boolean pair = FALSE;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = if pair then elsize * 2 else elsize;</pre>
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STXR*.

# **Assembler Symbols**

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

0

If the operation updates memory.

1

If the operation fails to update memory.

- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- <Ws> is not updated.

Accessing an address that is not aligned to the size of the data being accessed causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    boolean rt_unknown = FALSE;
    boolean rn_unknown = FALSE;
    if memop == MemOp_LOAD && pair && t == t2 then
        Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
8
        case c of
10
            when Constraint_UNKNOWN
                                         rt_unknown = TRUE;
11
            when Constraint_UNDEF
                                        UNDEFINED;
12
            when Constraint_NOP
                                        EndOfInstruction();
13
    if memop == MemOp STORE then
14
15
        if s == t || (pair && s == t2) then
16
            Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18
            case c of
                when Constraint_UNKNOWN
                                                                    // store UNKNOWN value
19
                                            rt_unknown = TRUE;
20
                                            rt unknown = FALSE;
                                                                   // store original value
                when Constraint NONE
21
                when Constraint_UNDEF
                                            UNDEFINED;
                when Constraint_NOP
                                            EndOfInstruction();
23
        if s == n \&\& n != 31 then
24
            Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25
            assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26
            case c of
27
                when Constraint UNKNOWN
                                             rn unknown = TRUE;
                                                                    // address is UNKNOWN
                                             rn_unknown = FALSE;
                when Constraint_NONE
                                                                    // address is original base
29
                when Constraint_UNDEF
                                             UNDEFINED;
30
                when Constraint_NOP
                                            EndOfInstruction();
31
32
    VirtualAddress base:
33
    if rn unknown then
        base = VirtualAddress UNKNOWN;
35
36
        base = BaseReg[n];
37
38
   bits(64) address = VAddress(base);
39
40
    case memop of
41
        when MemOp STORE
42
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
            if rt unknown then
44
            data = bits(datasize) UNKNOWN;
elsif pair then
45
                bits(datasize DIV 2) el1 = X[t];
bits(datasize DIV 2) el2 = X[t2];
46
47
48
                data = if BigEndian() then el1 : el2 else el2 : el1;
49
            else
50
                data = X[t]:
51
52
            bit status = '1';
            // Check whether the Exclusives monitors are set to include the
            // physical memory locations corresponding to virtual address
55
56
                range [address, address+dbytes-1].
            if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57
                // This atomic write will be rejected if it does not refer
58
                 // to the same physical locations after address translation.
                Mem[address, dbytes, acctype] = data;
                status = ExclusiveMonitorsStatus();
61
            X[s] = ZeroExtend(status, 32);
62
63
        when MemOp LOAD
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
64
65
            // Tell the Exclusives monitors to record a sequence of one or more atomic
66
            // memory reads from virtual address range [address, address+dbytes-1].
67
             // The Exclusives monitor will only be set if all the reads are from the
            // same dbytes-aligned physical address, to allow for the possibility of
```

# Chapter 4. Instruction definitions


```
// an atomicity break if the translation is changed between reads.
70
                 AArch64.SetExclusiveMonitors(address, dbytes);
71
72
73
74
75
76
77
78
79
80
                 if pair then
                       \textbf{if} \ \texttt{rt\_unknown} \ \textbf{then}
                             // ConstrainedUNPREDICTABLE case
                             X[t] = bits(datasize) UNKNOWN;
                                                                                     // In this case t = t2
                       elsif elsize == 32 then

// 32-bit load exclusive pair (atomic)
                             data = Mem[address, dbytes, acctype];
                             if BigEndian() then
                                  X[t] = data<datasize-1:elsize>;
X[t2] = data<elsize-1:0>;
81
82
                             else
                                 X[t] = data<elsize-1:0>;
X[t2] = data<datasize-1:elsize>;
83
84
                       else // elsize == 64
85
                            // 64-bit load exclusive pair (not atomic),
// but must be 128-bit aligned
if address != Align(address, dbytes) then
    iswrite = FALSE;
86
87
88
89
90
                                  secondstage = FALSE;
91
                                  AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
                            X[t] = Mem[address + 0, 8, acctype];
X[t2] = Mem[address + 8, 8, acctype];
92
93
94
                 else
                      data = Mem[address, dbytes, acctype];
X[t] = ZeroExtend(data, regsize);
95
```

# 4.2.138 STXRB

Store Exclusive Register Byte stores a byte from a register to memory if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. The memory access is atomic.

For information about memory accesses, see Load/Store addressing modes.



```
STXRB <Ws>, <Wt>, [<Xn|SP>{, #0}] // (PSTATE.C64 == '0')

STXRB <Ws>, <Wt>, [<Cn|CSP>{, #0}] // (PSTATE.C64 == '1')

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release

6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;

7 boolean pair = FALSE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 8 < UInt(size);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STXRB*.

#### Assembler Symbols

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

0

If the operation updates memory.

1

If the operation fails to update memory.

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

## Aborts

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- <Ws> is not updated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    boolean rt_unknown = FALSE;
    boolean rn_unknown = FALSE;
    if memop == MemOp_LOAD && pair && t == t2 then
 6
         Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
         assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
         case c of
             when Constraint_UNKNOWN
10
                                           rt_unknown = TRUE;
                                                                 // result is UNKNOWN
11
             when Constraint_UNDEF
                                           UNDEFINED;
12
             when Constraint_NOP
                                          EndOfInstruction():
13
    if memop == MemOp_STORE then
14
        if s == t || (pair && s == t2) then
    Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
15
16
17
             assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18
             case c of
                                                                        // store UNKNOWN value \,
19
                 when Constraint_UNKNOWN
                                               rt_unknown = TRUE;
                                               rt_unknown = FALSE;
                                                                       // store original value
20
                 when Constraint NONE
21
                  when Constraint_UNDEF
                                               UNDEFINED;
                 when Constraint_NOP
22
                                              EndOfInstruction();
23
        if s == n && n != 31 then
24
             {\tt Constraint \ c = ConstrainUnpredictable (Unpredictable\_BASEOVERLAP);}
25
             assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26
             case c of
27
                 when Constraint_UNKNOWN
                                               rn_unknown = TRUE;
                                                                        // address is UNKNOWN
28
                 when Constraint_NONE
                                               rn_unknown = FALSE;
                                                                        // address is original base
29
                 when Constraint_UNDEF
                                               UNDEFINED;
30
                  when Constraint_NOP
                                               EndOfInstruction();
31
32
    VirtualAddress base;
33
    if rn unknown then
34
        base = VirtualAddress UNKNOWN;
35
36
         base = BaseReg[n];
37
38
    bits(64) address = VAddress(base);
39
40
    case memop of
41
         when MemOp_STORE
42
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
             if rt_unknown then
44
                 data = bits(datasize) UNKNOWN;
45
             elsif pair then
                 bits(datasize DIV 2) el1 = X[t];
                 bits(datasize DIV 2) el2 = X[t2];
47
48
                 data = if BigEndian() then el1 : el2 else el2 : el1;
49
             else
50
                  data = X[t]:
51
52
             bit status = '1';
             // Check whether the Exclusives monitors are set to include the
54
             // physical memory locations corresponding to virtual address
55
              // range [address, address+dbytes-1].
56
             \textbf{if} \ \texttt{AArch64}. \texttt{ExclusiveMonitorsPass} (\texttt{address}, \ \texttt{dbytes}) \ \textbf{then}
57
                  // This atomic write will be rejected if it does not refer
// to the same physical locations after address translation.
58
59
                  Mem[address, dbytes, acctype] = data;
                  status = ExclusiveMonitorsStatus();
61
             X[s] = ZeroExtend(status, 32);
62
63
         when MemOp LOAD
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
64
65
             // Tell the Exclusives monitors to record a sequence of one or more atomic
             // memory reads from virtual address range [address, address+dbytes-1].
67
             // The Exclusives monitor will only be set if all the reads are from the
68
             \ensuremath{//} same dbytes-aligned physical address, to allow for the possibility of
69
             // an atomicity break if the translation is changed between reads.
AArch64.SetExclusiveMonitors(address, dbytes);
70
71
72
             if pair then
73
74
                  if rt_unknown then
                      // ConstrainedUNPREDICTABLE case
75
                                                                // In this case t = t2
                      X[t] = bits(datasize) UNKNOWN;
76
                  elsif elsize == 32 then
   // 32-bit load exclusive pair (atomic)
77
78
                      data = Mem[address, dbytes, acctype];
79
                      if BigEndian() then
80
                          X[t] = data<datasize-1:elsize>;
81
                          X[t2] = data < elsize - 1:0>;
                      else
```

# Chapter 4. Instruction definitions

```
X[t] = data<elsize-1:0>;
X[t2] = data<datasize-1:elsize>;

else // elsize == 64

// 64-bit load exclusive pair (not atomic),
// but must be 128-bit aligned

if address != Align(address, dbytes) then
    iswrite = FALSE;
    secondstage = FALSE;
    AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));

X[t] = Mem[address + 0, 8, acctype];
X[t2] = Mem[address + 8, 8, acctype];


else

data = Mem[address, dbytes, acctype];
X[t] = ZeroExtend(data, regsize);
```

# 4.2.139 STXRH

Store Exclusive Register Halfword stores a halfword from a register to memory if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. The memory access is atomic.

For information about memory accesses, see *Load/Store addressing modes*.



```
STXRH <Ws>, <Wt>, [<Xn|SP>{, #0}] // (PSTATE.C64 == '0')

STXRH <Ws>, <Wt>, [<Cn|CSP>{, #0}] // (PSTATE.C64 == '1')

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release

6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;

7 boolean pair = FALSE;

8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;

9 integer elsize = 8 < UInt(size);

10 integer regsize = if elsize == 64 then 64 else 32;

11 integer datasize = if pair then elsize * 2 else elsize;
```

# **Assembler Symbols**

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

0

If the operation updates memory.

1

If the operation fails to update memory.

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- <Ws> is not updated.

A non halfword-aligned memory address causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

```
bits(datasize) data;
    constant integer dbytes = datasize DIV 8;
    boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;
    if memop == MemOp_LOAD && pair && t == t2 then
        Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
        case c of
10
             when Constraint_UNKNOWN
                                          rt_unknown = TRUE;
11
             when Constraint_UNDEF
                                          UNDEFINED;
12
             when Constraint NOP
                                          EndOfInstruction();
13
14
    if memop == MemOp_STORE then
15
        if s == t || (pair && s == t2) then
16
             Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17
             assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18
             case c of
                when Constraint UNKNOWN
                                              rt_unknown = TRUE;
                                                                       // store UNKNOWN value
19
20
                 when Constraint_NONE
                                              rt_unknown = FALSE;
                                                                      // store original value
21
                                              UNDEFINED;
                 when Constraint_UNDEF
22
                 when Constraint_NOP
                                              EndOfInstruction();
        if s == n && n != 31 then
    Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
23
24
25
             assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26
             case c of
                 when Constraint_UNKNOWN
                                              rn_unknown = TRUE;
                                                                       // address is UNKNOWN
                 when Constraint_NONE
28
                                               rn_unknown = FALSE;
                                                                      // address is original base
29
                 when Constraint_UNDEF
                                               UNDEFINED;
30
                 when Constraint_NOP
                                              EndOfInstruction();
31
32
    VirtualAddress base:
33
    if rn_unknown then
34
        base = VirtualAddress UNKNOWN;
35
36
        base = BaseReg[n];
37
38
    bits(64) address = VAddress(base);
39
40
    case memop of
41
        when MemOp_STORE
42
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43
             if rt_unknown then
44
                 data = bits(datasize) UNKNOWN;
45
             elsif pair then
                 bits(datasize DIV 2) el1 = X[t];
47
                 bits(datasize DIV 2) e12 = X[t2];
48
                 data = if BigEndian() then el1 : el2 else el2 : el1;
49
             else
50
                 data = X[t];
51
             bit status = '1';
53
             // Check whether the Exclusives monitors are set to include the
54
             // physical memory locations corresponding to virtual address
55
             // range [address, address+dbytes-1].
56
             \textbf{if} \ \texttt{AArch64.ExclusiveMonitorsPass(address, dbytes)} \ \textbf{then}
57
                 // This atomic write will be rejected if it does not refer
                 // to the same physical locations after address translation.
                 Mem[address, dbytes, acctype] = data;
60
                 status = ExclusiveMonitorsStatus();
61
             X[s] = ZeroExtend(status, 32);
62
63
        when MemOp LOAD
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
64
             // Tell the Exclusives monitors to record a sequence of one or more atomic
66
             // memory reads from virtual address range [address, address+dbytes-1].
67
             // The Exclusives monitor will only be set if all the reads are from the
68
             // same dbytes-aligned physical address, to allow for the possibility of // an atomicity break if the translation is changed between reads.
69
70
             AArch64.SetExclusiveMonitors(address, dbytes);
71
72
73
             if pair then
                 if rt_unknown then
                 // ConstrainedUNPREDICTABLE case
X[t] = bits(datasize) UNKNOWN;
elsif elsize == 32 then
74
75
                                                                // In this case t = t2
76
                     // 32-bit load exclusive pair (atomic)
78
                      data = Mem[address, dbytes, acctype];
79
                     if BigEndian() then
80
                         X[t] = data<datasize-1:elsize>;
```

# Chapter 4. Instruction definitions

```
X[t2] = data<elsize-1:0>;
82
                                      else
                                             X[t] = data<elsize-1:0>;
X[t2] = data<datasize-1:elsize>;
83
84
                              else // elsize == 64

// 64-bit load exclusive pair (not atomic),

// but must be 128-bit aligned

if address != Align(address, dbytes) then

iswrite = FALSE;
85
86
87
88
90
                                             secondstage = FALSE;
91
92
                                     AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));

X[t] = Mem[address + 0, 8, acctype];

X[t2] = Mem[address + 8, 8, acctype];
93
94
                      else
                             data = Mem[address, dbytes, acctype];
X[t] = ZeroExtend(data, regsize);
```

# 4.2.140 SWP, SWPA, SWPAL, SWPL

Swap word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from a memory location, and stores the value held in a register back to the same memory location. The value initially loaded from memory is returned in the destination register.

- If the destination register is not one of WZR or XZR, SWPA and SWPAL load from memory with acquire semantics.
- SWPL and SWPAL store to memory with release semantics.
- SWP has no memory ordering requirements.

For more information about memory ordering semantics, see *Load-Acquire*, *Store-Release*.

For information about memory accesses, see *Load/Store addressing modes*.

## Integer

(FEAT\_LSE)

```
32-bit SWP (size == 10 && A == 0 && R == 0)

SWP <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
32-bit SWPA (size == 10 && A == 1 && R == 0)
```

SWP <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')

```
SWPA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
32-bit SWPAL (size == 10 && A == 1 && R == 1)
```

```
SWPAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
32-bit SWPL (size == 10 && A == 0 && R == 1)
```

```
SWPL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
64-bit SWP (size == 11 && A == 0 && R == 0)
```

```
SWP <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
SWP <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 64-bit SWPA (size == 11 && A == 1 && R == 0)

```
SWPA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# 64-bit SWPAL (size == 11 && A == 1 && R == 1)

```
SWPAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
64-bit SWPL (size == 11 && A == 0 && R == 1)
```

```
SWPL \langle Xs \rangle, \langle Xt \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
```

```
SWPL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')

if !HaveAtomicExt() then UNDEFINED;

integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);

integer s = UInt(Rs);

integer datasize = 8 << UInt(size);
integer regsize = if datasize == 64 then 64 else 32;
AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;</pre>
```

# **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register to be stored, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register to be stored, encoded in the "Rs" field.
- < Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

```
bits(64) address;
bits(datasize) data;
bits(datasize) store_value;

store_value = X[s];

VirtualAddress base = BaseReg[n];
data = MemAtomic(base, MemAtomicOp_SWP, store_value, ldacctype, stacctype);

X[t] = ZeroExtend(data, regsize);
```

# 4.2.141 SWPB, SWPAB, SWPALB, SWPLB

Swap byte in memory atomically loads an 8-bit byte from a memory location, and stores the value held in a register back to the same memory location. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, SWPAB and SWPALB load from memory with acquire semantics.
- SWPLB and SWPALB store to memory with release semantics.
- SWPB has no memory ordering requirements.

For more information about memory ordering semantics, see *Load-Acquire*, *Store-Release*.

For information about memory accesses, see Load/Store addressing modes.

#### Integer

(FEAT\_LSE)

```
SWPAB (A == 1 && R == 0)
```

```
SWPAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## SWPALB (A == 1 && R == 1)

```
SWPALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# SWPB (A == 0 && R == 0)

```
SWPB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### SWPLB (A == 0 && R == 1)

```
SWPLB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPLB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
if !HaveAtomicExt() then UNDEFINED;

integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);

integer datasize = 8 << UInt(size);
integer regsize = if datasize == 64 then 64 else 32;
AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;</pre>
```

## **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register to be stored, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

# Chapter 4. Instruction definitions

```
bits(64) address;
bits(datasize) data;
bits(datasize) store_value;

store_value = X[s];

VirtualAddress base = BaseReg[n];
data = MemAtomic(base, MemAtomicOp_SWP, store_value, ldacctype, stacctype);

X[t] = ZeroExtend(data, regsize);
```

# 4.2.142 SWPH, SWPAH, SWPALH, SWPLH

Swap halfword in memory atomically loads a 16-bit halfword from a memory location, and stores the value held in a register back to the same memory location. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, SWPAH and SWPALH load from memory with acquire semantics.
- SWPLH and SWPALH store to memory with release semantics.
- SWPH has no memory ordering requirements.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about memory accesses, see Load/Store addressing modes.

### Integer

(FEAT\_LSE)

```
    8
    29
    27
    26
    25
    24
    23
    22
    21
    20
    16
    15
    14
    12
    11
    10
    9
    5
    4
    0

    0
    1
    1
    1
    1
    0
    0
    0
    0
    0
    0
    0
    0
    Rn
    Rt
```

#### SWPAH (A == 1 && R == 0)

```
SWPAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# SWPALH (A == 1 && R == 1)

```
SWPALH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPALH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### SWPH (A == 0 && R == 0)

```
SWPH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# SWPLH (A == 0 && R == 1)

```
SWPLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')

if !HaveAtomicExt() then UNDEFINED;
```

```
integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);

integer s = UInt(Rs);

integer datasize = 8 << UInt(size);
integer datasize = 64 then 64 else 32;
AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;</pre>
```

## **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register to be stored, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

# Chapter 4. Instruction definitions

```
bits(64) address;
bits(datasize) data;
bits(datasize) store_value;

store_value = X[s];

VirtualAddress base = BaseReg[n];
data = MemAtomic(base, MemAtomicOp_SWP, store_value, ldacctype, stacctype);

X[t] = ZeroExtend(data, regsize);
```

# 4.3.1 LD1 (multiple structures)

Load multiple single-element structures to one, two, three, or four registers. This instruction loads multiple single-element structures from memory and writes the result to one, two, three, or four SIMD&FP registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

#### No offset

# One register (opcode == 0111)

```
LD1 { <Vt>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

LD1 { <Vt>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### Two registers (opcode == 1010)

```
LD1 { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

LD1 { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# Three registers (opcode == 0110)

```
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### Four registers (opcode == 0010)

```
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

# Post-index

## One register, immediate offset (Rm == 11111 && opcode == 0111)

```
LD1 { <Vt>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')

LD1 { <Vt>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

# One register, register offset (Rm != 11111 && opcode == 0111)

```
LD1 { <Vt>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

LD1 { <Vt>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
Two registers, immediate offset (Rm == 11111 && opcode == 1010)
```

```
LD1 { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
Two registers, register offset (Rm != 11111 && opcode == 1010)
LD1 { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
LD1 { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
Three registers, immediate offset (Rm == 11111 && opcode == 0110)
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
LD1 { \langle Vt \rangle . \langle T \rangle, \langle Vt2 \rangle . \langle T \rangle}, [\langle Cn|CSP \rangle], \langle imm \rangle // (PSTATE.C64 == '1')
Three registers, register offset (Rm != 11111 && opcode == 0110)
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
Four registers, immediate offset (Rm == 11111 && opcode == 0010)
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
Four registers, register offset (Rm != 11111 && opcode == 0010)
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;
```

# **Assembler Symbols**

Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field. <Vt>

Is an arrangement specifier, encoded in "size:Q":

size	Q	<t></t>
00	0	8B
00	1	16B
01	0	4 H
01	1	8H
10	0	2S
10	1	4S
11	0	1D
11	1	2D

- <Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- <Vt3>Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo
- <Vt4>Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

<imm> For the one register, immediate offset variant: is the post-index immediate offset, encoded in"O":

Q	<imm></imm>	
0	#8	
1	#16	

For the two registers, immediate offset variant: is the post-index immediate offset, encoded in "Q":

Q	<imm></imm>	
0	#16	
1	#32	

For the three registers, immediate offset variant: is the post-index immediate offset, encoded in "O":

Q	<imm></imm>
0	#24
1	#48

For the four registers, immediate offset variant: is the post-index immediate offset, encoded in "Q":

Q	<imm></imm>
0	#32
1	#64

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

# **Shared Decode**

```
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << UInt(size);</pre>
       integer elements = datasize DIV esize;
      integer rpt;  // number of iterations
integer selem;  // structure elements
      case opcode of
             when '0000' rpt = 1; selem = 4;
when '0010' rpt = 4; selem = 1;
10
                                                                              // LD/ST4 (4 registers)
                                                                              // LD/ST1 (4 registers)
             when '0100' rpt = 1; selem = 3;
when '0110' rpt = 3; selem = 1;
when '0111' rpt = 1; selem = 1;
12
                                                                               // LD/ST3 (3 registers)
13
                                                                               // LD/ST1 (3 registers)
                                                                              // LD/ST1 (1 register)
// LD/ST2 (2 registers)
// LD/ST1 (2 registers)
14
             when '1000' rpt = 1; selem = 2;
when '1010' rpt = 2; selem = 1;
15
16
17
              otherwise UNDEFINED;
      // .1D format only permitted with LD1 & ST1 if size:Q == '110' && selem != 1 then UNDEFINED;
19
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address;
    bits(64) offs;
    bits(datasize) rval;
    integer tt;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
10
    address = VAddress(base);
    if memop == MemOp_LOAD then
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
13
14
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);
15
    offs = Zeros():
16
   for r = 0 to rpt-1
    for e = 0 to elements-1
17
```

# Chapter 4. Instruction definitions

# 4.3. Modified SIMD&FP instructions

```
tt = (t + r) MOD 32;
for s = 0 to selem-1
    rval = V[tt];

if memop == MemOp_LOAD then
    Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
    V[tt] = rval;

else // memop == MemOp_STORE
    Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];

offs = offs + ebytes;
tt = (tt + 1) MOD 32;

if wback then
    if m != 31 then
        offs = X[m];
BaseReg[n] = VAAdd(base, offs);
```

# 4.3.2 LD1 (single structure)

Load one single-element structure to one lane of one register. This instruction loads a single-element structure from memory and writes the result to the specified lane of the SIMD&FP register without affecting the other bits of the register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

# No offset

# 8-bit (opcode == 000)

```
LD1 { <Vt>.B }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD1 { <Vt>.B }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 16-bit (opcode == 010 && size == x0)

```
LD1 { <Vt>.H }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD1 { <Vt>.H }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# 32-bit (opcode == 100 && size == 00)

```
LD1 { <Vt>.S }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD1 { <Vt>.S }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit (opcode == 100 && S == 0 && size == 01)

```
LD1 { <Vt>.D }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD1 { <Vt>.D }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;
```

# Post-index



## 8-bit, immediate offset (Rm == 11111 && opcode == 000)

```
LD1 { <Vt>.B }[<index>], [<Xn|SP>], #1 // (PSTATE.C64 == '0')

LD1 { <Vt>.B }[<index>], [<Cn|CSP>], #1 // (PSTATE.C64 == '1')
```

# 8-bit, register offset (Rm != 11111 && opcode == 000)

```
LD1 { <Vt>.B }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

LD1 { <Vt>.B }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

### 16-bit, immediate offset (Rm == 11111 && opcode == 010 && size == x0)

```
LD1 { <Vt>.H }[<index>], [<Xn|SP>], #2 // (PSTATE.C64 == '0')

LD1 { <Vt>.H }[<index>], [<Cn|CSP>], #2 // (PSTATE.C64 == '1')
```

```
16-bit, register offset (Rm != 11111 && opcode == 010 && size == x0)
LD1 { \langle Vt \rangle.H }[\langle index \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle // (PSTATE.C64 == '0')
LD1 { \langle Vt \rangle.H }[\langle index \rangle], [\langle Cn|CSP \rangle], \langle Xm \rangle // (PSTATE.C64 == '1')
32-bit, immediate offset (Rm == 11111 && opcode == 100 && size == 00)
LD1 { \langle Vt \rangle.S }[\langle index \rangle], [\langle Xn|SP \rangle], #4 // (PSTATE.C64 == '0')
LD1 { <Vt>.S }[<index>], [<Cn|CSP>], #4 // (PSTATE.C64 == '1')
32-bit, register offset (Rm != 11111 && opcode == 100 && size == 00)
LD1 { <Vt>.S }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
LD1 { \langle Vt \rangle.S }[\langle index \rangle], [\langle Cn|CSP \rangle], \langle Xm \rangle // (PSTATE.C64 == '1')
64-bit, immediate offset (Rm == 11111 && opcode == 100 && S == 0 && size == 01)
LD1 { <Vt>.D }[<index>], [<Xn|SP>], #8 // (PSTATE.C64 == '0')
LD1 { <Vt>.D }[<index>], [<Cn|CSP>], #8 // (PSTATE.C64 == '1')
64-bit, register offset (Rm != 11111 && opcode == 100 && S == 0 && size == 01)
LD1 { \langle Vt \rangle.D }[\langle index \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle // (PSTATE.C64 == '0')
LD1 { <Vt>.D }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;
```

# **Assembler Symbols**

- <Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- <index> For the 8-bit variant: is the element index, encoded in "Q:S:size".

For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".

For the 32-bit variant: is the element index, encoded in "Q:S".

For the 64-bit variant: is the element index, encoded in "Q".

- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

# **Shared Decode**

```
integer scale = UInt(opcode<2:1>);
    integer selem = UInt(opcode<0>:R) + 1;
   boolean replicate = FALSE;
    integer index;
    case scale of
        when 3
            // load and replicate
9
            if L == '0' || S == '1' then UNDEFINED;
10
            scale = UInt(size);
11
            replicate = TRUE;
12
        when 0
                                             // B[0-15]
13
            index = UInt(0:S:size);
        when 1
```

```
if size<0> == '1' then UNDEFINED;
               index = UInt(Q:S:size<1>); // H[0-7]
16
          when 2
               if size<1> == '1' then UNDEFINED;
if size<0> == '0' then
  index = UInt(Q:S); //
18
19
                                                         // S[0-3]
20
21
               else
                    if S == '1' then UNDEFINED;
23
                     index = UInt(Q);
                                                         // D[0-1]
24
                    scale = 3;
25
     MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
26
27
     integer esize = 8 << scale;</pre>
```

```
CheckFPAdvSIMDEnabled64();
 3
    bits(64) address:
    bits(64) offs;
    bits(128) rval;
    bits(esize) element;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
    address = VAddress(base);
if replicate || memop == MemOp_LOAD then
10
         VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13
14
         VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
    offs = Zeros();
16
17
    if replicate then
         // load and replicate to all elements
18
19
         for s = 0 to selem-1
20
             element = Mem[address + offs, ebytes, AccType_VEC];
             // replicate to fill 128- or 64-bit register
V[t] = Replicate(element, datasize DIV esize);
offs = offs + ebytes;
21
22
23
24
             t = (t + 1) MOD 32;
25
26
27
         // load/store one element per register
         for s = 0 to selem-1
             rval = V[t];
if memop == MemOp_LOAD then
    // insert into one lane of 128-bit register
28
29
30
31
                  Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
32
                  V[t] = rval;
             33
34
                  Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
35
36
             offs = offs + ebytes;
37
             t = (t + 1) MOD 32;
38
39
    if wback then
     if m != 31 then
    offs = X[m];
BaseReg[n] = VAAdd(base, offs);
40
41
```


# 4.3.3 LD1R

Load one single-element structure and Replicate to all lanes (of one register). This instruction loads a single-element structure from memory and replicates the structure to all the lanes of the SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

#### No offset



```
LD1R { <Vt>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

LD1R { <Vt>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

## Post-index



## Immediate offset (Rm == 11111)

```
LD1R { <Vt>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')

LD1R { <Vt>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

## Register offset (Rm != 11111)

```
LD1R { <Vt>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

LD1R { <Vt>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

## **Assembler Symbols**

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<t></t>
00	0	8B
00	1	16B
01	0	4 H
01	1	8H
10	0	2S
10	1	4S
11	0	1D
11	1	2D

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

<imm> Is the post-index immediate offset, encoded in "size":

size	<imm></imm>
00	#1
01	#2
10	#4
11	#8

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

# **Shared Decode**

```
integer scale = UInt(opcode<2:1>);
    integer selem = UInt(opcode<0>:R) + 1;
    boolean replicate = FALSE;
4
    integer index;
6
    case scale of
         when 3
              // load and replicate
if L == '0' || S == '1' then UNDEFINED;
scale = UInt(size);
10
11
              replicate = TRUE;
12
         when 0
13
              index = UInt(0:S:size);
                                                    // B[0-15]
14
         when 1
             if size<0> == '1' then UNDEFINED;
16
              index = UInt(Q:S:size<1>);
17
         when 2
              if size<1> == '1' then UNDEFINED;
if size<0> == '0' then
18
19
20
                   index = UInt(Q:S);
                                                      // S[0-3]
21
                  if S == '1' then UNDEFINED;
index = UInt(Q);
scale = 3;
22
23
                                                      // D[0-1]
24
25
26
    MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
    integer esize = if 0 == '1' then 128 else 64; integer esize = 8 << scale;
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address;
    bits(64) offs;
    bits(128) rval;
    bits(esize) element;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
    address = VAddress(base);
    if replicate || memop == MemOp_LOAD then
12
        VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13
14
        VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
    offs = Zeros();
    if replicate then
17
18
         // load and replicate to all elements
19
         for s = 0 to selem-1
    element = Mem[address + offs, ebytes, AccType_VEC];
    // replicate to fill 128- or 64-bit register
20
21
22
             V[t] = Replicate(element, datasize DIV esize);
             offs = offs + ebytes;
23
24
             t = (t + 1) MOD 32;
25
26
         // load/store one element per register
27
        for s = 0 to selem-1
             rval = V[t];
28
29
             if memop == MemOp_LOAD then
                // insert into one lane of 128-bit register
```

# Chapter 4. Instruction definitions

# 4.3. Modified SIMD&FP instructions

# 4.3.4 LD2 (multiple structures)


Load multiple 2-element structures to two registers. This instruction loads multiple 2-element structures from memory and writes the result to the two SIMD&FP registers, with de-interleaving.

For an example of de-interleaving, see LD3 (multiple structures).

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

#### No offset




```
LD2 { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

LD2 { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



# Immediate offset (Rm == 11111)

```
LD2 { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')

LD2 { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

#### Register offset (Rm != 11111)

```
LD2 { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

LD2 { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

# **Assembler Symbols**

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	(T>
00	0	8B
00	1	16B
01	0	4 H
01	1	8 H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1

modulo 32.

- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> Is the post-index immediate offset, encoded in"Q":

Q	<imm></imm>	
0	#16	
1	#32	

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

## **Shared Decode**

```
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
    integer datasize = if Q == '1' then 128 else 64;
    integer esize = 8 << UInt(size);</pre>
    integer elements = datasize DIV esize;
    integer rpt;  // number of iterations
integer selem;  // structure elements
    case opcode of
10
         when '0000' rpt = 1; selem = 4;
                                                   // LD/ST4 (4 registers)
         when '0010' rpt = 4; selem = 1;
                                                   // LD/ST1 (4 registers)
12
         when '0100' rpt = 1; selem = 3;
                                                    // LD/ST3 (3 registers)
         when '0110' rpt = 3; selem = 1;
13
                                                    // LD/ST1 (3 registers)
         when '0111' rpt = 1; selem = 1;
                                                    // LD/ST1 (1 register)
14
         when '1000' rpt = 1; selem = 2;
when '1010' rpt = 2; selem = 1;
                                                    // LD/ST2 (2 registers)
15
                                                    // LD/ST1 (2 registers)
16
17
         otherwise UNDEFINED;
    // .1D format only permitted with LD1 & ST1
if size:Q == '110' && selem != 1 then UNDEFINED;
19
```

```
CheckFPAdvSIMDEnabled64();
3
   bits(64) address;
   bits(64) offs;
   bits(datasize) rval:
   integer tt;
   constant integer ebytes = esize DIV 8;
   VirtualAddress base = BaseReg[n];
10
    address = VAddress(base);
    if memop == MemOp_LOAD then
11
12
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
13
14
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);
15
16
    offs = Zeros();
    for r = 0 to rpt-1
17
       for e = 0 to elements-1
18
            tt = (t + r) MOD 32;
20
            for s = 0 to selem-1
21
                rval = V[tt];
22
                if memop == MemOp_LOAD then
23
                    Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
24
                    V[tt] = rval;
25
                else // memop == MemOp_STORE
                    Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
27
28
                offs = offs + ebytes;
                tt = (tt + 1) MOD 32;
29
30
   if wback then
31
       if m != 31 then
32
            offs = X[m];
      BaseReg[n] = VAAdd(base, offs);
```

# 4.3.5 LD2 (single structure)

Load single 2-element structure to one lane of two registers. This instruction loads a 2-element structure from memory and writes the result to the corresponding elements of the two SIMD&FP registers without affecting the other bits of the registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

# No offset

#### 8-bit (opcode == 000)

```
LD2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD2 { <Vt>.B, <Vt2>.B }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 16-bit (opcode == 010 && size == x0)

```
LD2 { <Vt>.H, <Vt2>.H }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD2 { <Vt>.H, <Vt2>.H }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# 32-bit (opcode == 100 && size == 00)

```
LD2 { <Vt>.S, <Vt2>.S }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD2 { <Vt>.S, <Vt2>.S }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```


#### 64-bit (opcode == 100 && S == 0 && size == 01)

```
LD2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD2 { <Vt>.D, <Vt2>.D }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;
```

# Post-index



## 8-bit, immediate offset (Rm == 11111 && opcode == 000)

```
LD2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>], #2 // (PSTATE.C64 == '0')

LD2 { <Vt>.B, <Vt2>.B }[<index>], [<Cn|CSP>], #2 // (PSTATE.C64 == '1')
```

# 8-bit, register offset (Rm != 11111 && opcode == 000)

```
LD2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

LD2 { <Vt>.B, <Vt2>.B }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

### 16-bit, immediate offset (Rm == 11111 && opcode == 010 && size == x0)

```
LD2 { <Vt>.H, <Vt2>.H }[<index>], [<Xn|SP>], #4 // (PSTATE.C64 == '0')

LD2 { <Vt>.H, <Vt2>.H }[<index>], [<Cn|CSP>], #4 // (PSTATE.C64 == '1')
```

```
16-bit, register offset (Rm != 11111 && opcode == 010 && size == x0)
LD2 { \langle Vt \rangle.H, \langle Vt2 \rangle.H }[\langle index \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle // (PSTATE.C64 == '0')
LD2 { <Vt>.H, <Vt2>.H }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
32-bit, immediate offset (Rm == 11111 && opcode == 100 && size == 00)
LD2 { \langle Vt \rangle . S, \langle Vt2 \rangle . S }[\langle index \rangle], [\langle Xn|SP \rangle], #8 // (PSTATE.C64 == '0')
LD2 { \langle Vt \rangle . S, \langle Vt2 \rangle . S }[\langle index \rangle], [\langle Cn|CSP \rangle], #8 // (PSTATE.C64 == '1')
32-bit, register offset (Rm != 11111 && opcode == 100 && size == 00)
LD2  { \langle Vt \rangle.S, \langle Vt2 \rangle.S }[\langle index \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle // (PSTATE.C64 == '0')
LD2 { <Vt>.S, <Vt2>.S }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
64-bit, immediate offset (Rm == 11111 && opcode == 100 && S == 0 && size == 01)
LD2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>], #16 // (PSTATE.C64 == '0')
LD2 { <Vt>.D, <Vt2>.D }[<index>], [<cn|CSP>], #16 // (PSTATE.C64 == '1')
64-bit, register offset (Rm != 11111 && opcode == 100 && S == 0 && size == 01)
LD2 { \langle Vt \rangle.D, \langle Vt2 \rangle.D }[\langle index \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle // (PSTATE.C64 == '0')
LD2 { <Vt>.D, <Vt2>.D }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;
```

#### **Assembler Symbols**

- <Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- <index> For the 8-bit variant: is the element index, encoded in "Q:S:size".

For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".

For the 32-bit variant: is the element index, encoded in "Q:S".

For the 64-bit variant: is the element index, encoded in "Q".

- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

# **Shared Decode**

```
integer scale = UInt(opcode<2:1>);
integer selem = UInt(opcode<0>:R) + 1;
boolean replicate = FALSE;
integer index;

case scale of
when 3
// load and replicate
if L == '0' || S == '1' then UNDEFINED;
scale = UInt(size);
```

```
replicate = TRUE;
12
           when 0
               index = UInt(Q:S:size);
13
                                                              // B[0-15]
14
                if size<0> == '1' then UNDEFINED;
index = UInt(Q:S:size<1>); // H[0-7]
15
16
17
           when 2
               if size<1> == '1' then UNDEFINED;
if size<0> == '0' then
18
19
20
                      index = UInt(Q:S);
21
22
                 else
                      if S == '1' then UNDEFINED;
23
                      index = UInt(Q);
                                                             // D[0-1]
24
                      scale = 3;
     MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE; integer datasize = if Q == '1' then 128 else 64; integer esize = 8 << scale;
26
27
```

```
CheckFPAdvSIMDEnabled64();
 3
    bits(64) address;
 4
    bits(64) offs;
    bits(128) rval;
    bits(esize) element;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
    address = VAddress(base);
if replicate || memop == MemOp_LOAD then
10
11
         VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
12
13
14
         VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16
    offs = Zeros();
17
    if replicate then
18
         // load and replicate to all elements
19
         for s = 0 to selem-1
             element = Mem[address + offs, ebytes, AccType_VEC];
// replicate to fill 128- or 64-bit register
20
21
             V[t] = Replicate(element, datasize DIV esize);
offs = offs + ebytes;
22
23
24
              t = (t + 1) MOD 32;
25
    else
26
          // load/store one element per register
27
         for s = 0 to selem-1
28
              rval = V[t];
              if memop == Memop_Load then
29
30
                  // insert into one lane of 128-bit register
31
                   Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
                  V[t] = rval;
32
              else // memop == MemOp_STORE
// extract from one lane of 128-bit register
33
34
35
                  Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36
              offs = offs + ebytes;

t = (t + 1) \text{ MOD } 32;
37
38
    if wback then
40
        if m != 31 then
       offs = X[m];
BaseReg[n] = VAAdd(base, offs);
41
42.
```


## 4.3.6 LD2R

Load single 2-element structure and Replicate to all lanes of two registers. This instruction loads a 2-element structure from memory and replicates the structure to all the lanes of the two SIMD&FP registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

#### No offset




```
LD2R { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

LD2R { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

## Post-index



## Immediate offset (Rm == 11111)

```
LD2R { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')

LD2R { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

## Register offset (Rm != 11111)

```
LD2R { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

LD2R { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

## **Assembler Symbols**

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<t></t>
00	0	8B
00	1	16B
01	0	4 H
01	1	8H
10	0	2S
10	1	4S
11	0	1D
11	1	2D

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> Is the post-index immediate offset, encoded in "size":

size	<imm></imm>
0.0	#2
01	#4
10	#8
11	#16

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field

## **Shared Decode**

```
integer scale = UInt(opcode<2:1>);
integer selem = UInt(opcode<0>:R) + 1;
     boolean replicate = FALSE;
     integer index;
     case scale of
          when 3
               // load and replicate
if L == '0' || S == '1' then UNDEFINED;
8
10
               scale = UInt(size);
               replicate = TRUE;
12
          when 0
               index = UInt(Q:S:size);
13
                                                          // B[0-15]
14
          when 1
               if size<0> == '1' then UNDEFINED;
15
                                                         // H[0-7]
16
               index = UInt(Q:S:size<1>);
          when 2
             if size<1> == '1' then UNDEFINED;
if size<0> == '0' then
18
19
20
                    index = UInt(Q:S);
                                                          // SIO-31
21
               else
22
                     if S == '1' then UNDEFINED;
23
                     index = UInt(Q);
24
                     scale = 3;
25
     MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << scale;</pre>
26
27
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address;
    bits(64) offs;
    bits(128) rval;
    bits(esize) element;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
10
     address = VAddress(base);
    if replicate || memop == MemOp_LOAD then
    VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
11
12
13
14
          VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
    offs = Zeros();
17
    \quad \textbf{if} \ \text{replicate} \ \textbf{then} \\
18
          // load and replicate to all elements
19
          for s = 0 to selem-1
              element = Mem[address + offs, ebytes, AccType_VEC];
// replicate to fill 128- or 64-bit register
20
21
              V[t] = Replicate(element, datasize DIV esize);
offs = offs + ebytes;
22
23
24
              t = (t + 1) MOD 32;
25
26
          // load/store one element per register
        for s = 0 to selem-1
```

# Chapter 4. Instruction definitions

## 4.3. Modified SIMD&FP instructions

```
rval = V[t];
if memop == MemOp_LOAD then

// insert into one lane of 128-bit register
Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
V[t] = rval;

else // memop == MemOp_STORE


// extract from one lane of 128-bit register
Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
offs = offs + ebytes;
t = (t + 1) MOD 32;

if wback then
if m != 31 then
offs = X[m];
BaseReg[n] = VAAdd(base, offs);
```

# 4.3.7 LD3 (multiple structures)

Load multiple 3-element structures to three registers. This instruction loads multiple 3-element structures from memory and writes the result to the three SIMD&FP registers, with de-interleaving.


The following figure shows an example of the operation of de-interleaving of a LD3.16 (multiple 3-element structures) instruction:.



Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

## No offset




```
LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

## Post-index



## Immediate offset (Rm == 11111)

```
LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')

LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

# Register offset (Rm != 11111)

```
LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

# **Assembler Symbols**

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<t></t>
0.0	0	8B
00	1	16B
01	0	4 H
01	1	8 H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

- <Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> Is the post-index immediate offset, encoded in"Q":

Q	<imm></imm>
0	#24
1	#48

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

# **Shared Decode**

```
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
    integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << UInt(size);</pre>
    integer elements = datasize DIV esize;
                        // number of iterations
    integer rpt;
    integer selem; // structure elements
     case opcode of
         when '0000' rpt = 1; selem = 4;
10
                                                      // LD/ST4 (4 registers)
         when '0010' rpt = 4; selem = 1;
when '0100' rpt = 1; selem = 3;
                                                      // LD/ST1 (4 registers)
11
12
                                                      // LD/ST3 (3 registers)
13
         when '0110' rpt = 3; selem = 1;
                                                       // LD/ST1 (3 registers)
          when '0111' rpt = 1; selem = 1;
14
                                                      // LD/ST1 (1 register)
         when '1000' rpt = 1; selem = 2;
when '1010' rpt = 2; selem = 1;
15
                                                       // LD/ST2 (2 registers)
16
                                                       // LD/ST1 (2 registers)
17
          otherwise UNDEFINED;
18
    // .1D format only permitted with LD1 & ST1
if size:Q == '110' && selem != 1 then UNDEFINED;
```

```
CheckFPAdvSIMDEnabled64();
3
   bits(64) address;
   bits(64) offs;
   bits(datasize) rval;
   integer tt;
    constant integer ebytes = esize DIV 8;
   VirtualAddress base = BaseReg[n];
10
    address = VAddress(base);
11
    if memop == MemOp_LOAD then
12
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
13
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);
14
15
   offs = Zeros();
```

# Chapter 4. Instruction definitions

## 4.3. Modified SIMD&FP instructions

```
for r = 0 to rpt-1
    for e = 0 to elements-1
    tt = (t + r) MOD 32;
    for s = 0 to selem-1
        rval = V[tt];
    if memop == MemOp_LOAD then
        Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
        V[tt] = rval;
    else // memop == MemOp_STORE
        Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
    offs = offs + ebytes;
18
20
21
22
23
24
25
26
27
28
29
                                                     offs = offs + ebytes;
tt = (tt + 1) MOD 32;
           if wback then
   if m != 31 then
      offs = X[m];
   BaseReg[n] = VAAdd(base, offs);
30
31
32
33
```


# 4.3.8 LD3 (single structure)

Load single 3-element structure to one lane of three registers). This instruction loads a 3-element structure from memory and writes the result to the corresponding elements of the three SIMD&FP registers without affecting the other bits of the registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

# No offset



#### 8-bit (opcode == 001)

```
LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 16-bit (opcode == 011 && size == x0)

```
LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# 32-bit (opcode == 101 && size == 00)

```
LD3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```


#### 64-bit (opcode == 101 && S == 0 && size == 01)

```
LD3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;
```

# Post-index



# 8-bit, immediate offset (Rm == 11111 && opcode == 001)

```
LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>], #3 // (PSTATE.C64 == '0')

LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Cn|CSP>], #3 // (PSTATE.C64 == '1')
```

# 8-bit, register offset (Rm != 11111 && opcode == 001)

```
LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

### 16-bit, immediate offset (Rm == 11111 && opcode == 011 && size == x0)

```
LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>], #6 // (PSTATE.C64 == '0')

LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Cn|CSP>], #6 // (PSTATE.C64 == '1')
```

```
16-bit, register offset (Rm != 11111 && opcode == 011 && size == x0)
 LD3 { \langle Vt \rangle.H, \langle Vt2 \rangle.H, \langle Vt3 \rangle.H }[\langle index \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle // (PSTATE.C64 == '0')
 LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
 32-bit, immediate offset (Rm == 11111 && opcode == 101 && size == 00)
 LD3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Xn|SP>], #12 // (PSTATE.C64 == '0')
 LD3 { \langle Vt \rangle.S, \langle Vt2 \rangle.S, \langle Vt3 \rangle.S }[\langle index \rangle], [\langle Cn|CSP \rangle], #12 // (PSTATE.C64 == '1')
 32-bit, register offset (Rm != 11111 && opcode == 101 && size == 00)
 LD3 { \langle Vt \rangle.S, \langle Vt2 \rangle.S, \langle Vt3 \rangle.S }[\langle index \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle // (PSTATE.C64 == '0')
 LD3 { <Vt>>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
 64-bit, immediate offset (Rm == 11111 && opcode == 101 && S == 0 && size == 01)
 LD3 { \langle Vt \rangle.D, \langle Vt2 \rangle.D, \langle Vt3 \rangle.D }[\langle index \rangle], [\langle Xn|SP \rangle], #24 // (PSTATE.C64 == '0')
 LD3 { \langle Vt \rangle .D, \langle Vt 2 \rangle .D, \langle Vt 3 \rangle .D }[\langle index \rangle], [\langle Cn|CSP \rangle], #24 // (PSTATE.C64 == '1')
 64-bit, register offset (Rm != 11111 && opcode == 101 && S == 0 && size == 01)
 LD3 { \langle Vt \rangle.D, \langle Vt2 \rangle.D, \langle Vt3 \rangle.D }[\langle index \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle // (PSTATE.C64 == '0')
 LD3 { \langle Vt \rangle.D, \langle Vt2 \rangle.D, \langle Vt3 \rangle.D }[\langle index \rangle], [\langle Cn|CSP \rangle], \langle Xm \rangle // (PSTATE.C64 == '1')
 integer t = UInt(Rt);
 integer n = UInt(Rn);
 integer m = UInt(Rm):
 boolean wback = TRUE;
 Assembler Symbols
<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
```

- <Vt2>Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo
- <index> For the 8-bit variant: is the element index, encoded in "Q:S:size".

For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".

For the 32-bit variant: is the element index, encoded in "Q:S".

For the 64-bit variant: is the element index, encoded in "Q".

- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <Xm>Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

# **Shared Decode**

```
integer scale = UInt(opcode<2:1>);
integer selem = UInt(opcode<0>:R) + 1;
boolean replicate = FALSE;
integer index;
case scale of
    when 3
```

```
// load and replicate
               if L == '0' || S == '1' then UNDEFINED;
scale = UInt(size);
11
               replicate = TRUE;
12
          when 0
              index = UInt(Q:S:size);
                                                       // B[0-15]
13
14
          when 1
              if size<0> == '1' then UNDEFINED;
15
               index = UInt(Q:S:size<1>);
                                                       // H[0-7]
17
          when 2
              if size<1> == '1' then UNDEFINED;
if size<0> == '0' then
  index = UInt(Q:S); //
18
19
20
                                                        // SIO-31
21
               else
                   if S == '1' then UNDEFINED;
23
                    index = UInt(Q);
                                                       // D[0-1]
                    scale = 3;
24
25
    MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
26
27
    integer esize = 8 << scale;</pre>
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address;
    bits(64) offs;
    bits(128) rval;
    bits(esize) element;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n]:
    address = VAddress(base);
if replicate || memop == MemOp_LOAD then
10
12
         VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13
14
         VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16
    offs = Zeros();
17
    if replicate then
18
          ^{\prime}/ load and replicate to all elements
19
         \textbf{for} \text{ s = 0 to selem-1}
              element = Mem[address + offs, ebytes, AccType_VEC];
20
             // replicate to fill 128- or 64-bit register
V[t] = Replicate(element, datasize DIV esize);
21
22
23
              offs = offs + ebytes;
24
              t = (t + 1) MOD 32;
25
          // load/store one element per register
26
27
         for s = 0 to selem-1
    rval = V[t];
28
              if memop == MemOp_LOAD then
29
30
                   // insert into one lane of 128-bit register
31
                   Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
32
                  V[t] = rval;
              else // memop == Memop_STORE
    // extract from one lane of 128-bit register
33
34
35
                  Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
              offs = offs + ebytes;
37
              t = (t + 1) MOD 32;
38
39
    if wback then
40
        if m != 31 then
        offs = X[m];
BaseReg[n] = VAAdd(base, offs);
41
42
```


## 4.3.9 LD3R

Load single 3-element structure and Replicate to all lanes of three registers. This instruction loads a 3-element structure from memory and replicates the structure to all the lanes of the three SIMD&FP registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

#### No offset



```
LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

## Post-index



## Immediate offset (Rm == 11111)

```
LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')

LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

## Register offset (Rm != 11111)

```
LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

## **Assembler Symbols**

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<t></t>
0.0	0	8B
00	1	16B
01	0	4 H
01	1	8H
10	0	2S
10	1	4S
11	0	1D
11	1	2D

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> Is the post-index immediate offset, encoded in "size":

size	<imm></imm>
0.0	#3
01	#6
10	#12
11	#24

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

#### **Shared Decode**

```
integer scale = UInt(opcode<2:1>);
    integer selem = UInt(opcode<0>:R) + 1;
    boolean replicate = FALSE;
    integer index;
4
    case scale of
6
         when 3
             // load and replicate
if L == '0' || S == '1' then UNDEFINED;
 8
10
             scale = UInt(size);
11
             replicate = TRUE;
12
         when 0
             index = UInt(Q:S:size);
                                                   // B[0-151
13
14
         \quad \text{when} \ 1
             if size<0> == '1' then UNDEFINED;
15
              index = UInt(Q:S:size<1>);
                                                   // H[0-7]
17
         when 2
             if size<1> == '1' then UNDEFINED;
18
             if size<0> == '0' then
19
                  index = UInt(Q:S);
20
                                                   // S[0-3]
             else
22
                 if S == '1' then UNDEFINED;
23
24
                  index = UInt(Q);
                                                   // D[0-1]
                  scale = 3;
25
    MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
26
    integer esize = 8 << scale;</pre>
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address;
    bits(64) offs;
    bits(128) rval;
6
    bits(esize) element;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
    address = VAddress(base);
11
    if replicate || memop == MemOp_LOAD then
12
         VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13
         VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
14
15
16
    offs = Zeros();
17
    if replicate then
18
         // load and replicate to all elements
         for s = 0 to selem-1
    element = Mem[address + offs, ebytes, AccType_VEC];
    // replicate to fill 128- or 64-bit register
19
20
21
             V[t] = Replicate(element, datasize DIV esize);
             offs = offs + ebytes;
```

# Chapter 4. Instruction definitions

## 4.3. Modified SIMD&FP instructions

```
t = (t + 1) MOD 32;
       else
              // load/store one element per register
for s = 0 to selem-1
27
28
29
                     rval = V[t];
if memop == MemOp_LOAD then
    // insert into one lane of 128-bit register
    Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
30
31
                            V[t] = rval;
                     else // memop == MemOp_STORE
    // extract from one lane of 128-bit register
    Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
offs = offs + ebytes;
t = (t + 1) MOD 32;
33
34
35
36
37
39
40
       if wback then
             if m != 31 then
             offs = X[m];
BaseReg[n] = VAAdd(base, offs);
41
42
```

# 4.3.10 LD4 (multiple structures)


Load multiple 4-element structures to four registers. This instruction loads multiple 4-element structures from memory and writes the result to the four SIMD&FP registers, with de-interleaving.

For an example of de-interleaving, see LD3 (multiple structures).

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

#### No offset




```
LD4 { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

LD4 { <Vt>.<T>, <Vt4>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



# Immediate offset (Rm == 11111)

```
LD4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')

LD4 { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

#### Register offset (Rm != 11111)

```
LD4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

LD4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

# **Assembler Symbols**

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<t></t>
0.0	0	8B
00	1	16B
01	0	4 H
01	1	8 H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1

modulo 32.

- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <Vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> Is the post-index immediate offset, encoded in"Q":

Q	<imm></imm>
0	#32
_1	#64

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

#### **Shared Decode**

```
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << UInt(size);</pre>
     integer elements = datasize DIV esize;
                         // number of iterations
     integer selem; // structure elements
    case opcode of
         when '0000' rpt = 1; selem = 4;
10
                                                        // LD/ST4 (4 registers)
          when '0010' rpt = 4; selem = 1;
11
                                                        // LD/ST1 (4 registers)
          when '0100' rpt = 1; selem = 3;
12
                                                        // LD/ST3 (3 registers)
          when '0110' rpt = 3; selem = 1;
13
                                                        // LD/ST1 (3 registers)
          when '0111' rpt = 1; selem = 1;
14
                                                        // LD/ST1 (1 register)
         when '1000' rpt = 1; selem = 2;
when '1010' rpt = 2; selem = 1;
                                                        // LD/ST2 (2 registers)
15
                                                        // LD/ST1 (2 registers)
16
          otherwise UNDEFINED;
18
    // .1D format only permitted with LD1 & ST1 if size:Q == '110' && selem != 1 then UNDEFINED;
20
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address;
    bits(64) offs;
5
    bits(datasize) rval;
    integer tt;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
10
    address = VAddress(base);
if memop == MemOp_LOAD then
11
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
12
14
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);
15
    offs = Zeros();
16
17
    for r = 0 to rpt-1
18
        for e = 0 to elements-1
19
            tt = (t + r) MOD 32;
20
             for s = 0 to selem-1
21
                 rval = V[tt];
22
23
                 if memop == MemOp_LOAD then
                     Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
24
                 V[tt] = rval;
else // memop == MemOp_STORE
25
26
                     Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
                 offs = offs + ebytes;
                 tt = (tt + 1) MOD 32;
```

# Chapter 4. Instruction definitions

# 4.3. Modified SIMD&FP instructions


# 4.3.11 LD4 (single structure)

Load single 4-element structure to one lane of four registers. This instruction loads a 4-element structure from memory and writes the result to the corresponding elements of the four SIMD&FP registers without affecting the other bits of the registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

## No offset



#### 8-bit (opcode == 001)

```
LD4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 16-bit (opcode == 011 && size == x0)

```
LD4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 32-bit (opcode == 101 && size == 00)

```
LD4 { <Vt>.S, <Vt2>.S, <Vt4>.S }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD4 { <Vt>.S, <Vt2>.S, <Vt4>.S }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```


#### 64-bit (opcode == 101 && S == 0 && size == 01)

```
LD4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

LD4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;
```

# Post-index



# 8-bit, immediate offset (Rm == 11111 && opcode == 001)

```
LD4 { <Vt>.B, <Vt2>.B, <Vt4>.B }[<index>], [<Xn|SP>], #4 // (PSTATE.C64 == '0')

LD4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Cn|CSP>], #4 // (PSTATE.C64 == '1')
```

# 8-bit, register offset (Rm != 11111 && opcode == 001)

```
LD4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

LD4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

### 16-bit, immediate offset (Rm == 11111 && opcode == 011 && size == $\times$ 0)

```
LD4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>], #8 // (PSTATE.C64 == '0')

LD4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Cn|CSP>], #8 // (PSTATE.C64 == '1')
```

```
16-bit, register offset (Rm != 11111 && opcode == 011 && size == x0)
  LD4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
  LD4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
  32-bit, immediate offset (Rm == 11111 && opcode == 101 && size == 00)
  LD4 { <Vt>.s, <Vt2>.s, <Vt3>.s, <Vt4>.s }[<index>], [<Xn|SP>], #16 // (PSTATE.C64 == '0')
  LD4 { <Vt>.s, <Vt2>.s, <Vt3>.s, <Vt4>.s }[<index>], [<Cn|CSP>], #16 // (PSTATE.C64 == '1')
  32-bit, register offset (Rm != 11111 && opcode == 101 && size == 00)
  LD4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
  LD4 { <Vt>.S, <Vt2>.S, <Vt4>.S }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
  64-bit, immediate offset (Rm == 11111 && opcode == 101 && S == 0 && size == 01)
  LD4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>], #32 // (PSTATE.C64 == '0')
  LD4 { <Vt>.D, <Vt2>.D, <Vt4>.D }[<index>], [<Cn|CSP>], #32 // (PSTATE.C64 == '1')
  64-bit, register offset (Rm != 11111 && opcode == 101 && S == 0 && size == 01)
  LD4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
  LD4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
 integer t = UInt(Rt);
  integer n = UInt(Rn);
  integer m = UInt(Rm);
 boolean wback = TRUE;
  Assembler Symbols
       Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
        Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1
        modulo 32.
<Vt3>
       Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo
```

- <Vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo
- <index> For the 8-bit variant: is the element index, encoded in "Q:S:size".

For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".

For the 32-bit variant: is the element index, encoded in "Q:S".

For the 64-bit variant: is the element index, encoded in "Q".

- $\langle Xn|SP \rangle$ Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP>Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

## **Shared Decode**

```
integer scale = UInt(opcode<2:1>);
    integer selem = UInt(opcode<0>:R) + 1;
    boolean replicate = FALSE;
    integer index;
6
    case scale of
         when 3
             // load and replicate
if L == '0' || S == '1' then UNDEFINED;
 8
              scale = UInt(size);
10
11
              replicate = TRUE;
12
         when 0
             index = UInt(Q:S:size);
                                                 // B[0-151
13
         when 1
14
            if size<0> == '1' then UNDEFINED;
15
16
              index = UInt(Q:S:size<1>);
17
         when 2
             if size<1> == '1' then UNDEFINED;
if size<0> == '0' then
18
19
                  index = UInt(Q:S);
20
              else
22
                 if S == '1' then UNDEFINED;
23
                  index = UInt(Q);
                                                   // D[0-1]
24
                  scale = 3;
25
    MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
26
28
    integer esize = 8 << scale;</pre>
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address;
    bits(64) offs;
    bits(128) rval;
5
    bits(esize) element;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
    address = VAddress(base);
if replicate || memop == MemOp_LOAD then
10
11
12
        VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13
    else
         VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
14
15
16
    offs = Zeros();
17
    if replicate then
18
         // load and replicate to all elements
         for s = 0 to selem-1
   element = Mem[address + offs, ebytes, AccType_VEC];
   // replicate to fill 128- or 64-bit register
19
20
21
             V[t] = Replicate(element, datasize DIV esize);
23
             offs = offs + ebytes;
24
             t = (t + 1) MOD 32;
25
         // load/store one element per register
26
27
         for s = 0 to selem-1
28
             rval = V[t];
29
             if memop == MemOp_LOAD then
30
                  // insert into one lane of 128-bit register
31
32
                  Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
                 V[t] = rval;
             else // memop == Memop_STORE
    // extract from one lane of 128-bit register
33
34
                  Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36
             offs = offs + ebytes;
37
             t = (t + 1) MOD 32;
38
39
    if wback then
40
       if m != 31 then
             offs = X[m];
42
     BaseReg[n] = VAAdd(base, offs);
```


# 4.3.12 LD4R

Load single 4-element structure and Replicate to all lanes of four registers. This instruction loads a 4-element structure from memory and replicates the structure to all the lanes of the four SIMD&FP registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

#### No offset



```
LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

## Post-index



## Immediate offset (Rm == 11111)

```
LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')

LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

## Register offset (Rm != 11111)

```
LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

## **Assembler Symbols**

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<t></t>
00	0	8B
00	1	16B
01	0	4 H
01	1	8H
10	0	2S
10	1	4S
11	0	1D
11	1	2D

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <Vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> Is the post-index immediate offset, encoded in "size":

size	<imm></imm>
0.0	#4
01	#8
10	#16
11	#32

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field

## **Shared Decode**

```
integer scale = UInt(opcode<2:1>);
integer selem = UInt(opcode<0>:R) + 1;
    boolean replicate = FALSE;
    integer index;
    case scale of
              // load and replicate
if L == '0' || S == '1' then UNDEFINED;
scale = UInt(size);
8
9
10
11
              replicate = TRUE;
12
         when 0
13
              index = UInt(Q:S:size);
                                                      // B[0-15]
14
              if size<0> == '1' then UNDEFINED;
15
                                                       // H[0-7]
16
              index = UInt(Q:S:size<1>);
17
          when 2
18
              if size<1> == '1' then UNDEFINED;
              if size<0> == '0' then
20
                    index = UInt(Q:S);
                                                       // S[0-3]
21
22
              else
                   if S == '1' then UNDEFINED;
                   index = UInt(Q);
scale = 3;
23
                                                      // D[0-11
25
26
    MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
    integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << scale;</pre>
27
```

```
CheckFPAdvSIMDEnabled64();
3
   bits(64) address;
4
   bits(64) offs;
   bits(128) rval;
   bits(esize) element;
   constant integer ebytes = esize DIV 8;
   VirtualAddress base = BaseReg[n];
10
    address = VAddress(base);
    if replicate || memop == MemOp_LOAD then
11
        VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
12
13
14
        VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16
    offs = Zeros();
17
   if replicate then
        // load and replicate to all elements
18
       for s = 0 to selem-1
```

# Chapter 4. Instruction definitions

## 4.3. Modified SIMD&FP instructions

```
element = Mem[address + offs, ebytes, AccType_VEC];
// replicate to fill 128- or 64-bit register
V[t] = Replicate(element, datasize DIV esize);
offs = offs + ebytes;
22
23
24
25
                     t = (t + 1) MOD 32;
      else
             // load/store one element per register
for s = 0 to selem-1
   rval = V[t];
   if memop == Memop_LOAD then
26
27
28
29
                            // insert into one lane of 128-bit register
Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
30
31
32
                           V[t] = rval;
                     else // memop == MemOp_STORE
// extract from one lane of 128-bit register
33
35
36
                            Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
                     offs = offs + ebytes;
t = (t + 1) MOD 32;
37
38
39
      if wback then
          if m != 31 then
    offs = X[m];
BaseReg[n] = VAAdd(base, offs);
40
41
42
```

# 4.3.13 LDNP (SIMD&FP)

Load Pair of SIMD&FP registers, with Non-temporal hint. This instruction loads a pair of SIMD&FP registers from memory, issuing a hint to the memory system that the access is non-temporal. The address that is used for the load is calculated from a base register value and an optional immediate offset.

For information about non-temporal pair instructions, see Load/Store SIMD and Floating-point Non-temporal pair.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### 32-bit (opc == 00)

```
LDNP <St1>, <St2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

LDNP <St1>, <St2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

## 64-bit (opc == 01)

```
LDNP <Dt1>, <Dt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

LDNP <Dt1>, <Dt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

## 128-bit (opc == 10)

```
LDNP <Qt1>, <Qt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

LDNP <Qt1>, <Qt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

boolean wback = FALSE;

boolean postindex = FALSE;

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDNP (SIMD&FP)*.

# **Assembler Symbols**

- <Dt1> Is the 64-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt2> Is the 64-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <Qt1> Is the 128-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt2> Is the 128-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <St1> Is the 32-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St2> Is the 32-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> For the 32-bit variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.

For the 64-bit variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

For the 128-bit variant: is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0 and encoded in the "imm7" field as <imm>/16.

## **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
AccType acctype = AccType_VECSTREAM;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
if opc == '11' then UNDEFINED;
integer scale = 2 + UInt(opc);
integer datasize = 8 << scale;
bits(64) offset = LSL(SignExtend(imm7, 64), scale);</pre>
```

```
CheckFPAdvSIMDEnabled64();
 3
    bits(datasize) data1;
    bits(datasize) data2;
    constant integer dbytes = datasize DIV 8;
    boolean rt_unknown = FALSE;
    if memop == MemOp_LOAD && t == t2 then
         Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
10
         assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11
         case c of
             when Constraint_UNKNOWN
when Constraint_UNDEF
                                            rt unknown = TRUE;
                                                                     // result is UNKNOWN
12
13
                                           UNDEFINED;
14
             when Constraint_NOP
                                           EndOfInstruction();
16
    VirtualAddress base = BaseReg[n];
17
    bits(64) address = VAddress(base);
18
    if ! postindex then
19
        address = address + offset;
20
21
    case memop of
22
23
         when MemOp_STORE
             VACheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
24
             data1 = V[t];
data2 = V[t2];
25
             Mem[address + 0 , dbytes, acctype] = data1;
Mem[address + dbytes, dbytes, acctype] = data2;
26
27
28
29
30
         when MemOp_LOAD
             {\tt VACheckAddress\,(base,\ address,\ dbytes\ \star\ 2,\ {\tt CAP\_PERM\_LOAD,\ acctype)};}
             31
32
33
             if rt_unknown then
                 data1 = bits(datasize) UNKNOWN;
data2 = bits(datasize) UNKNOWN;
35
             V[t] = data1;
V[t2] = data2;
36
37
38
    if wback then
40
        base = VAAdd(base,offset);
41
42
         BaseReg[n] = base;
```


# 4.3.14 LDP (SIMD&FP)

Load Pair of SIMD&FP registers. This instruction loads a pair of SIMD&FP registers from memory. The address that is used for the load is calculated from a base register value and an optional immediate offset.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 3 classes: Post-index, Pre-index and Signed offset

## Post-index



## 32-bit (opc == 00)

```
LDP <St1>, <St2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')

LDP <St1>, <St2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

# 64-bit (opc == 01)

```
LDP <Dt1>, <Dt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')

LDP <Dt1>, <Dt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

## 128-bit (opc == 10)

```
LDP <Qt1>, <Qt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')

LDP <Qt1>, <Qt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

- boolean wback = TRUE;
- 2 boolean postindex = TRUE;

## **Pre-index**



# 32-bit (opc == 00)

```
LDP <St1>, <St2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')

LDP <St1>, <St2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

## 64-bit (opc == 01)

```
LDP <Dt1>, <Dt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')

LDP <Dt1>, <Dt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

## 128-bit (opc == 10)

```
LDP <Qt1>, <Qt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')

LDP <Qt1>, <Qt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

1 boolean wback = TRUE;
2 boolean postindex = FALSE;

## Signed offset



```
32-bit (opc == 00)
LDP \langle St1 \rangle, \langle St2 \rangle, [\langle Xn|SP \rangle \{, \#\langle imm \rangle \}] // (PSTATE.C64 == '0')
LDP \langle St1 \rangle, \langle St2 \rangle, [\langle Cn|CSP \rangle \{, \#\langle imm \rangle \}] // (PSTATE.C64 == '1')
64-bit (opc == 01)
LDP \langle Dt1 \rangle, \langle Dt2 \rangle, [\langle Xn|SP \rangle \{, \#\langle imm \rangle \}] // (PSTATE.C64 == '0')
LDP \langle Dt1 \rangle, \langle Dt2 \rangle, [\langle Cn|CSP \rangle \{, \#\langle imm \rangle \}] // (PSTATE.C64 == '1')
128-bit (opc == 10)
LDP \langle Qt1 \rangle, \langle Qt2 \rangle, [\langle Xn|SP \rangle \{, \#\langle imm \rangle \}] // (PSTATE.C64 == '0')
LDP \langle \text{Ot}1 \rangle, \langle \text{Ot}2 \rangle, [\langle \text{Cn}|\text{CSP} \rangle \{, \#\langle \text{imm} \rangle \}] // (PSTATE.C64 == '1')
boolean wback = FALSE;
boolean postindex = FALSE;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Architectural Constraints on UNPREDICTABLE behaviors, and particularly LDP (SIMD&FP).

#### **Assembler Symbols**

- Is the 64-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field. <Dt1>
- <Dt2> Is the 64-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- Is the 128-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field. <Qt1>
- <Ot2>Is the 128-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2"
- Is the 32-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.  $\langle St1 \rangle$
- <St2> Is the 32-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2"
- $\langle Xn|SP \rangle$ Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP>Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> For the 32-bit post-index and 32-bit pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4.

For the 32-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.

For the 64-bit post-index and 64-bit pre-index variant: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the "imm7" field as <imm>/8.

For the 64-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

For the 128-bit post-index and 128-bit pre-index variant: is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field as <imm>/16.

For the 128-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0 and encoded in the "imm7" field as < imm > /16

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
AccType acctype = AccType_VEC;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
if opc == '11' then UNDEFINED;
integer scale = 2 + UInt(opc);
integer datasize = 8 << scale;
bits(64) offset = LSL(SignExtend(imm7, 64), scale);</pre>
```

```
CheckFPAdvSIMDEnabled64();
   bits(datasize) data1;
   bits(datasize) data2;
    constant integer dbytes = datasize DIV 8;
6
   boolean rt_unknown = FALSE;
   if memop == MemOp_LOAD && t == t2 then
       Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
11
        case c of
12
         when Constraint_UNKNOWN
                                      rt_unknown = TRUE; // result is UNKNOWN
13
            when Constraint_UNDEF
                                       UNDEFINED:
            when Constraint NOP
14
                                       EndOfInstruction();
15
16
   VirtualAddress base = BaseReg[n];
   bits(64) address = VAddress(base);
18
    if ! postindex then
19
       address = address + offset;
20
21
   case memop of
22
       when MemOp_STORE
23
            VACheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
            data1 = V[t];
data2 = V[t2];
24
25
26
           Mem[address + 0 , dbytes, acctype] = data1;
Mem[address + dbytes, dbytes, acctype] = data2;
27
28
       when MemOp_LOAD
30
            VACheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
            31
32
33
            if rt_unknown then
34
               data1 = bits(datasize) UNKNOWN;
35
                data2 = bits(datasize) UNKNOWN;
36
            V[t] = data1;
            V[t2] = data2;
37
38
   if wback then
39
40
       base = VAAdd(base, offset);
42
       BaseReg[n] = base;
```

# 4.3.15 LDR (immediate, SIMD&FP)

Load SIMD&FP Register (immediate offset). This instruction loads an element from memory, and writes the result as a scalar to the SIMD&FP register. The address that is used for the load is calculated from a base register value, a signed immediate offset, and an optional offset that is a multiple of the element size.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 3 classes: Post-index, Pre-index and Unsigned offset

## Post-index

```
8-bit (size == 00 && opc == 01)

LDR <Bt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')
```

# 16-bit (size == 01 && opc == 01)

LDR  $\langle Bt \rangle$ , [ $\langle Cn|CSP \rangle$ ],  $\#\langle simm \rangle$  // (PSTATE.C64 == '1')

```
LDR <Ht>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

LDR <Ht>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

# 32-bit (size == 10 && opc == 01)

```
LDR <St>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

LDR <St>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11 && opc == 01)

```
LDR <Dt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

LDR <Dt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

# 128-bit (size == 00 && opc == 11)

```
LDR <Qt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

LDR <Qt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

```
boolean wback = TRUE;
boolean postindex = TRUE;
integer scale = UInt(opc<1>:size);
if scale > 4 then UNDEFINED;
bits(64) offset = SignExtend(imm9, 64);
```

# **Pre-index**

```
    31
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    12
    11
    10
    9
    5
    4
    0

    size
    1
    1
    1
    1
    0
    0
    x
    1
    0
    1
    1
    Rn
    Rt
```

## 8-bit (size == 00 && opc == 01)

```
LDR <Bt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

LDR <Bt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
```

#### 16-bit (size == 01 && opc == 01)

```
LDR <ht>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

LDR <ht>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
```

```
32-bit (size == 10 && opc == 01)
   LDR <St>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')
   LDR \langle St \rangle, [\langle Cn | CSP \rangle, #\langle simm \rangle]! // (PSTATE.C64 == '1')
   64-bit (size == 11 && opc == 01)
   LDR <Dt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')
   LDR <Dt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
   128-bit (size == 00 && opc == 11)
   LDR <Qt>, [<Xn|SP>, \#<simm>]! // (PSTATE.C64 == '0')
   LDR \langle Qt \rangle, [\langle Cn|CSP \rangle, #\langle simm \rangle]! // (PSTATE.C64 == '1')
  boolean wback = TRUE;
  boolean postindex = FALSE;
integer scale = UInt(opc<1>:size);
   if scale > 4 then UNDEFINED;
   bits(64) offset = SignExtend(imm9, 64);
   Unsigned offset
                                                           imm12
                                                                                                      Rt
                                                                                       Rn
   8-bit (size == 00 && opc == 01)
   LDR <Bt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
   LDR <Bt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
   16-bit (size == 01 && opc == 01)
   LDR < Ht >, [ < Xn | SP > {, # < pimm > }] // (PSTATE.C64 == '0')
   LDR <ht>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
   32-bit (size == 10 && opc == 01)
   LDR \langle St \rangle, [\langle Xn | SP \rangle \{, \# \langle pimm \rangle \}] // (PSTATE.C64 == '0')
   LDR \langle St \rangle, [\langle Cn|CSP \rangle \{, \#\langle pimm \rangle \}] // (PSTATE.C64 == '1')
   64-bit (size == 11 && opc == 01)
   LDR <Dt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
   LDR <Dt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
   128-bit (size == 00 && opc == 11)
   LDR <Qt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
   LDR \langle Qt \rangle, [\langle Cn | CSP \rangle \{, \#\langle pimm \rangle \}] // (PSTATE.C64 == '1')
boolean wback = FALSE;
   boolean postindex = FALSE;
   integer scale = UInt(opc<1>:size);
if scale > 4 then UNDEFINED;
  bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

## **Assembler Symbols**

- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
  - <pi>For the 8-bit variant: is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

For the 16-bit variant: is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as <pimm>/2.

For the 32-bit variant: is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as <pirm>/4.

For the 64-bit variant: is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as

## **Shared Decode**

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_VEC;
4 MemOp memop = if op<<0> == '1' then MemOp_LOAD else MemOp_STORE;
5 integer datasize = 8 << scale;</pre>
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address;
   bits(datasize) data;
   VirtualAddress base:
    base = BaseReg[n];
   address = VAddress(base);
10
   if ! postindex then
        address = address + offset;
11
12
13
    case memop of
14
15
            VACheckAddress (base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
16
            data = V[t];
17
            Mem[address, datasize DIV 8, acctype] = data;
18
19
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
21
22
            data = Mem[address, datasize DIV 8, acctype];
            V[t] = data;
23
24
    if wback then
25
        base = VAAdd(base,offset);
26
        BaseReg[n] = base;
```

# 4.3.16 LDR (literal, SIMD&FP)

Load SIMD&FP Register (PC-relative literal). This instruction loads a SIMD&FP register from memory. The address that is used for the load is calculated from the PC value and an immediate offset.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

## 128-bit (opc == 10)

LDR <Qt>, <label>

```
integer t = UInt(Rt);
3
   bits(64) offset;
    case opc of
        when '00'
            size = 4;
8
        when '01'
9
           size = 8;
        when '10'
10
11
            size = 16;
        when '11'
            UNDEFINED;
14
   offset = SignExtend(imm19:'00', 64);
```

## **Assembler Symbols**

- <Dt> Is the 64-bit name of the SIMD&FP register to be loaded, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be loaded, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be loaded, encoded in the "Rt" field.
- Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.

```
VirtualAddress base = VAFromCapability(PCC);
bits(64) address = VAddress(base) + offset;

bits(size*8) data;

CheckFPAdvSIMDEnabled64();

VACheckAddress(base, address, size, CAP_PERM_LOAD, AccType_VEC);

data = Mem[address, size, AccType_VEC];
V[t] = data;
```

# 4.3.17 LDR (register, SIMD&FP)

Load SIMD&FP Register (register offset). This instruction loads a SIMD&FP register from memory. The address that is used for the load is calculated from a base register value and an offset register value. The offset can be optionally shifted and extended.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



## Assembler Symbols

- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

<Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.

<Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.

<extend> For the 8-bit variant: is the index extend specifier, encoded in"option":

option	<extend></extend>
010	UXTW
110	SXTW
111	SXTX

For the 128-bit, 16-bit, 32-bit and 64-bit variant: is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in"option":

option	<extend></extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

<amount>

For the 8-bit variant: is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

For the 16-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	#0
1	#1

For the 32-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	#0
1	#2

For the 64-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	#0
1	#3

For the 128-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	#0
_1	# 4

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);
AccType acctype = AccType_VEC;
MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = 8 << scale;</pre>
```

```
bits(64) offset = ExtendReg(m, extend_type, shift);
    CheckFPAdvSIMDEnabled64();
    bits(64) address;
    bits(datasize) data;
    VirtualAddress base;
    base = BaseReg[n];
10
    address = VAddress(base);
11
12
    if ! postindex then
13
        address = address + offset;
14
15
    case memop of
16
        when MemOp_STORE
17
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
             data = V[t];
Mem[address, datasize DIV 8, acctype] = data;
18
19
20
        when MemOp_LOAD
21
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype]; V[t] = data;
22
23
24
25
26
    if wback then
        base = VAAdd(base,offset);
28
29
        BaseReg[n] = base;
```

# 4.3.18 LDUR (SIMD&FP)

Load SIMD&FP Register (unscaled offset). This instruction loads a SIMD&FP register from memory. The address that is used for the load is calculated from a base register value and an optional immediate offset.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



### **Assembler Symbols**

- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

```
integer n = UInt(Rn);
integer t = UInt(Rt);
AccType acctype = AccType_VEC;
MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = 8 << scale;
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address;
    bits(datasize) data;
    VirtualAddress base;
 6
7
    base = BaseReq[n];
    address = VAddress(base);
10
    if ! postindex then
11
12
         address = address + offset;
13
    case memop of
14
         when MemOp_STORE
15
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
16
17
             Mem[address, datasize DIV 8, acctype] = data;
18
19
        when MemOp_LOAD
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype]; V[t] = data;
20
21
22
23
24
25
    if wback then
        base = VAAdd(base,offset);
26
27
        BaseReg[n] = base;
```

# 4.3.19 ST1 (multiple structures)

Store multiple single-element structures from one, two, three, or four registers. This instruction stores elements to memory from one, two, three, or four SIMD&FP registers, without interleaving. Every element of each register is stored.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

# No offset

## One register (opcode == 0111)

```
ST1 { <Vt>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

ST1 { <Vt>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## Two registers (opcode == 1010)

```
ST1 { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

ST1 { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## Three registers (opcode == 0110)

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### Four registers (opcode == 0010)

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;
```

# Post-index



## One register, immediate offset (Rm == 11111 && opcode == 0111)

```
ST1 { <Vt>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')

ST1 { <Vt>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

# One register, register offset (Rm != 11111 && opcode == 0111)

```
ST1 { <Vt>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

ST1 { <Vt>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

#### Two registers, immediate offset (Rm == 11111 && opcode == 1010)

```
ST1 { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')

ST1 { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

```
Two registers, register offset (Rm != 11111 && opcode == 1010)
ST1 { \langle Vt \rangle.\langle T \rangle, \langle Vt2 \rangle.\langle T \rangle}, [\langle Xn|SP \rangle], \langle Xm \rangle // (PSTATE.C64 == '0')
ST1 { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
Three registers, immediate offset (Rm == 11111 && opcode == 0110)
ST1 { <Vt>>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
ST1 { <Vt>.<T>, <math><Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
Three registers, register offset (Rm != 11111 && opcode == 0110)
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
ST1 { \langle Vt \rangle.\langle T \rangle, \langle Vt 2 \rangle.\langle T \rangle, \langle Vt 3 \rangle.\langle T \rangle}, [\langle Cn|CSP \rangle], \langle Xm \rangle // (PSTATE.C64 == '1')
Four registers, immediate offset (Rm == 11111 && opcode == 0010)
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
ST1 { <Vt>>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
Four registers, register offset (Rm != 11111 && opcode == 0010)
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
```

# **Assembler Symbols**

boolean wback = TRUE;

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<t></t>	Is an arrangement	specifier.	encoded	in"size:O	":
\ I /	is an arrangement	Specifici,	ciicoaca	III SIZC. O	

size	Q	<t></t>
0.0	0	8B
00	1	16B
01	0	4 H
01	1	8 H
10	0	2S
10	1	4S
11	0	1D
11	1	2D

- <Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <Vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> For the one register, immediate offset variant: is the post-index immediate offset, encoded

#### in"Q":

Q	<imm></imm>
0	#8
1	#16

For the two registers, immediate offset variant: is the post-index immediate offset, encoded in "Q":

Q	<imm></imm>
0	#16
1	#32

For the three registers, immediate offset variant: is the post-index immediate offset, encoded in "Q":

Q	<imm></imm>
0	#24
1	#48

For the four registers, immediate offset variant: is the post-index immediate offset, encoded in "Q":

Q	<imm></imm>
0	#32
1	#64

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

#### **Shared Decode**

```
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << UInt(size);</pre>
      integer elements = datasize DIV esize;
     integer rpt;  // number of iterations
integer selem;  // structure elements
      case opcode of
10
            when '0000' rpt = 1; selem = 4;
                                                                     // LD/ST4 (4 registers)
            when '0010' rpt = 1; selem = 1;
when '0100' rpt = 1; selem = 3;
when '0110' rpt = 3; selem = 1;
11
                                                                    // LD/ST1 (4 registers)
12
                                                                    // LD/ST3 (3 registers)
13
                                                                     // LD/ST1 (3 registers)
            when '0111' rpt = 1; selem = 1;
when '1000' rpt = 1; selem = 2;
                                                                    // LD/ST1 (1 register)
// LD/ST2 (2 registers)
14
15
            when '1010' rpt = 2; selem = 1;
                                                                    // LD/ST1 (2 registers)
16
            otherwise UNDEFINED;
     // .1D format only permitted with LD1 & ST1
if size:Q == '110' && selem != 1 then UNDEFINED;
19
```

```
CheckFPAdvSIMDEnabled64();
3
    bits(64) address;
    bits(64) offs;
    bits(datasize) rval;
    integer tt;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
10
    address = VAddress(base);
    if memop == MemOp_LOAD then
11
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
12
13
14
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);
15
    offs = Zeros();
16
    for r = 0 to rpt-1
    for e = 0 to elements-1
17
18
           tt = (t + r) MOD 32;
```

# Chapter 4. Instruction definitions

# 4.3. Modified SIMD&FP instructions

```
for s = 0 to selem-1
    rval = V[tt];
    if memop == MemOp_LOAD then
        Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
        V[tt] = rval;
    else // memop == MemOp_STORE
        Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
    offs = offs + ebytes;
    tt = (tt + 1) MOD 32;

if wback then
    if wback then
    if m != 31 then
        offs = X[m];
    BaseReg[n] = VAAdd(base, offs);
```

# 4.3.20 ST1 (single structure)

Store a single-element structure from one lane of one register. This instruction stores the specified element of a SIMD&FP register to memory.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

#### No offset

#### 8-bit (opcode == 000)

```
ST1 { <Vt>.B }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST1 { <Vt>.B }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 16-bit (opcode == 010 && size == x0)

```
ST1 { <Vt>.H }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST1 { <Vt>.H }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit (opcode == 100 && size == 00)

```
ST1 { <Vt>.S }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST1 { <Vt>.S }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit (opcode == 100 && S == 0 && size == 01)

```
ST1 { <Vt>.D }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST1 { <Vt>.D }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



# 8-bit, immediate offset (Rm == 11111 && opcode == 000)

```
ST1 { <Vt>.B }[<index>], [<Xn|SP>], #1 // (PSTATE.C64 == '0')

ST1 { <Vt>.B }[<index>], [<Cn|CSP>], #1 // (PSTATE.C64 == '1')
```

# 8-bit, register offset (Rm != 11111 && opcode == 000)

```
ST1 { <Vt>.B }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

ST1 { <Vt>.B }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

#### 16-bit, immediate offset (Rm == 11111 && opcode == 010 && size == x0)

```
ST1 { <Vt>.H }[<index>], [<Xn|SP>], #2 // (PSTATE.C64 == '0')

ST1 { <Vt>.H }[<index>], [<Cn|CSP>], #2 // (PSTATE.C64 == '1')
```

```
16-bit, register offset (Rm != 11111 && opcode == 010 && size == x0)
```

```
ST1 { \langle Vt \rangle.H }[\langle index \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle // (PSTATE.C64 == '0')
ST1 { <Vt>.H }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
32-bit, immediate offset (Rm == 11111 && opcode == 100 && size == 00)
ST1 { \langle Vt \rangle.S }[\langle index \rangle], [\langle Xn|SP \rangle], #4 // (PSTATE.C64 == '0')
ST1 { <Vt>.S }[<index>], [<Cn|CSP>], #4 // (PSTATE.C64 == '1')
32-bit, register offset (Rm != 11111 && opcode == 100 && size == 00)
ST1 { <Vt>.S }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
ST1 { <Vt>.S }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
64-bit, immediate offset (Rm == 11111 && opcode == 100 && S == 0 && size == 01)
ST1 { <Vt>.D }[<index>], [<Xn|SP>], #8 // (PSTATE.C64 == '0')
ST1 { <Vt>.D }[<index>], [<Cn|CSP>], #8 // (PSTATE.C64 == '1')
64-bit, register offset (Rm != 11111 && opcode == 100 && S == 0 && size == 01)
ST1 { \langle Vt \rangle.D }[\langle index \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle // (PSTATE.C64 == '0')
ST1 { <Vt>.D }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;
```

# **Assembler Symbols**

- <Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- <index> For the 8-bit variant: is the element index, encoded in "Q:S:size".

For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".

For the 32-bit variant: is the element index, encoded in "Q:S".

For the 64-bit variant: is the element index, encoded in "Q".

- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

```
integer scale = UInt(opcode<2:1>);
    integer selem = UInt(opcode<0>:R) + 1;
   boolean replicate = FALSE;
   integer index;
6
    case scale of
        when 3
            // load and replicate
8
            if L == '0' || S == '1' then UNDEFINED;
            scale = UInt(size);
10
11
            replicate = TRUE;
12
        when 0
13
           index = UInt(Q:S:size);
                                             // B[0-15]
14
        when 1
           if size<0> == '1' then UNDEFINED;
15
            index = UInt(Q:S:size<1>); // H[0-7]
```

```
when 2
                  if size<1> == '1' then UNDEFINED;
if size<0> == '0' then
20
                         index = UInt(Q:S);
                                                                     // S[0-3]
21
                        if S == '1' then UNDEFINED;
22
                        index = UInt(Q);
scale = 3;
23
                                                                     // D[0-1]
25
     MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << scale;</pre>
27
```

```
CheckFPAdvSIMDEnabled64();
 3
    bits(64) address;
    bits(64) offs;
    bits(128) rval;
 5
    bits(esize) element;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
10
    address = VAddress(base);
    if replicate || memop == MemOp_LOAD then
    VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
11
12
13
    else
14
         VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16
    offs = Zeros();
17
    if replicate then
18
         // load and replicate to all elements
         for s = 0 to selem-1
19
              element = Mem[address + offs, ebytes, AccType_VEC];
// replicate to fill 128- or 64-bit register
20
21
             V[t] = Replicate(element, datasize DIV esize);
offs = offs + ebytes;
t = (t + 1) MOD 32;
22
23
24
25
    else
26
         // load/store one element per register
27
         for s = 0 to selem-1
28
29
              rval = V[t];
              if memop == MemOp_LOAD then
                  // insert into one lane of 128-bit register
30
                   Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
31
              v[t] = rval;
else // memop == MemOp_STORE
32
33
34
                   // extract from one lane of 128-bit register
                  Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
35
36
              offs = offs + ebytes;
37
              t = (t + 1) \text{ MOD } 32;
38
39
    if wback then
40
     if m != 31 then
41
             offs = X[m];
     BaseReg[n] = VAAdd(base, offs);
42
```


# 4.3.21 ST2 (multiple structures)

Store multiple 2-element structures from two registers. This instruction stores multiple 2-element structures from two SIMD&FP registers to memory, with interleaving. Every element of each register is stored.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

#### No offset




```
ST2 { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

ST2 { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

## Post-index



## Immediate offset (Rm == 11111)

```
ST2 { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')

ST2 { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

## Register offset (Rm != 11111)

```
ST2 { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

ST2 { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

## **Assembler Symbols**

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

		_
size	Q	<t></t>
00	0	8B
00	1	16B
01	0	4 H
01	1	8Н
10	0	2S
10	1	4 S
11	0	RESERVED
11	1	2D
		•

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> Is the post-index immediate offset, encoded in"Q":

Q	<imm></imm>
0	#16
_1	#32

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

#### **Shared Decode**

```
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
     integer datasize = if Q == '1' then 128 else 64;
     integer esize = 8 << UInt(size);</pre>
     integer elements = datasize DIV esize;
     integer rpt;  // number of iterations
integer selem;  // structure elements
 6
     case opcode of
          when '0000' rpt = 1; selem = 4;
when '0010' rpt = 4; selem = 1;
when '0100' rpt = 1; selem = 3;
when '0110' rpt = 3; selem = 1;
10
                                                             // LD/ST4 (4 registers)
11
                                                             // LD/ST1 (4 registers)
                                                             // LD/ST3 (3 registers)
12
                                                             // LD/ST1 (3 registers)
13
          when '0111' rpt = 1; selem = 1;
                                                             // LD/ST1 (1 register)
14
          when '1000' rpt = 1; selem = 2;
when '1010' rpt = 2; selem = 1;
                                                             // LD/ST2 (2 registers)
16
                                                             // LD/ST1 (2 registers)
17
           otherwise UNDEFINED;
18
     // .1D format only permitted with LD1 & ST1
if size:Q == '110' && selem != 1 then UNDEFINED;
19
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address:
    bits(64) offs;
    bits(datasize) rval;
    integer tt;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
10
    address = VAddress(base);
    if memop == MemOp_LOAD then
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
13
14
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);
15
16
    offs = Zeros();
17
    for r = 0 to rpt-1
18
        for e = 0 to elements-1
19
             tt = (t + r) MOD 32;
20
            for s = 0 to selem-1
21
                 rval = V[tt];
if memop == MemOp_LOAD then
22
23
                     Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
24
                     V[tt] = rval;
25
                 else // memop == MemOp_STORE
26
27
                     Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
                 offs = offs + ebytes;
tt = (tt + 1) MOD 32;
28
29
    if wback then
31
       if m != 31 then
            offs = X[m];
32
        BaseReg[n] = VAAdd(base, offs);
```

# 4.3.22 ST2 (single structure)

Store single 2-element structure from one lane of two registers. This instruction stores a 2-element structure to memory from corresponding elements of two SIMD&FP registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

#### No offset

## 8-bit (opcode == 000)

```
ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 16-bit (opcode == 010 && size == x0)

```
ST2 { <Vt>.H, <Vt2>.H }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST2 { <Vt>.H, <Vt2>.H }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit (opcode == 100 && size == 00)

```
ST2 { <Vt>.S, <Vt2>.S }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST2 { <Vt>.S, <Vt2>.S }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit (opcode == 100 && S == 0 && size == 01)

```
ST2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST2 { <Vt>.D, <Vt2>.D }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



# 8-bit, immediate offset (Rm == 11111 && opcode == 000)

```
ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>], #2 // (PSTATE.C64 == '0')

ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Cn|CSP>], #2 // (PSTATE.C64 == '1')
```

# 8-bit, register offset (Rm != 11111 && opcode == 000)

```
ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

#### 16-bit, immediate offset (Rm == 11111 && opcode == 010 && size == $\times$ 0)

```
ST2 { <Vt>.H, <Vt2>.H }[<index>], [<Xn|SP>], #4 // (PSTATE.C64 == '0')

ST2 { <Vt>.H, <Vt2>.H }[<index>], [<Cn|CSP>], #4 // (PSTATE.C64 == '1')
```

```
16-bit, register offset (Rm != 11111 && opcode == 010 && size == x0)
```

```
ST2 { \langle Vt \rangle .H, \langle Vt2 \rangle .H }[\langle index \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle // (PSTATE.C64 == '0')
ST2 { \langle Vt \rangle .H, \langle Vt2 \rangle .H }[\langle index \rangle], [\langle Cn|CSP \rangle], \langle Xm \rangle // (PSTATE.C64 == '1')
32-bit, immediate offset (Rm == 11111 && opcode == 100 && size == 00)
ST2 { <Vt>.S, <Vt2>.S }[<index>], [<Xn|SP>], #8 // (PSTATE.C64 == '0')
ST2 { <Vt>.S, <Vt2>.S }[<index>], [<Cn|CSP>], #8 // (PSTATE.C64 == '1')
32-bit, register offset (Rm != 11111 && opcode == 100 && size == 00)
ST2 { <Vt>.s, <Vt2.s }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
ST2 { \langle Vt \rangle.S, \langle Vt2 \rangle.S }[\langle index \rangle], [\langle Cn|CSP \rangle], \langle Xm \rangle // (PSTATE.C64 == '1')
64-bit, immediate offset (Rm == 11111 && opcode == 100 && S == 0 && size == 01)
ST2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>], #16 // (PSTATE.C64 == '0')
ST2 { <Vt>.D, <Vt2>.D }[<index>], [<cn|CSP>], #16 // (PSTATE.C64 == '1')
64-bit, register offset (Rm != 11111 && opcode == 100 && S == 0 && size == 01)
ST2 { \langle Vt \rangle.D, \langle Vt2 \rangle.D }[\langle index \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle // (PSTATE.C64 == '0')
ST2 { \langle Vt \rangle.D, \langle Vt2 \rangle.D }[\langle index \rangle], [\langle Cn|CSP \rangle], \langle Xm \rangle // (PSTATE.C64 == '1')
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;
```

## **Assembler Symbols**

- <Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- <index> For the 8-bit variant: is the element index, encoded in "Q:S:size".

For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".

For the 32-bit variant: is the element index, encoded in "Q:S".

For the 64-bit variant: is the element index, encoded in "Q".

- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

```
integer scale = UInt(opcode<2:1>);
integer selem = UInt(opcode<0>:R) + 1;
boolean replicate = FALSE;
integer index;

case scale of
when 3
// load and replicate
if L == '0' || S == '1' then UNDEFINED;
scale = UInt(size);
replicate = TRUE;
when 0
```

```
index = UInt(Q:S:size); // B[0-15]
14
        when 1
            if size<0> == '1' then UNDEFINED;
15
16
             index = UInt(Q:S:size<1>);
                                               // H[0-7]
17
        when 2
            if size<1> == '1' then UNDEFINED;
18
             if size<0> == '0' then
19
                 index = UInt(Q:S);
20
                                                // S[0-3]
             else
22
                if S == '1' then UNDEFINED;
23
24
                 index = UInt(Q);
                                                // D[0-1]
                 scale = 3;
25
    MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
26
    integer esize = 8 << scale;</pre>
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address;
    bits(64) offs;
 5
    bits(128) rval;
 6
    bits(esize) element;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
    address = VAddress(base);
11
    if replicate || memop == MemOp_LOAD then
12
         VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13
         VACheckAddress (base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
14
15
16
    offs = Zeros();
17
    if replicate then
18
         // load and replicate to all elements
         for s = 0 to selem-1
    element = Mem[address + offs, ebytes, AccType_VEC];
    // replicate to fill 128- or 64-bit register
19
20
21
             V[t] = Replicate(element, datasize DIV esize); offs = offs + ebytes;
23
24
25
             t = (t + 1) MOD 32;
         // load/store one element per register
26
27
         for s = 0 to selem-1
28
             rval = V[t];
29
             if memop == MemOp_LOAD then
30
                  // insert into one lane of 128-bit register
                  Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
31
             V[t] = rval;

else // memop == MemOp_STORE

// extract from one lane of 128-bit register
32
33
35
                  Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36
             offs = offs + ebytes;
37
             t = (t + 1) MOD 32;
38
39
    if wback then
40
        if m != 31 then
41
             offs = X[m];
42
         BaseReg[n] = VAAdd(base, offs);
```


# 4.3.23 ST3 (multiple structures)

Store multiple 3-element structures from three registers. This instruction stores multiple 3-element structures to memory from three SIMD&FP registers, with interleaving. Every element of each register is stored.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

#### No offset




```
ST3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

ST3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

## Post-index



## Immediate offset (Rm == 11111)

```
ST3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')

ST3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

## Register offset (Rm != 11111)

```
ST3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

ST3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

## **Assembler Symbols**

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<t></t>
0.0	0	8B
00	1	16B
01	0	4 H
01	1	8Н
10	0	2S
10	1	4 S
11	0	RESERVED
11	1	2D

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> Is the post-index immediate offset, encoded in"Q":

Q	<imm></imm>
0	#24
1	#48

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

## **Shared Decode**

```
\label{eq:memop_memop} \mbox{MemOp} \mbox{ memop} = \mbox{if } L == \mbox{'l' then } \mbox{MemOp}\_LOAD \mbox{ else } \mbox{MemOp}\_STORE; \\ \mbox{integer} \mbox{ datasize} = \mbox{if } Q == \mbox{'l' then } 128 \mbox{ else } 64; \\ \mbox{}
      integer esize = 8 << UInt(size);</pre>
      integer elements = datasize DIV esize;
                              // number of iterations
     integer rpt;
      integer selem; // structure elements
     case opcode of
                                                                   // LD/ST4 (4 registers)
10
            when '0000' rpt = 1; selem = 4;
            when '0010' rpt = 4; selem = 1;
11
                                                                   // LD/ST1 (4 registers)
12
            when '0100' rpt = 1; selem = 3;
                                                                    // LD/ST3 (3 registers)
13
            when '0110' rpt = 3; selem = 1;
                                                                    // LD/ST1 (3 registers)
            when '0111' rpt = 1; selem = 1;
when '1000' rpt = 1; selem = 2;
when '1010' rpt = 2; selem = 1;
14
                                                                    // LD/ST1 (1 register)
                                                                   // LD/ST2 (2 registers)
// LD/ST1 (2 registers)
15
16
17
            otherwise UNDEFINED;
18
     // .1D format only permitted with LD1 & ST1
if size:Q == '110' && selem != 1 then UNDEFINED;
19
20
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address;
    bits(64) offs;
    bits(datasize) rval;
    integer tt;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
10
    address = VAddress(base);
11
    if memop == MemOp_LOAD then
12
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
13
14
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);
15
16
    offs = Zeros();
17
    for r = 0 to rpt-1
        for e = 0 to elements-1
   tt = (t + r) MOD 32;
18
19
            for s = 0 to selem-1
20
21
                 rval = V[tt];
22
                 if memop == MemOp_LOAD then
23
24
                     Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
                     V[tt] = rval;
25
                 else // memop == MemOp STORE
26
                    Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
                 offs = offs + ebytes;
28
                 tt = (tt + 1) MOD 32;
29
30
    if wback then
31
        if m != 31 then
32
            offs = X[m];
        BaseReg[n] = VAAdd(base, offs);
```


# 4.3.24 ST3 (single structure)

Store single 3-element structure from one lane of three registers. This instruction stores a 3-element structure to memory from corresponding elements of three SIMD&FP registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

#### No offset



## 8-bit (opcode == 001)

```
ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

## 16-bit (opcode == 011 && size == x0)

```
ST3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit (opcode == 101 && size == 00)

```
ST3 { <Vt>.s, <Vt2>.s, <Vt3>.s }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST3 { <Vt>.s, <Vt2>.s, <Vt3>.s }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit (opcode == 101 && S == 0 && size == 01)

```
ST3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



# 8-bit, immediate offset (Rm == 11111 && opcode == 001)

```
ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>], #3 // (PSTATE.C64 == '0')

ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Cn|CSP>], #3 // (PSTATE.C64 == '1')
```

# 8-bit, register offset (Rm != 11111 && opcode == 001)

```
ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

#### 16-bit, immediate offset (Rm == 11111 && opcode == 011 && size == x0)

```
ST3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>], #6 // (PSTATE.C64 == '0')

ST3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Cn|CSP>], #6 // (PSTATE.C64 == '1')
```

```
16-bit, register offset (Rm != 11111 && opcode == 011 && size == x0)
```

```
ST3 { \langle Vt \rangle.H, \langle Vt2 \rangle.H, \langle Vt3 \rangle.H }[\langle index \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle // (PSTATE.C64 == '0')
ST3 { \langle Vt \rangle.H, \langle Vt2 \rangle.H, \langle Vt3 \rangle.H }[\langle index \rangle], [\langle Cn|CSP \rangle], \langle Xm \rangle // (PSTATE.C64 == '1')
32-bit, immediate offset (Rm == 11111 && opcode == 101 && size == 00)
ST3 { <Vt>.s, <math><Vt^2>.s, <Vt^3>.s }[<index>], [<xn|SP>], #12 // (PSTATE.C64 == '0')
ST3 { \langle Vt \rangle.S, \langle Vt2 \rangle.S, \langle Vt3 \rangle.S }[\langle index \rangle], [\langle Cn|CSP \rangle], #12 // (PSTATE.C64 == '1')
32-bit, register offset (Rm != 11111 && opcode == 101 && size == 00)
ST3 { \langle Vt \rangle.S, \langle Vt2 \rangle.S, \langle Vt3 \rangle.S }[\langle index \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle // (PSTATE.C64 == '0')
ST3 { <Vt>.s, <math><Vt2>.s, <Vt3>.s }[<index>], [<cn|CSP>], <Xm> // (PSTATE.C64 == '1')
64-bit, immediate offset (Rm == 11111 && opcode == 101 && S == 0 && size == 01)
ST3 { \langle Vt \rangle.D, \langle Vt2 \rangle.D, \langle Vt3 \rangle.D }[\langle index \rangle], [\langle Xn|SP \rangle], #24 // (PSTATE.C64 == '0')
ST3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Cn|CSP>], #24 // (PSTATE.C64 == '1')
64-bit, register offset (Rm != 11111 && opcode == 101 && S == 0 && size == 01)
ST3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
ST3 { \langle Vt \rangle.D, \langle Vt2 \rangle.D, \langle Vt3 \rangle.D }[\langle index \rangle], [\langle Cn|CSP \rangle], \langle Xm \rangle // (PSTATE.C64 == '1')
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;
```

#### **Assembler Symbols**

- <Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- <Vt3>Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo
- <index> For the 8-bit variant: is the element index, encoded in "Q:S:size".

For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".

For the 32-bit variant: is the element index, encoded in "Q:S".

For the 64-bit variant: is the element index, encoded in "Q".

- $\langle Xn|SP \rangle$ Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP>Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <Xm>Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

```
integer scale = UInt(opcode<2:1>);
   integer selem = UInt(opcode<0>:R) + 1;
   boolean replicate = FALSE;
   integer index;
   case scale of
6
       when 3
           // load and replicate
```

```
if L == '0' || S == '1' then UNDEFINED;
               scale = UInt(size);
10
               replicate = TRUE;
12
13
               index = UInt(Q:S:size);
                                                       // B[0-15]
14
          when 1
              if size<0> == '1' then UNDEFINED;
15
               index = UInt(Q:S:size<1>); // H[0-7]
16
             if size<1> == '1' then UNDEFINED;
if size<0> == '0' then
19
                    index = UInt(Q:S);
                                                         // S[0-3]
20
21
               else
                   if S == '1' then UNDEFINED;
index = UInt(Q);
22
23
24
                    scale = 3;
25
    MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << scale;</pre>
26
27
```

```
CheckFPAdvSIMDEnabled64();
 3
    bits(64) address:
    bits(64) offs;
    bits(128) rval;
    bits(esize) element;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
    address = VAddress(base);
10
    if replicate || memop == MemOp_LOAD then
11
         VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
12
13
14
         VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
    offs = Zeros();
16
17
    if replicate then
18
         // load and replicate to all elements
19
         for s = 0 to selem-1
              element = Mem[address + offs, ebytes, AccType_VEC];
// replicate to fill 128- or 64-bit register
20
21
             V[t] = Replicate(element, datasize DIV esize);
offs = offs + ebytes;
22
23
24
              t = (t + 1) MOD 32;
25
26
         // load/store one element per register
         for s = 0 to selem-1
    rval = V[t];
    if memop == MemOp_LOAD then
27
28
29
                  // insert into one lane of 128-bit register
30
31
                   Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
32
                  V[t] = rval;
33
              else // memop == MemOp_STORE
                  // extract from one lane of 128-bit register
Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
34
35
36
              offs = offs + ebytes;
37
              t = (t + 1) MOD 32;
38
39
    if wback then
40
        if m != 31 then
             offs = X[m];
41
     BaseReg[n] = VAAdd(base, offs);
42
```


# 4.3.25 ST4 (multiple structures)

Store multiple 4-element structures from four registers. This instruction stores multiple 4-element structures to memory from four SIMD&FP registers, with interleaving. Every element of each register is stored.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

#### No offset




```
ST4 { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')

ST4 { <Vt>.<T>, <Vt4>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt); integer n = UInt(Rn); integer n = UInt(Rn); integer m = integer UNKNOWN; boolean wback = FALSE;
```

## Post-index



## Immediate offset (Rm == 11111)

```
ST4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')

ST4 { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

## Register offset (Rm != 11111)

```
ST4 { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

ST4 { <Vt>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

## **Assembler Symbols**

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

	size	Q	<1>
	00	0	8B
	00	1	16B
	01	0	4 H
	01	1	8H
	10	0	2S
	10	1	4 S
	11	0	RESERVED
	11	1	2D
•			

Λ

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <Vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> Is the post-index immediate offset, encoded in"Q":

Q	<imm></imm>
0	#32
1	#64

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

#### **Shared Decode**

```
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
    integer datasize = if Q == '1' then 128 else 64;
    integer esize = 8 << UInt(size);</pre>
    integer elements = datasize DIV esize;
                       // number of iterations
6
    integer rpt;
    integer selem; // structure elements
    case opcode of
10
         when '0000' rpt = 1; selem = 4;
                                                    // LD/ST4 (4 registers)
         when '0010' rpt = 4; selem = 1;
when '0100' rpt = 1; selem = 3;
11
                                                    // LD/ST1 (4 registers)
12
                                                    // LD/ST3 (3 registers)
         when '0110' rpt = 3; selem = 1;
13
                                                    // LD/ST1 (3 registers)
14
         when '0111' rpt = 1; selem = 1;
                                                    // LD/ST1 (1 register)
         when '1000' rpt = 1; selem = 2;
when '1010' rpt = 2; selem = 1;
15
                                                    // LD/ST2 (2 registers)
16
                                                    // LD/ST1 (2 registers)
17
         otherwise UNDEFINED;
18
    // .1D format only permitted with LD1 & ST1 if size:Q == '110' && selem != 1 then UNDEFINED;
19
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address;
3
    bits(64) offs;
    bits(datasize) rval;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
10
    address = VAddress(base);
    if memop == MemOp_LOAD then
11
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
13
        VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);
14
15
16
    offs = Zeros();
17
    for r = 0 to rpt-1
        for e = 0 to elements-1
18
19
             tt = (t + r) MOD 32;
            for s = 0 to selem-1
    rval = V[tt];
20
21
22
                 if memop == MemOp_LOAD then
23
                     Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
24
                     V[tt] = rval;
25
                 else // memop == MemOp_STORE
26
                     Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
                 offs = offs + ebytes;
tt = (tt + 1) MOD 32;
27
28
29
   if wback then
```

# Chapter 4. Instruction definitions

# 4.3. Modified SIMD&FP instructions

```
31     if m != 31 then
32         offs = X[m];
33     BaseReg[n] = VAAdd(base, offs);
```

# 4.3.26 ST4 (single structure)

Store single 4-element structure from one lane of four registers. This instruction stores a 4-element structure to memory from corresponding elements of four SIMD&FP registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

#### No offset

## 8-bit (opcode == 001)

```
ST4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

# 16-bit (opcode == 011 && size == x0)

```
ST4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit (opcode == 101 && size == 00)

```
ST4 { <Vt>.s, <Vt2>.s, <Vt3>.s, <Vt4>.s }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST4 { <Vt>.s, <Vt2>.s, <Vt3>.s, <Vt4>.s }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit (opcode == 101 && S == 0 && size == 01)

```
ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')

ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



# 8-bit, immediate offset (Rm == 11111 && opcode == 001)

```
ST4 { <Vt>.B, <Vt2>.B, <Vt4>.B }[<index>], [<Xn|SP>], #4 // (PSTATE.C64 == '0')

ST4 { <Vt>.B, <Vt2>.B, <Vt4>.B }[<index>], [<Cn|CSP>], #4 // (PSTATE.C64 == '1')
```

# 8-bit, register offset (Rm != 11111 && opcode == 001)

```
ST4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')

ST4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

#### 16-bit, immediate offset (Rm == 11111 && opcode == 011 && size == x0)

```
ST4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>], #8 // (PSTATE.C64 == '0')

ST4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Cn|CSP>], #8 // (PSTATE.C64 == '1')
```

```
16-bit, register offset (Rm != 11111 && opcode == 011 && size == x0)
```

```
ST4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
ST4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
32-bit, immediate offset (Rm == 11111 && opcode == 101 && size == 00)
ST4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Xn|SP>], #16 // (PSTATE.C64 == '0')
ST4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Cn|CSP>], #16 // (PSTATE.C64 == '1')
32-bit, register offset (Rm != 11111 && opcode == 101 && size == 00)
ST4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
ST4 { <Vt>.s, <Vt2>.s, <Vt3>.s, <Vt4>.s }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
64-bit, immediate offset (Rm == 11111 && opcode == 101 && S == 0 && size == 01)
ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>], #32 // (PSTATE.C64 == '0')
ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Cn|CSP>], #32 // (PSTATE.C64 == '1')
64-bit, register offset (Rm != 11111 && opcode == 101 && S == 0 && size == 01)
ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
ST4 { \langle Vt \rangle .D, \langle Vt2 \rangle .D, \langle Vt3 \rangle .D, \langle Vt4 \rangle .D}[\langle index \rangle], [\langle Cn|CSP \rangle], \langle Xm \rangle // (PSTATE.C64 == '1')
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;
```

### **Assembler Symbols**

- <Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo <Vt3>
- <Vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo
- For the 8-bit variant: is the element index, encoded in "Q:S:size". <index>

For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".

For the 32-bit variant: is the element index, encoded in "Q:S".

For the 64-bit variant: is the element index, encoded in "Q".

- $\langle Xn|SP \rangle$ Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <Xm>Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

#### 4.3. Modified SIMD&FP instructions


```
integer scale = UInt(opcode<2:1>);
    integer selem = UInt(opcode<0>:R) + 1;
    boolean replicate = FALSE;
    integer index;
6
    case scale of
         when 3
             // load and replicate
if L == '0' || S == '1' then UNDEFINED;
              scale = UInt(size);
10
11
              replicate = TRUE;
12
         when 0
             index = UInt(Q:S:size);
                                                 // B[0-151
13
         when 1
14
            if size<0> == '1' then UNDEFINED;
15
16
              index = UInt(Q:S:size<1>);
17
         when 2
             if size<1> == '1' then UNDEFINED;
if size<0> == '0' then
18
19
                  index = UInt(Q:S);
20
              else
22
                 if S == '1' then UNDEFINED;
23
                  index = UInt(Q);
                                                   // D[0-1]
24
                  scale = 3;
25
    MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
26
28
    integer esize = 8 << scale;</pre>
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address;
    bits(64) offs;
    bits(128) rval;
5
    bits(esize) element;
    constant integer ebytes = esize DIV 8;
    VirtualAddress base = BaseReg[n];
    address = VAddress(base);
if replicate || memop == MemOp_LOAD then
10
11
12
        VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13
    else
         VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
14
15
16
    offs = Zeros();
17
    if replicate then
18
         // load and replicate to all elements
        for s = 0 to selem-1
   element = Mem[address + offs, ebytes, AccType_VEC];
   // replicate to fill 128- or 64-bit register
19
20
21
             V[t] = Replicate(element, datasize DIV esize);
23
             offs = offs + ebytes;
24
             t = (t + 1) MOD 32;
25
         // load/store one element per register
26
27
        for s = 0 to selem-1
28
             rval = V[t];
29
             if memop == MemOp_LOAD then
30
                  // insert into one lane of 128-bit register
31
                  Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
32
                 V[t] = rval;
             else // memop == MemOp_STORE
    // extract from one lane of 128-bit register
33
34
                 Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36
             offs = offs + ebytes;
37
             t = (t + 1) MOD 32;
38
39
    if wback then
40
       if m != 31 then
             offs = X[m];
42
     BaseReg[n] = VAAdd(base, offs);
```

## 4.3.27 STNP (SIMD&FP)

Store Pair of SIMD&FP registers, with Non-temporal hint. This instruction stores a pair of SIMD&FP registers to memory, issuing a hint to the memory system that the access is non-temporal. The address used for the store is calculated from an address from a base register value and an immediate offset. For information about non-temporal pair instructions, see *Load/Store SIMD and Floating-point Non-temporal pair*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



### **Assembler Symbols**

- <Dt1> Is the 64-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt2> Is the 64-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <Qt1> Is the 128-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt2> Is the 128-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <St1> Is the 32-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St2> Is the 32-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> For the 32-bit variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.

For the 64-bit variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

For the 128-bit variant: is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0 and encoded in the "imm7" field as <imm>/16.

#### **Shared Decode**

## 4.3. Modified SIMD&FP instructions

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
AccType acctype = AccType_VECSTREAM;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
if opc == '11' then UNDEFINED;
integer scale = 2 + UInt(opc);
integer datasize = 8 << scale;
bits(64) offset = LSL(SignExtend(imm7, 64), scale);</pre>
```

```
CheckFPAdvSIMDEnabled64();
   bits(datasize) data1;
   bits(datasize) data2;
   constant integer dbytes = datasize DIV 8;
6
   boolean rt_unknown = FALSE;
   if memop == MemOp_LOAD && t == t2 then
       Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
       assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
11
       case c of
12
        when Constraint_UNKNOWN
                                   rt_unknown = TRUE; // result is UNKNOWN
13
           when Constraint_UNDEF
                                    UNDEFINED:
           when Constraint NOP
14
                                    EndOfInstruction();
15
16
   VirtualAddress base = BaseReg[n];
   bits(64) address = VAddress(base);
18
   if ! postindex then
19
       address = address + offset;
20
21
   case memop of
22
      when MemOp_STORE
23
           VACheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
           data1 = V[t];
data2 = V[t2];
24
25
26
           27
28
       when MemOp_LOAD
30
           VACheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
           31
32
33
           if rt_unknown then
34
              data1 = bits(datasize) UNKNOWN;
35
              data2 = bits(datasize) UNKNOWN;
36
           V[t] = data1;
           V[t2] = data2;
37
38
39
   if wback then
40
       base = VAAdd(base, offset);
42
       BaseReg[n] = base;
```


## 4.3.28 STP (SIMD&FP)

Store Pair of SIMD&FP registers. This instruction stores a pair of SIMD&FP registers to memory. The address used for the store is calculated from a base register value and an immediate offset.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 3 classes: Post-index, Pre-index and Signed offset

#### Post-index



#### 32-bit (opc == 00)

```
STP <St1>, <St2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')

STP <St1>, <St2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

## 64-bit (opc == 01)

```
STP <Dt1>, <Dt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')

STP <Dt1>, <Dt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

### 128-bit (opc == 10)

```
STP <Qt1>, <Qt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')

STP <Qt1>, <Qt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

- boolean wback = TRUE;
- boolean postindex = TRUE;

### **Pre-index**



## 32-bit (opc == 00)

```
STP <St1>, <St2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')

STP <St1>, <St2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

### 64-bit (opc == 01)

```
STP <Dt1>, <Dt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')

STP <Dt1>, <Dt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```


## 128-bit (opc == 10)

```
STP <Qt1>, <Qt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')

STP <Qt1>, <Qt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

1 boolean wback = TRUE;
2 boolean postindex = FALSE;

## Signed offset



```
32-bit (opc == 00)

STP <St1>, <St2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

STP <St1>, <St2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')

64-bit (opc == 01)

STP <Dt1>, <Dt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

STP <Dt1>, <Dt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')

128-bit (opc == 10)

STP <Qt1>, <Qt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

STP <Qt1>, <Qt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')

boolean wback = FALSE;
boolean postindex = FALSE;
```

#### **Assembler Symbols**

- <Dt1> Is the 64-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt2> Is the 64-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field
- <Qt1> Is the 128-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt2> Is the 128-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <St1> Is the 32-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St2> Is the 32-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <imm> For the 32-bit post-index and 32-bit pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4.

For the 32-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.

For the 64-bit post-index and 64-bit pre-index variant: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the "imm7" field as <imm>/8.

For the 64-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

For the 128-bit post-index and 128-bit pre-index variant: is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field as <imm>/16.

For the 128-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0 and encoded in the "imm7" field as <imm>/16.

#### **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
```

## 4.3. Modified SIMD&FP instructions

```
AccType acctype = AccType_VEC;
5   MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
6   if opc == '11' then UNDEFINED;
7   integer scale = 2 + UInt(opc);
8   integer datasize = 8 << scale;
9   bits(64) offset = LSL(SignExtend(imm7, 64), scale);</pre>
```

```
CheckFPAdvSIMDEnabled64();
3
    bits(datasize) data1;
    bits(datasize) data2;
5
    constant integer dbytes = datasize DIV 8;
boolean rt_unknown = FALSE;
     if memop == MemOp_LOAD && t == t2 then
          Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
          assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10
11
          case c of
               when Constraint_UNKNOWN
12
                                                  rt unknown = TRUE;
                                                                             // result is UNKNOWN
               when Constraint_UNDEF
13
                                                  UNDEFINED;
14
               when Constraint_NOP
                                                  EndOfInstruction();
15
    VirtualAddress base = BaseReg[n];
bits(64) address = VAddress(base);
if ! postindex then
16
17
18
19
          address = address + offset;
20
21
     case memop of
22
          when MemOp_STORE
23
               VACheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
24
               data1 = V[t];
data2 = V[t2];
25
               Mem[address + 0 , dbytes, acctype] = data1;
Mem[address + dbytes, dbytes, acctype] = data2;
26
                                      , dbytes, acctype] = data1;
27
28
29
          when MemOp_LOAD
               VACheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
data1 = Mem[address + 0 , dbytes, acctype];
data2 = Mem[address + dbytes, dbytes, acctype];
30
31
32
33
               if rt_unknown then
                  data1 = bits(datasize) UNKNOWN;
data2 = bits(datasize) UNKNOWN;
34
35
               V[t] = data1;
V[t2] = data2;
36
37
38
39
     if wback then
40
          base = VAAdd(base,offset);
41
42
          BaseReg[n] = base;
```

## 4.3.29 STR (immediate, SIMD&FP)

Store SIMD&FP register (immediate offset). This instruction stores a single SIMD&FP register to memory. The address that is used for the store is calculated from a base register value and an immediate offset.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 3 classes: Post-index, Pre-index and Unsigned offset

#### Post-index



```
8-bit (size == 00 && opc == 00)
```

```
STR <Bt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

STR <Bt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

## 16-bit (size == 01 && opc == 00)

```
STR <ht>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

STR <ht>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

### 32-bit (size == 10 && opc == 00)

```
STR <St>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

STR <St>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

### 64-bit (size == 11 && opc == 00)

```
STR <Dt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

STR <Dt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

### 128-bit (size == 00 && opc == 10)

```
STR <Qt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')

STR <Qt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

```
2 boolean postindex = TRUE;
3 integer scale = UInt(opc<1>:size);
4 if scale > 4 then UNDEFINED;
5 bits(64) offset = SignExtend(imm9, 64);
```

# Pre-index

boolean wback = TRUE;

```
    31
    30
    29
    27
    26
    25
    24
    23
    22
    21
    20
    12
    11
    10
    9
    5
    4
    0

    size
    1
    1
    1
    1
    0
    0
    0
    0
    imm9
    1
    1
    1
    Rn
    Rt
```

### 8-bit (size == 00 && opc == 00)

```
STR <Bt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

STR <Bt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
```

### 16-bit (size == 01 && opc == 00)

```
STR <Ht>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')

STR <Ht>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
```

```
32\text{-bit} (size == 10 && opc == 00)
   STR <St>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')
   STR \langle St \rangle, [\langle Cn|CSP \rangle, \#\langle simm \rangle]! // (PSTATE.C64 == '1')
   64-bit (size == 11 && opc == 00)
   STR <Dt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')
   STR <Dt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
   128-bit (size == 00 && opc == 10)
   STR <Qt>, [<Xn|SP>, \#<simm>]! // (PSTATE.C64 == '0')
   STR \langle Qt \rangle, [\langle Cn|CSP \rangle, #\langle simm \rangle]! // (PSTATE.C64 == '1')
  boolean wback = TRUE;
  boolean postindex = FALSE;
integer scale = UInt(opc<1>:size);
   if scale > 4 then UNDEFINED;
   bits(64) offset = SignExtend(imm9, 64);
   Unsigned offset
                                                          imm12
                                                                                                   Rt
                                                                                    Rn
   8-bit (size == 00 && opc == 00)
   STR <Bt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
   STR <Bt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
   16-bit (size == 01 && opc == 00)
   STR < Ht >, [< Xn | SP > {, # < pimm >}] // (PSTATE.C64 == '0')
   STR <Ht>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
   32-bit (size == 10 && opc == 00)
   STR \langle St \rangle, [\langle Xn | SP \rangle \{, \# \langle pimm \rangle \}] // (PSTATE.C64 == '0')
   STR \langle St \rangle, [\langle Cn|CSP \rangle \{, \#\langle pimm \rangle \}] // (PSTATE.C64 == '1')
   64-bit (size == 11 && opc == 00)
   STR <Dt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
   STR <Dt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
   128-bit (size == 00 && opc == 10)
   STR <Qt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
   STR <Qt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
boolean wback = FALSE;
   boolean postindex = FALSE;
   integer scale = UInt(opc<1>:size);
if scale > 4 then UNDEFINED;
  bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

#### **Assembler Symbols**

- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
  - <pi>For the 8-bit variant: is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

For the 16-bit variant: is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as <pimm>/2.

For the 32-bit variant: is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as <pirm>/4.

For the 64-bit variant: is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as

## **Shared Decode**

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_VEC;
4 MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
5 integer datasize = 8 << scale;</pre>
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address;
   bits(datasize) data;
   VirtualAddress base:
    base = BaseReg[n];
   address = VAddress(base);
10
   if ! postindex then
        address = address + offset;
11
12
13
    case memop of
14
15
            VACheckAddress (base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
16
            data = V[t];
17
            Mem[address, datasize DIV 8, acctype] = data;
18
19
            VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
21
22
            data = Mem[address, datasize DIV 8, acctype];
            V[t] = data;
23
24
    if wback then
25
        base = VAAdd(base,offset);
26
        BaseReg[n] = base;
```

## 4.3.30 STR (register, SIMD&FP)

Store SIMD&FP register (register offset). This instruction stores a single SIMD&FP register to memory. The address that is used for the store is calculated from a base register value and an offset register value. The offset can be optionally shifted and extended.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Assembler Symbols

- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

<Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.

<Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.

<extend> For the 8-bit variant: is the index extend specifier, encoded in "option":

option	<extend></extend>
010	UXTW
110	SXTW
111	SXTX

For the 128-bit, 16-bit, 32-bit and 64-bit variant: is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in"option":

option	<extend></extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

<amount>

For the 8-bit variant: is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

For the 16-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	#0
1	#1

For the 32-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	#0
1	#2

For the 64-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	#0
1	#3

For the 128-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	#0
1	#4

#### **Shared Decode**

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer m = UInt(Rm);
4 AccType acctype = AccType_VEC;
5 MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
6 integer datasize = 8 << scale;</pre>
```

#### 4.3. Modified SIMD&FP instructions

```
bits(64) offset = ExtendReg(m, extend_type, shift);
    CheckFPAdvSIMDEnabled64();
    bits(64) address;
    bits(datasize) data;
    VirtualAddress base;
    base = BaseReg[n];
10
    address = VAddress(base);
11
12
    if ! postindex then
13
        address = address + offset;
14
15
    case memop of
16
        when MemOp_STORE
17
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
             data = V[t];
Mem[address, datasize DIV 8, acctype] = data;
18
19
20
        when MemOp_LOAD
21
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype]; V[t] = data;
22
23
24
25
26
    if wback then
        base = VAAdd(base,offset);
28
29
        BaseReg[n] = base;
```

## 4.3.31 STUR (SIMD&FP)

Store SIMD&FP register (unscaled offset). This instruction stores a single SIMD&FP register to memory. The address that is used for the store is calculated from a base register value and an optional immediate offset.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



### **Assembler Symbols**

- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
  - <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### **Shared Decode**

### 4.3. Modified SIMD&FP instructions


```
integer n = UInt(Rn);
integer t = UInt(Rt);
AccType acctype = AccType_VEC;
MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = 8 << scale;</pre>
```

```
CheckFPAdvSIMDEnabled64();
    bits(64) address;
    bits(datasize) data;
    VirtualAddress base;
 6
7
    base = BaseReq[n];
    address = VAddress(base);
10
    if ! postindex then
11
12
         address = address + offset;
13
    case memop of
14
         when MemOp_STORE
15
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
16
17
             Mem[address, datasize DIV 8, acctype] = data;
18
19
        when MemOp_LOAD
             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype); data = Mem[address, datasize DIV 8, acctype]; V[t] = data;
20
21
22
23
24
25
    if wback then
        base = VAAdd(base,offset);
26
27
        BaseReg[n] = base;
```

## 4.4 New instructions

## 4.4.1 ADD (extended register)

Add (extended register) adds a Capability register value field and a sign or zero-extended register value, followed by an optional left shift amount, and writes the result to the destination Capability register value field. The argument that is extended from the <Rm> register can be a byte, halfword, word, or doubleword. If the result is not representable the destination Capability register tag is cleared. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
ADD <Cd|CSP>, <Cn|CSP>, <Xm>{, <extend>#<amount>}

1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Rm);
4 ExtendType extend_type = DecodeRegExtend(option);
5 integer shift = UInt(imm3);
6 if shift > 4 then UNDEFINED;
```

## **Assembler Symbols**

<Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

<Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

<extend> Is the index extend and shift specifier, encoded in"option":

option	<extend></extend>
000	UXTB
001	UXTH
010	UXTW
011	UXTX
100	SXTB
101	SXTH
110	SXTW
111	SXTX

<amount> Is the optional unsigned immediate operand, in the range 0 to 4, defaulting to 0, encoded in the "imm3" field.

```
1  CheckCapabilitiesEnabled();
2
3  Capability operand1 = if n == 31 then CSP[] else C[n];
4  bits(64) operand2 = ExtendReg(m, extend_type, shift);
5  Capability result = CapAdd(operand1, operand2);
6
7  if CapIsSealed(operand1) then
8    result = CapWithTagClear(result);
9
10  if d == 31 then
11    CSP[] = result;
12  else
13    C[d] = result;
```

## 4.4.2 ADD (immediate)

Add (immediate) copies a capability from the source Capability register to the destination Capability register with an optionally shifted immediate value added to the value field. If the result is not representable the destination Capability register tag is cleared. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
ADD <Cd|CSP>, <Cn|CSP>, #<imm>{, LSL <amount>}

1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 bits(64) imm;

4 
5 case sh of
6 when '0' imm = ZeroExtend(imm12, 64);
7 when '1' imm = ZeroExtend(imm12 : Zeros(12), 64);
```

### **Assembler Symbols**

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
  - <imm> Is the unsigned immediate operand, in the range 0 to 4095, encoded in the "imm12" field.
- <amount> Is the index shift amount, encoded in"sh":

sh	<amount></amount>
0	# O
_ 1	#12

## **4.4.3 ADRDP**

Form DDC-relative address to 4KB page adds an immediate value that is shifted left by 12 bits to the DDC value with the bottom 12 bits masked out to form a DCC-relative address and writes the result to the destination register. This description only applies in C64.



```
ADRDP <Cd>, <label>
   integer d = UInt(Rd);
1
2
   bits(64) imm;
4
   if IsInC64() then
        if P == '1' then
6
           imm = SignExtend(immhi:immlo:Zeros(12), 64);
        else
            imm = ZeroExtend(immhi:immlo:Zeros(12), 64);
8
10
       imm = SignExtend(P:immhi:immlo:Zeros(12), 64);
```

### **Assembler Symbols**

Is the capability name of the destination register, encoded in the "Rd" field.

<label> Is the program label whose 4KB page address is to be calculated, in the range +/-2GB, encoded in "immhi:immlo".

```
if IsInC64() then
        Capability addr;
if P == '0' then
2
3
            if CCTLR[].ADRDPB == '1' then
                 addr = C[28];
                 addr = DDC[];
8
9
            addr = PCC[];
10
        bits(64) newvalue = CapGetValue(addr) AND NOT(ZeroExtend(Ones(12),64));
12
        bits(64) offset = newvalue - CapGetValue(addr) + imm;
13
14
        Capability result = CapAdd(addr,offset);
15
        if CapIsSealed(addr) then
16
17
            result = CapWithTagClear(result);
18
19
        C[d] = result;
20
21
        bits(64) addr;
22
        if CCTLR[].PCCBO == '1' then
23
            addr = CapGetOffset(PCC[]);
24
25
            addr = CapGetValue(PCC[]);
26
27
        addr<11:0> = Zeros(12);
28
        X[d] = addr + imm;
```

## 4.4.4 ADRP

Form PCC-relative address to 4KB page adds an immediate value that is shifted left by 12 bits to the PCC value with the bottom 12 bits masked out to form a PCC-relative address and writes the result to the destination register. This description only applies in C64.



```
ADRP <Cd>, <label>
   integer d = UInt(Rd);
1
2
   bits(64) imm;
4
   if IsInC64() then
       if P == '1' then
6
           imm = SignExtend(immhi:immlo:Zeros(12), 64);
       else
           imm = ZeroExtend(immhi:immlo:Zeros(12), 64);
8
10
       imm = SignExtend(P:immhi:immlo:Zeros(12), 64);
```

## **Assembler Symbols**

Is the capability name of the destination register, encoded in the "Rd" field.

<label> Is the program label whose 4KB page address is to be calculated, in the range +/-2GB, encoded in "immhi:immlo".

```
if IsInC64() then
        Capability addr;
if P == '0' then
2
3
            if CCTLR[].ADRDPB == '1' then
                 addr = C[28];
                 addr = DDC[];
8
        else
9
            addr = PCC[];
10
        bits(64) newvalue = CapGetValue(addr) AND NOT(ZeroExtend(Ones(12),64));
12
        bits(64) offset = newvalue - CapGetValue(addr) + imm;
13
14
        Capability result = CapAdd(addr,offset);
15
        if CapIsSealed(addr) then
16
17
            result = CapWithTagClear(result);
18
19
        C[d] = result;
20
21
        bits(64) addr;
22
        if CCTLR[].PCCBO == '1' then
23
            addr = CapGetOffset(PCC[]);
24
25
            addr = CapGetValue(PCC[]);
26
27
        addr<11:0> = Zeros(12);
28
        X[d] = addr + imm;
```

## **4.4.5 ALIGND**

Align Down rounds the value field of the source Capability register down to a two to the power of the immediate value boundary and writes the result to the destination Capability register. If the result is not representable the destination Capability register tag is cleared. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
ALIGND <Cd|CSP>, <Cn|CSP>, #<imm>

1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer align = UInt(imm6);
```

#### **Assembler Symbols**

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
  - <imm> Is the unsigned immediate operand, in the range 0 to 63, encoded in the "imm6" field.

```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];

bits(64) newvalue = CapGetValue(operand) AND NOT(ZeroExtend(Ones(align),64));

Capability result = CapSetValue(operand, newvalue);

if CapIsSealed(operand) then
    result = CapWithTagClear(result);

if d == 31 then
    CSP[] = result;

else
    C[d] = result;
```

## **4.4.6 ALIGNU**

Align Up rounds the value field of the source Capability register up to a two to the power of the immediate value boundary and writes the result to the destination Capability register. If the result is not representable the destination Capability register tag is cleared. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
ALIGNU <Cd|CSP>, <Cn|CSP>, #<imm>

1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer align = UInt(imm6);
```

#### **Assembler Symbols**

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
  - <imm> Is the unsigned immediate operand, in the range 0 to 63, encoded in the "imm6" field.

```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];

bits(65) m = ZeroExtend(Ones(align),65);
bits(65) newvalue = (ZeroExtend(CapGetValue(operand),65) + m) AND NOT(m);

Capability result = CapSetValue(operand, newvalue<63:0>);


if CapIsSealed(operand) then
    result = CapWithTagClear(result);

if d == 31 then
    CSP[] = result;

else
    C[d] = result;
```

## 4.4.7 BICFLGS (immediate)

Bitwise Bit Clear (immediate) on flags field performs a bitwise AND of the flags field of a capability and the complement of an immediate value and writes the result to the flags field of the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
BICFLGS <Cd|CSP>, <Cn|CSP>, #<imm>

integer n = UInt(Cn);
integer d = UInt(Cd);
bits(8) mask = imm8;
```

## **Assembler Symbols**

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
  - <imm> Is the unsigned immediate operand, in the range 0 to 255, encoded in the "imm8" field.

```
CheckCapabilitiesEnabled();
   Capability operand = if n == 31 then CSP[] else C[n];
   bits(64) oldvalue = CapGetValue(operand);
   bits(8) newflags = oldvalue<63:56> AND NOT mask;
   bits(64) newvalue = newflags : oldvalue<55:0>;
   Capability result = CapSetFlags(operand, newvalue);
10
11
   if CapIsSealed(operand) then
12
        result = CapWithTagClear(result);
13
14
    if d == 31 then
15
        CSP[] = result;
   else
16
17
       C[d] = result;
```

## 4.4.8 BICFLGS (register)

Bitwise Bit Clear on flags field performs a bitwise AND of the flags field of a capability and the complement of bits 63 to 56 of a register value and writes the result to the flags field of the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
BICFLGS <Cd|CSP>, <Cn|CSP>, <Xm>

integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Rm);
```


### **Assembler Symbols**

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
  - <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

```
CheckCapabilitiesEnabled();
     Capability operand = if n == 31 then CSP[] else C[n]; bits(64) mask = X[m];
     bits(64) oldvalue = CapGetValue(operand);
bits(8) newflags = oldvalue<63:56> AND NOT mask<63:56>;
bits(64) newvalue = newflags : oldvalue<55:0>;
10
     Capability result = CapSetFlags(operand, newvalue);
11
     if CapIsSealed(operand) then
13
           result = CapWithTagClear(result);
14
15
     if d == 31 then
16
          CSP[] = result;
17
     else
          C[d] = result;
```

## 4.4.9 BLR (indirect)

Branch with Link to capability Register calls a subroutine at an address in the source register, setting C30 to PCC+4.



```
BLR <Cn>

integer n = UInt(Cn);

BranchType branch_type = BranchType_INDCALL;
```

#### **Assembler Symbols**

<Cn> Is the capability name of the first source register, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();
   Capability target = C[n];
   if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
        target = CapWithTagClear(target);
   if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectType(target) == CAP_SEAL_TYPE_RB then
       target = CapUnseal(target);
8
10
   integer linkoffset = 4;
11
    Capability link;
12
13
   if IsInC64() then
        linkoffset = linkoffset + 1;
14
15
   link = CapAdd(PCC[], linkoffset);
17
   if CCTLR[].SBL == '1' then
18
19
        link = CapSetObjectType(link, CAP_SEAL_TYPE_RB);
20
21
   C[30] = link;
   BranchXToCapability(target, branch_type);
```

## 4.4.10 BLR (memory indirect)

Unseal load, branch and link loads a capability and an offset, derives, unseals, and branches to the destination Capability register, setting C30 to PCC+4.

```
BLR [<Cn|CSP>, #<imm>]

integer n = UInt(Cn);
bits(64) offset = SignExtend(imm7:'0000',64);
BranchType branch_type = BranchType_INDCALL;
```

## **Assembler Symbols**

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Cn" field.

<imm> Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.


```
CheckCapabilitiesEnabled();
3
    Capability
4
    Capability
                    target;
    if n == 31 then
        CheckSPAlignment();
        base = CSP[];
    else
10
        base = C[n];
11
12
    integer linkoffset = 4;
13
    Capability link;
14
15
    if IsInC64() then
16
        linkoffset = linkoffset + 1;
17
18
    link = CapAdd(PCC[], linkoffset);
19
    if CCTLR[].SBL == '1' then
20
21
        link = CapSetObjectType(link, CAP_SEAL_TYPE_RB);
22
23
24
25
    // When C29 is used, the unsealed capability is written back to C29.
    if n == 29 then
        if CapIsTagSet(base) && CapIsSealed(base) &&
26
           CapGetObjectType(base) == CAP_SEAL_TYPE_LB then
27
            base = CapUnseal(base);
28
29
30
        VirtualAddress vabase = VAFromCapability(base);
bits(64) addr = VAddress(vabase) + offset;
31
32
        VACheckAddress(vabase,addr,CAPABILITY_DBYTES,CAP_PERM_LOAD,AccType_NORMAL);
33
                  = MemC[addr,AccType_NORMAL];
        target
34
                   = CapSquashPostLoadCap(target, vabase);
        target
35
36
37
        C[29] = base;
        C[30] = link;
38
    else
39
                         wb_unknown = FALSE;
        boolean
40
41
        if n == 30 then
42
             Constraint c = ConstrainUnpredictable(Unpredictable_LINKBASEOVERLAPLD);
43
            assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
44
             case c of
                 when Constraint_UNKNOWN
45
                                              wb unknown = TRUE;
                                                                      // writeback is UNKNOWN
46
                 when Constraint_UNDEF
                                              UNDEFINED;
47
                                              EndOfInstruction();
                 when Constraint_NOP
48
49
        VirtualAddress vabase = VAFromCapability(base);
50
        bits(64) addr = VAddress(vabase) + offset;
51
        VACheckAddress (vabase, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, AccType_NORMAL);
```

## Chapter 4. Instruction definitions

#### 4.4. New instructions

## 4.4.11 BLRR

Branch with Link to capability Register with possible switch to Restricted calls a subroutine at an address in the source register, setting C30 to PCC+4. The PE may switch to Restricted based on the Executive permission in PCC.



```
BLRR <Cn>
integer n = UInt(Cn);
BranchType branch_type = BranchType_INDCALL;
```


### **Assembler Symbols**

<Cn> Is the capability name of the first source register, encoded in the "Cn" field.

```
if IsInRestricted() then
2
        UndefinedFault();
3
    CheckCapabilitiesEnabled();
    Capability target = C[n];
    if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectType(target) == CAP_SEAL_TYPE_RB then
        target = CapUnseal(target);
10
    else
        if CCTLR[].SBL == '1' then
11
12
            target = CapWithTagClear(target);
13
14
    integer linkoffset = 4;
15
    Capability link;
16
17
    if IsInC64() then
18
       linkoffset = linkoffset + 1;
19
20
21
    link = CapAdd(PCC[], linkoffset);
22
    if CCTLR[].SBL == '1' then
23
        link = CapSetObjectType(link, CAP_SEAL_TYPE_RB);
24
25
    C[30] = link;
    BranchXToCapability(target, branch_type);
```

## 4.4.12 BLRS (capability)

Branch with Link to sealed capability calls a subroutine at an address in the source register, sealing and setting C30 to PCC+4.



```
BLRS <Cn>

integer n = UInt(Cn);

BranchType branch_type = BranchType_INDCALL;
```


#### **Assembler Symbols**

<Cn> Is the capability name of the first source register, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();
    Capability target = C[n];
    if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
        target = CapWithTagClear(target);
    if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectType(target) == CAP_SEAL_TYPE_RB then
8
        target = CapUnseal(target);
    else
10
        if CCTLR[].SBL == '1' then
11
            target = CapWithTagClear(target);
12
13
    integer linkoffset = 4;
14
    Capability link;
15
    if IsInC64() then
17
        linkoffset = linkoffset + 1;
18
19
    link = CapAdd(PCC[], linkoffset);
20
21
    if CCTLR[].SBL == '1' then
        link = CapSetObjectType(link, CAP_SEAL_TYPE_RB);
23
24
25
    C[30] = link;
    BranchXToCapability(target, branch_type);
```

## 4.4.13 BLRS (pair of capabilities)

Branch with Link to sealed capability Register with possible switch to Restricted calls a subroutine at an address in the source register, sealing and setting C30 to PCC+4. The PE may switch to Restricted based on the Executive permission in PCC.



```
BLRS C29, <Cn>, <Cm>

integer n = UInt(Cn);
integer m = UInt(Cm);
BranchType branch_type = BranchType_INDCALL;
```


#### Assembler Symbols

- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.

```
CheckCapabilitiesEnabled();
     Capability sealed_target = C[n];
     Capability sealed_data = C[m];
     if !IsInRestricted() && !CapCheckPermissions(sealed_target, CAP_PERM_EXECUTIVE) then
          sealed_target = CapWithTagClear(sealed_target);
     Capability target:
10
     if CapIsTagSet(sealed_target) && CapIsTagSet(sealed_data)
         && CapIsSealed(sealed_target) && CapIsSealed(sealed_data)
12
         && UInt(CapGetObjectType(sealed_target)) > CAP_MAX_FIXED_SEAL_TYPE
         && CapGetObjectType(sealed_target) == CapGetObjectType(sealed_data)
&& CapCheckPermissions(sealed_target, CAP_PERM_BRANCH_SEALED_PAIR)
13
14
         && CapCheckPermissions(sealed_data, CAP_PERM_BRANCH_SEALED_PAIR)
&& CapCheckPermissions(sealed_target, CAP_PERM_EXECUTE)
&& !CapCheckPermissions(sealed_data, CAP_PERM_EXECUTE) then
15
16
18
          target = CapUnseal(sealed_target);
C[29] = CapUnseal(sealed_data);
19
20
21
22
          target = CapWithTagClear(sealed_target);
C[29] = sealed_data;
23
24
25
     integer linkoffset = 4;
26
27
28
     Capability link;
     if IsInC64() then
29
          linkoffset = linkoffset + 1;
30
31
     link = CapAdd(PCC[], linkoffset);
32
33
     if CCTLR[].SBL == '1' then
34
          link = CapSetObjectType(link, CAP_SEAL_TYPE_RB);
35
     C[30] = link;
     BranchXToCapability(target, branch_type);
```

## 4.4.14 BR (indirect)

Branch to capability Register branches unconditionally to an address in a Capability register, with a hint that this is not a subroutine return.



```
BR <Cn>

integer n = UInt(Cn);

BranchType branch_type = BranchType_INDIR;
```

## **Assembler Symbols**

<Cn> Is the capability name of the first source register, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();
Capability target = C[n];

if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
target = CapWithTagClear(target);

if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectType(target) == CAP_SEAL_TYPE_RB then
target = CapUnseal(target);

BranchXToCapability(target, branch_type);
```

## 4.4.15 BR (memory indirect)

Unseal load and branch loads a capability and an offset, derives, unseals, and branches to the destination Capability register.

```
1 1 0 0 0 0 1 0 1 1
                      0
                                 imm7
                                               0
                                                               0
                                           1
```

```
BR [<Cn|CSP>, #<imm>]
integer n = UInt(Cn);
bits(64) offset = SignExtend(imm7:'0000',64);
BranchType branch_type = BranchType_INDIR;
```

#### **Assembler Symbols**


<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Cn" field.

Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.

```
CheckCapabilitiesEnabled();
3
    Capability
                   base;
    Capability
                    target;
    if n == 31 then
        CheckSPAlignment();
8
        base = CSP[];
    else
10
        base = C[n];
11
12
    // When C29 is used, the unsealed capability is written back to C29.
13
    if n == 29 then
14
        if CapIsTagSet(base) && CapIsSealed(base) &&
15
           CapGetObjectType(base) == CAP_SEAL_TYPE_LB then
16
            base = CapUnseal(base);
18
        VirtualAddress vabase = VAFromCapability(base);
19
        bits(64) addr = VAddress(vabase) + offset;
20
2.1
        VACheckAddress(vabase,addr,CAPABILITY_DBYTES,CAP_PERM_LOAD,AccType_NORMAL);
22
                  = MemC[addr,AccType_NORMAL];
        target
23
                   = CapSquashPostLoadCap(target, vabase);
        target
24
25
        C[29] = base;
26
27
    else
28
        VirtualAddress vabase = VAFromCapability(base);
29
        bits(64) addr = VAddress(vabase) + offset;
30
31
        VACheckAddress(vabase,addr,CAPABILITY_DBYTES,CAP_PERM_LOAD,AccType_NORMAL);
32
33
34
                  = MemC[addr,AccType_NORMAL];
                  = CapSquashPostLoadCap(target, vabase);
        target
35
    if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
36
        target = CapWithTagClear(target);
37
38
39
    if CapIsTagSet(target) && CapIsSealed(target) &&
       CapGetObjectType(target) == CAP_SEAL_TYPE_RB then
40
        target = CapUnseal(target);
41
    BranchXToCapability(target, branch_type);
```

## 4.4.16 BRR

Branch to capability Register with possible switch to Restricted branches unconditionally to an address in the source register, with a hint that this is not a subroutine return. The PE may switch to Restricted based on the Executive permission in PCC.



```
BRR <Cn>

integer n = UInt(Cn);

BranchType branch_type = BranchType_INDIR;
```

## **Assembler Symbols**

<Cn> Is the capability name of the first source register, encoded in the "Cn" field.

## 4.4.17 BRS (capability)

Branch to sealed capability unseals and branches to an address in the source Capability register.



```
BRS <Cn>
integer n = UInt(Cn);
BranchType branch_type = BranchType_INDIR;
```

#### **Assembler Symbols**

<Cn> Is the capability name of the first source register, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();
Capability target = C[n];


if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
    target = CapWithTagClear(target);

if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectType(target) == CAP_SEAL_TYPE_RB then
    target = CapUnseal(target);
else
    if CCTLR[].SBL == '1' then
        target = CapWithTagClear(target);

BranchXToCapability(target, branch_type);
```

## 4.4.18 BRS (pair of capabilities)

Branch to sealed capability pair checks the capabilities have the correct properties to be used as a sealed pair, unseals the source Capability registers, branches to an address in the first Capability register and writes the second Capability register to C29.



```
BRS C29, <Cn>, <Cm>

integer n = UInt(Cn);

integer m = UInt(Cm);

BranchType branch_type = BranchType_INDIR;
```


#### Assembler Symbols

- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.

```
CheckCapabilitiesEnabled();
     Capability sealed_target = C[n];
     Capability sealed_data = C[m];
     if !IsInRestricted() && !CapCheckPermissions(sealed_target, CAP_PERM_EXECUTIVE) then
           sealed_target = CapWithTagClear(sealed_target);
     Capability target:
10
     if CapIsTagSet(sealed_target) && CapIsTagSet(sealed_data)
         && CapIsSealed(sealed_target) && CapIsSealed(sealed_data)
12
         && UInt(CapGetObjectType(sealed_target)) > CAP_MAX_FIXED_SEAL_TYPE
         && CapGetObjectType(sealed_target) == CapGetObjectType(sealed_data)
&& CapCheckPermissions(sealed_target, CAP_PERM_BRANCH_SEALED_PAIR)
13
14
         && CapCheckPermissions(sealed_data, CAP_PERM_BRANCH_SEALED_PAIR)
&& CapCheckPermissions(sealed_target, CAP_PERM_EXECUTE)
&& !CapCheckPermissions(sealed_data, CAP_PERM_EXECUTE) then
15
16
18
19
20
          target = CapUnseal(sealed_target);
C[29] = CapUnseal(sealed_data);
21
          target = CapWithTagClear(sealed_target);
C[29] = sealed_data;
22
23
24
     BranchXToCapability(target, branch_type);
```

## 4.4.19 BUILD

Build capability from untagged and possibly sealed bit pattern interprets and treats an untagged and possibly sealed bit pattern as a capability, checks this capability against a testing capability and based on the result, writes the built capability to the destination Capability register.



```
BUILD <Cd|CSP>, <Cn|CSP>, <Cm|CSP>

integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Cm);
```

## **Assembler Symbols**

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the first source register or stack pointer, encoded in the "Cn" field.
- <Cm|CSP> Is the capability name of the second source register or stack pointer, encoded in the "Cm" field.

```
CheckCapabilitiesEnabled();
    Capability data = if n == 31 then CSP[] else C[n]; Capability key = if m == 31 then CSP[] else C[m];
    Capability result;
    boolean dataWasSealed = CapIsSealed(data);
     if dataWasSealed then
          data = CapUnseal(data);
10
11
     if !CapIsTagSet(key) || CapIsSealed(key) ||
12
         ! {\tt CapIsSubSetOf(data, key)} \ \ \textbf{||} \ {\tt CapIsBaseAboveLimit(data)} \ \ \textbf{then}
13
          if dataWasSealed then
14
              result = CapWithTagClear(data);
15
16
              result = data;
17
18
          result = CapWithTagSet(data);
19
20
     if d == 31 then
21
22
          CSP[] = result;
23
         C[d] = result;
```

## 4.4.20 BX


Branch Exchange sets PCC to PCC+4 and switches to C64 or A64 depending on the value of PSTATE.C64.

```
BX #4

1 BranchType branch_type = BranchType_DIR;
```

## 4.4.21 CAS

Compare and Swap capabilities in memory determines the base register to be used, derives an address from the base register, atomically loads a Capability register from the calculated address in memory, and performs a comparison between this first Capability register with a second Capability register. If the result of the comparison is equal, the second Capability register is atomically stored to the calculated address in memory.



```
CAS <Cs>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
    <Cs>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
AccType ldacctype = AccType_ATOMICRW;
AccType stacctype = AccType_ATOMICRW;
integer t = UInt(Ct);
integer s = UInt(Cs);
integer n = UInt(Rn);
```

#### **Assembler Symbols**


- Is the capability name of the register to be compared and loaded, encoded in the "Cs" field.
- Is the capability name of the register to be conditionally stored, encoded in the "Ct" field.
- $\langle Xn|SP \rangle$ Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base;
    Capability comparecap;
    Capability newcap;
    Capability data;
    comparecap = C[s];
    newcap = C[t];
base = BaseReg[n];
10
    bits (64) addr = VAddress (base);
    VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
bits(64) cap_required = CAP_PERM_STORE;
14
    if CapIsTagSet(newcap) then
15
         cap_required = cap_required OR CAP_PERM_STORE_CAP;
16
         if CapIsLocal(newcap) then
    cap_required = cap_required OR CAP_PERM_STORE_LOCAL;

VACheckAddress (base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
17
18
20
    // Both the original VirtualAddress and 64 bit address are passed in
    // order to be able to squash permissions and tags correctly
    C[s] = MemAtomicCompareAndSwapC(base,addr,comparecap,newcap,ldacctype,stacctype);
```

### 4.4.22 CASA

Compare and Swap capabilities in memory with acquire determines the base register to be used, derives an address from the base register, atomically loads a Capability register from the calculated address in memory, and performs a comparison between this first Capability register with a second Capability register. If the result of the comparison is equal, the second Capability register is atomically stored to the calculated address in memory. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release.



```
CASA <Cs>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
CASA
     <Cs>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
AccType ldacctype = AccType_ORDEREDATOMICRW;
AccType stacctype = AccType_ATOMICRW;
integer t = UInt(Ct);
integer s = UInt(Cs);
integer n = UInt(Rn);
```


#### **Assembler Symbols**

- Is the capability name of the register to be compared and loaded, encoded in the "Cs" field.
- Is the capability name of the register to be conditionally stored, encoded in the "Ct" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base;
    Capability comparecap;
    Capability newcap;
    Capability data;
    comparecap = C[s];
    newcap = C[t];
    base = BaseReg[n];
10
11
    bits(64) addr = VAddress(base);
    VACheckAddress (base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
bits(64) cap_required = CAP_PERM_STORE;
12
13
    if CapIsTagSet(newcap) then
        cap_required = cap_required OR CAP_PERM_STORE_CAP;
16
        if CapIsLocal(newcap) then
             cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
17
18
    VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
19
20
    // Both the original VirtualAddress and 64 bit address are passed in
21
    // order to be able to squash permissions and tags correctly
    C[s] = MemAtomicCompareAndSwapC(base,addr,comparecap,newcap,ldacctype,stacctype);
```

#### 4.4.23 CASAL

Compare and Swap capabilities in memory with acquire and release determines the base register to be used, derives an address from the base register, atomically loads a Capability register from the calculated address in memory, and performs a comparison between this first Capability register with a second Capability register. If the result of the comparison is equal, the second Capability register is atomically stored to the calculated address in memory. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. This instruction stores to memory with release semantics.



```
CASAL <Cs>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
CASAL \langle Cs \rangle, \langle Ct \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
AccType ldacctype = AccType_ORDEREDATOMICRW;
AccType stacctype = AccType_ORDEREDATOMICRW;
integer t = UInt(Ct):
integer s = UInt(Cs);
integer n = UInt(Rn);
```


## **Assembler Symbols**

- Is the capability name of the register to be compared and loaded, encoded in the "Cs" field.
- Is the capability name of the register to be conditionally stored, encoded in the "Ct" field.
- Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"  $\langle Xn|SP \rangle$ field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
   VirtualAddress base;
    Capability comparecap;
    Capability newcap;
   Capability data;
   comparecap = C[s];
    newcap = C[t];
    base = BaseReg[n];
    bits(64) addr = VAddress(base);
    VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
13
   bits(64) cap_required = CAP_PERM_STORE;
    if CapIsTagSet(newcap) then
14
        cap_required = cap_required OR CAP_PERM_STORE_CAP;
15
16
        if CapIsLocal(newcap) then
17
            cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
18
   VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
19
    // Both the original VirtualAddress and 64 bit address are passed in
20
      order to be able to squash permissions and tags correctly
    C[s] = MemAtomicCompareAndSwapC(base,addr,comparecap,newcap,ldacctype,stacctype);
```

#### 4.4.24 CASL

Compare and Swap capabilities in memory with release determines the base register to be used, derives an address from the base register, atomically loads a Capability register from the calculated address in memory, and performs a comparison between this first Capability register with a second Capability register. If the result of the comparison is equal, the second Capability register is atomically stored to the calculated address in memory. This instruction stores to memory with release semantics.



```
CASL \langle Cs \rangle, \langle Ct \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
CASL \langle Cs \rangle, \langle Ct \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
AccType ldacctype = AccType_ATOMICRW;
AccType stacctype = AccType_ORDEREDATOMICRW;
integer t = UInt(Ct);
integer s = UInt(Cs);
integer n = UInt(Rn);
```


#### **Assembler Symbols**

- Is the capability name of the register to be compared and loaded, encoded in the "Cs" field.
- Is the capability name of the register to be conditionally stored, encoded in the "Ct" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base;
    Capability comparecap;
    Capability newcap;
    Capability data;
    comparecap = C[s];
    newcap = C[t];
base = BaseReg[n];
11
    bits(64) addr = VAddress(base);
    VACheckAddress (base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
bits(64) cap_required = CAP_PERM_STORE;
12
13
    if CapIsTagSet(newcap) then
        cap_required = cap_required OR CAP_PERM_STORE_CAP;
16
        if CapIsLocal(newcap) then
             cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
17
18
    VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
19
20
    // Both the original VirtualAddress and 64 bit address are passed in
21
    // order to be able to squash permissions and tags correctly
    C[s] = MemAtomicCompareAndSwapC(base,addr,comparecap,newcap,ldacctype,stacctype);
```

# 4.4.25 CFHI

Copy From High copies bits 127 to 64 of the source Capability register to the destination register.



```
CFHI <Xd>, <Cn CSP>

1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

## **Assembler Symbols**

- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];


bits(64) result;

result = operand<127:64>;

X[d] = result;
```

# 4.4.26 CHKEQ

Check for bit equality of two capabilities, setting flags checks if two capabilities are equal. The instruction updates the condition flags based on the result.



```
CHKEQ <Cn|CSP>, <Cm>

integer n = UInt(Cn);
integer m = UInt(Cm);
```

## **Assembler Symbols**

<Cn|CSP> Is the capability name of the first source register or stack pointer, encoded in the "Cn" field.

<Cm> Is the capability name of the second source register, encoded in the "Cm" field.

```
CheckCapabilitiesEnabled();

Capability operand1 = if n == 31 then CSP[] else C[n];

Capability operand2 = C[m];


if operand1 == operand2 then
    PSTATE.<N,Z,C,V> = '0100';

else

PSTATE.<N,Z,C,V> = '0000';
```

# 4.4.27 CHKSLD

Check if capability is sealed, setting flags checks if the source Capability register is sealed. The instruction updates the condition flags based on the result.



```
CHKSLD <Cn|CSP>

1 integer n = UInt(Cn);
```

# **Assembler Symbols**

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.


```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];

if CapIsSealed(operand) then
    PSTATE.<N,Z,C,V> = '0001';
else
    PSTATE.<N,Z,C,V> = '0000';
```

# 4.4.28 CHKSS

Check Subset, setting flags checks if a capability is a subset of a testing capability. The instruction updates the condition flags based on the result.



```
CHKSS <Cn|CSP>, <Cm|CSP>

integer n = UInt(Cn);
integer m = UInt(Cm);
```

## **Assembler Symbols**

<Cn|CSP> Is the capability name of the first source register or stack pointer, encoded in the "Cn" field.

<Cm|CSP> Is the capability name of the second source register or stack pointer, encoded in the "Cm" field.

```
CheckCapabilitiesEnabled();

Capability operand1 = if n == 31 then CSP[] else C[n];

Capability testingcap = if m == 31 then CSP[] else C[m];

if CapIsSubSetOf(operand1, testingcap) &&

CapGetTag(operand1) == CapGetTag(testingcap) then

PSTATE.<N,Z,C,V> = '1000';

else

PSTATE.<N,Z,C,V> = '0000';
```

# 4.4.29 CHKSSU

Check Subset, setting flags and conditionally unseal checks if a capability is a subset of a testing capability. If the capability is a valid sealed capability, and the testing capability is a valid unsealed capability, the operation unseals the capability and writes it to the destination Capability register. The instruction updates the condition flags based on the result.



```
CHKSSU <Cd>, <Cn | CSP>, <Cm | CSP>


integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Cm);
```

#### **Assembler Symbols**

- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the first source register or stack pointer, encoded in the "Cn" field.
- <Cm|CSP> Is the capability name of the second source register or stack pointer, encoded in the "Cm" field.

# 4.4.30 CHKTGD

Check if capability has its tag bit set, setting flags checks if the Capability Tag of the source Capability register is set. The instruction updates the condition flags based on the result.



```
CHKTGD <Cn|CSP>

1 integer n = UInt(Cn);
```

# **Assembler Symbols**

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.


```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];

if CapIsTagSet(operand) then
    PSTATE.<N,Z,C,V> = '0010';
else
    PSTATE.<N,Z,C,V> = '0000';
```

# 4.4.31 CLRPERM (immediate)

Clear capability permissions (immediate) clears the Capability Permissions of the source capability based on an immediate value and writes the result to the destination Capability register.



```
CLRPERM <Cd|CSP>, <Cn|CSP>, <perm>
integer n = UInt(Cn);
integer d = UInt(Cd);
bits(3) imm = perm;
```

#### **Assembler Symbols**

<Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.


Is the perm specifier, encoded in "perm":

perm	<perm></perm>
000	# O
001	X
010	W
011	WX
100	R
101	RX
110	RW
111	RWX

```
CheckCapabilitiesEnabled();
    Capability data = if n == 31 then CSP[] else C[n];
    Capability result;
    bits(64) clr_perms = Zeros(64);
    if imm<0> == '1' then
    clr_perms = clr_perms OR CAP_PERM_EXECUTE;
if imm<1> == '1' then
    clr_perms = clr_perms OR CAP_PERM_STORE;
if imm<2> == '1' then
10
11
        clr_perms = clr_perms OR CAP_PERM_LOAD;
12
13
14
    result = CapClearPerms(data, clr_perms);
15
16
    if CapIsSealed(data) then
17
        result = CapWithTagClear(result);
18
19
    if d == 31 then
20
        CSP[] = result;
21
        C[d] = result;
```

# 4.4.32 CLRPERM (register)

Clear capability Permissions (scalar) clears the Capability Permissions of the source capability using a mask and writes the result to the destination Capability register.



```
CLRPERM <Cd|CSP>, <Cn|CSP>, <Xm>


integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Rm);
```

#### **Assembler Symbols**

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
  - <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

# 4.4.33 CLRTAG

Clear capability Tag clears the Capability Tag of the source capability and writes the result to the destination Capability register



```
CLRTAG <Cd|CSP>, <Cn|CSP>

integer d = UInt(Cd);
integer n = UInt(Cn);
```

## **Assembler Symbols**

 $<\!$ Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.


<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

## 4.4.34 CMP

Compare capabilities if the Capability Tag of the first source Capability register is not the same as the Capability Tag of the second source Capability register subtracts the Capability Tag of the first source Capability register from the Capability Tag of the second source Capability register and discards the result otherwise subtracts the Value field of the first source Capability register from the Value field of the second source Capability register and discards the result. The instruction updates the condition flags based on the result.

This is an alias of **SUBS**. This means:

- The encodings in this description are named to match the encodings of SUBS.
- The description of SUBS gives the operational pseudocode for this instruction.



CMP <Cn>, <Cm>

# is equivalent to

SUBSXZR, <Cn>, <Cm>

and is always the preferred disassembly.

# **Assembler Symbols**

- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.


#### **Operation**

The description of SUBS gives the operational pseudocode for this instruction.

# 4.4.35 CPY

Copy Capability register copies a capability from the source Capability register to the destination Capability register.

This instruction is used by the alias MOV.



```
CPY <Cd|CSP>, <Cn|CSP>

integer d = UInt(Cd);
integer n = UInt(Cn);
```

## **Assembler Symbols**


<Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

```
1  CheckCapabilitiesEnabled();
2
3  Capability result = if n == 31 then CSP[] else C[n];
4  if d == 31 then
5     CSP[] = result;
6  else
7     C[d] = result;
```

# **4.4.36 CPYTYPE**

Set capability value to the Capability ObjectType of another capability writes the ObjectType from the second capability to the Capability Value of the first capability and writes the result to the destination Capability register. If the first capability is sealed, the destination Capability Tag is cleared.



```
CPYTYPE <Cd>, <Cn>, <Cm>

integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Cm);
```

## **Assembler Symbols**

- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.

```
CheckCapabilitiesEnabled();

Capability key = C[n];
Capability data = C[m];
Capability result;

if CapIsSealed(data) then
    result = CapSetValue(key, CapGetObjectType(data));
else
    result = CapSetValue(key, CAP_NO_SEALING);

if CapIsSealed(key) then
    C[d] = CapWithTagClear(result);
else
    C[d] = result;
```

# 4.4.37 CPYVALUE

Set capability value to Capability Value of another capability writes the Capability Value from the second capability to the Capability Value of the first capability and writes the result to the destination Capability register. If the first capability is sealed, the destination Capability Tag is cleared.



```
CPYVALUE <Cd>, <Cn>, <Cm>

integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Cm);
```

## **Assembler Symbols**

- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.

```
CheckCapabilitiesEnabled();

Capability operand1 = C[n];
Capability operand2 = C[m];
Capability result;

result = CapSetValue(operand1, CapGetValue(operand2));

if CapIsSealed(operand1) then
    C[d] = CapWithTagClear(result);

else
    C[d] = result;
```

#### 4.4.38 CSEAL

Conditionally Seal capability seals a capability using a sealing capability if the ObjectType extracted from the Value field of the sealing capability allows this operation. This is intended to be used with BUILD.



```
CSEAL <Cd|CSP>, <Cn|CSP>, <Cm|CSP>

integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Cm);
```


#### **Assembler Symbols**

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the first source register or stack pointer, encoded in the "Cn" field.
- <Cm|CSP> Is the capability name of the second source register or stack pointer, encoded in the "Cm" field.

```
CheckCapabilitiesEnabled();
    Capability operand1 = if n == 31 then CSP[] else C[n]; Capability sealingcap = if m == 31 then CSP[] else C[m];
                otype = CapGetValue(sealingcap);
    Capability result = operand1;
    if otype == CAP_NO_SEALING then
10
         PSTATE. <N, Z, C, V> = '0001';
    elsif CapIsTagSet (operand1) && CapIsTagSet (sealingcap) &&
11
         !CapIsSealed(operand1) && !CapIsSealed(sealingcap) &&
12
13
         CapCheckPermissions(sealingcap, CAP_PERM_SEAL) &&
14
         CapIsInBounds(sealingcap) &&
15
         UInt(otype) <= CAP_MAX_OBJECT_TYPE then</pre>
16
17
         result = CapSetObjectType(operand1,otype);
         PSTATE. <N, Z, C, V> = '0001';
18
19
20
21
22
         PSTATE. <N, Z, C, V> = '0000';
    if d == 31 then
23
        CSP[] = result;
24
    else
         C[d] = result;
```

# 4.4.39 CSEL

Conditional Select writes, in the destination capability register, the value of the first source capability register if the condition is TRUE, and otherwise writes the value of the second source capability register.



```
CSEL <Cd>, <Cn>, <Cm>, <cond>

integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Cm);
```

#### **Assembler Symbols**

- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.
- <cond> Is one of the standard conditions, encoded in"cond":

cond	<cond></cond>
0000	EQ
0001	NE
0010	CS
0011	CC
0100	MI
0101	PL
0110	VS
0111	VC
1000	HI
1001	LS
1010	GE
1011	LT
1100	GT
1101	LE
1110	AL
1111	NV

```
CheckCapabilitiesEnabled();

Capability result;


if ConditionHolds(cond) then
    result = C[n];

else
    result = C[m];

C[d] = result;
```

# 4.4.40 CTHI

Copy To High copies the source register to bits 127 to 64 of the destination Capability register and clears the Capability Tag of the destination Capability register.



#### **Assembler Symbols**


<Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.

<Cn> Is the capability name of the first source register, encoded in the "Cn" field.

<Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

# 4.4.41 CVT (to capability)

Convert pointer to capability offset from a capability derives the Capability Value from the source 64-bit register and Capability register, and writes the result to the destination Capability register.



```
CVT <Cd>, <Cn CSP>, <Xm>


integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Rm);
```

#### **Assembler Symbols**

- Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
  - <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

# 4.4.42 CVT (to pointer)

Convert capability to pointer, setting flags derives an address from the source Capability registers and writes the result to the destination register. The instruction updates the condition flags based on the result.




#### **Assembler Symbols**

- (Xd) Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the first source register or stack pointer, encoded in the "Cn" field.
  - <Cm> Is the capability name of the second source register, encoded in the "Cm" field.

```
CheckCapabilitiesEnabled();
    Capability operand1 = if n == 31 then CSP[] else C[n];
    Capability operand2 = C[m]; bits(64) result;
    if CapIsTagSet(operand1) then
   if CCTLR[].DDCBO == '1' then
              result = CapGetValue(operand1) - CapGetBase(operand2);
10
11
              result = CapGetValue(operand1);
12
13
         if result == 0 then
              PSTATE. < N, Z, C, V> = '0110';
14
15
         else
16
              PSTATE. <N, Z, C, V> = '0010';
17
18
         result = Zeros(64);
         PSTATE. <N, Z, C, V> = '0000';
19
20
    X[d] = result;
```

# 4.4.43 CVTD (to capability)

Convert pointer to capability offset from DDC derives a Capability Value from a 64-bit register and DDC, and writes the result to the destination Capability register.



```
CVTD <Cd>, <Xn>

integer d = UInt(Cd);
integer n = UInt(Rn);
```


## **Assembler Symbols**

- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Xn> Is the 64-bit name of the source general-purpose register, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
    Capability operand1 = DDC[];
    bits(64) operand2 = X[n];
Capability result;
    if CCTLR[].DDCBO == '1' then
         result = CapSetOffset(operand1,operand2);
    else
10
         result = CapSetValue(operand1, operand2);
11
12
    \textbf{if} \ \texttt{CapIsSealed(operand1)} \ \textbf{then}
13
         C[d] = CapWithTagClear(result);
14
15
        C[d] = result;
```

# 4.4.44 CVTD (to pointer)

Convert capability to pointer offset from DDC, setting flags derives an address from the source Capability register and DDC, and writes the result to the destination register. The instruction updates the condition flags based on the result.



```
CVTD <Xd>, <Cn | CSP >

1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

### **Assembler Symbols**


<Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();
     Capability operand1 = if n == 31 then CSP[] else C[n];
Capability operand2 = DDC[];
bits(64) result;
     if CapIsTagSet(operand1) then
   if CCTLR[].DDCBO == '1' then
               result = CapGetValue(operand1) - CapGetBase(operand2);
10
               result = CapGetValue(operand1);
11
12
13
          if result == 0 then
14
               PSTATE. <N, Z, C, V> = '0110';
15
               PSTATE. <N, Z, C, V> = '0010';
16
17
          result = Zeros(64);
PSTATE.<N,Z,C,V> = '0000';
18
19
20
21
     X[d] = result;
```

# 4.4.45 CVTDZ

Convert pointer to capability offset from DDC, with null capability from zero semantics derives a Capability Value from a 64-bit register and DDC, and writes the result to the destination Capability register. This instruction sets the destination Capability register to zero based on the result.



```
CVTDZ <Cd>, <Xn>

integer d = UInt(Cd);
integer n = UInt(Rn);
```

## **Assembler Symbols**


<Cd> Is the capability name of the destination register, encoded in the "Cd" field.

<Xn> Is the 64-bit name of the source general-purpose register, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
    Capability operand1 = DDC[];
    bits(64) operand2 = X[n];
Capability result;
    if operand2 == 0 then
    result = CapNull();
10
         if CCTLR[].DDCBO == '1' then
11
             result = CapSetOffset(operand1,operand2);
12
13
             result = CapSetValue(operand1,operand2);
14
15
    if CapIsSealed(operand1) then
        C[d] = CapWithTagClear(result);
16
17
        C[d] = result;
```

# 4.4.46 CVTP (to capability)

Convert pointer to capability offset from PCC derives a Capability Value from a 64-bit register and PCC, and writes the result to the destination Capability register.



```
CVTP <Cd>, <Xn>

integer d = UInt(Cd);
integer n = UInt(Rn);
```


## **Assembler Symbols**

- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Xn> Is the 64-bit name of the source general-purpose register, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
    Capability operand1 = PCC[];
    bits(64) operand2 = X[n];
Capability result;
    if CCTLR[].PCCBO == '1' then
         result = CapSetOffset(operand1,operand2);
    else
10
         result = CapSetValue(operand1, operand2);
11
12
    \textbf{if} \ \texttt{CapIsSealed(operand1)} \ \textbf{then}
13
         C[d] = CapWithTagClear(result);
14
15
        C[d] = result;
```

# 4.4.47 CVTP (to pointer)

Convert capability to pointer offset from PCC, setting flags derives an address from the source Capability register and PCC, and writes the result to the destination register. The instruction updates the condition flags based on the result.



```
CVTP <Xd>, <Cn | CSP >

1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

### **Assembler Symbols**


<Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();
     Capability operand1 = if n == 31 then CSP[] else C[n];
Capability operand2 = PCC[];
bits(64) result;
     if CapIsTagSet(operand1) then
   if CCTLR[].PCCBO == '1' then
               result = CapGetValue(operand1) - CapGetBase(operand2);
10
               result = CapGetValue(operand1);
11
12
13
          if result == 0 then
14
               PSTATE. <N, Z, C, V> = '0110';
15
               PSTATE. <N, Z, C, V> = '0010';
16
17
          result = Zeros(64);
PSTATE.<N,Z,C,V> = '0000';
18
19
20
21
     X[d] = result;
```

# 4.4.48 CVTPZ

Convert pointer to capability offset from PCC, with null capability from zero semantics derives a Capability Value from a 64-bit register and PCC, and writes the result to the destination Capability register. This instruction sets the destination Capability register to zero based on the result.



```
CVTPZ <Cd>, <Xn>

integer d = UInt(Cd);
integer n = UInt(Rn);
```

## **Assembler Symbols**


<Cd> Is the capability name of the destination register, encoded in the "Cd" field.

<Xn> Is the 64-bit name of the source general-purpose register, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
    Capability operand1 = PCC[];
    bits(64) operand2 = X[n];
Capability result;
    if operand2 == 0 then
  result = CapNull();
10
         if CCTLR[].PCCBO == '1' then
11
             result = CapSetOffset(operand1,operand2);
12
13
             result = CapSetValue(operand1,operand2);
14
15
    if CapIsSealed(operand1) then
        C[d] = CapWithTagClear(result);
16
17
        C[d] = result;
```

# 4.4.49 CVTZ

Convert pointer to capability offset from a capability, with null capability from zero semantics derives the Capability Value from the source 64-bit register and Capability register, and writes the result to the destination Capability register. This instruction sets the destination Capability register to zero based on the result.



```
CVTZ <Cd>, <Cn | CSP > , <Xm >

1  integer d = UInt (Cd);
2  integer n = UInt (Cn);
3  integer m = UInt (Rm);
```

# **Assembler Symbols**

- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
  - <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

```
CheckCapabilitiesEnabled();
    Capability operand1 = if n == 31 then CSP[] else C[n];
    bits(64) operand2 = X[m];
Capability result;
    if operand2 == 0 then
  result = CapNull();
         if CCTLR[].DDCBO == '1' then
10
11
              result = CapSetOffset(operand1,operand2);
12
13
              result = CapSetValue(operand1,operand2);
14
15
    \textbf{if} \ \texttt{CapIsSealed(operand1)} \ \textbf{then}
16
         C[d] = CapWithTagClear(result);
17
    else
         C[d] = result;
18
```

# 4.4.50 EORFLGS (immediate)

Bitwise Exclusive OR (immediate) on flags field performs a bitwise XOR of the flags field of a capability and an immediate value and writes the result to the flags field of the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
EORFLGS <Cd|CSP>, <Cn|CSP>, #<imm>

integer n = UInt(Cn);
integer d = UInt(Cd);
bits(8) mask = imm8;
```


# **Assembler Symbols**

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
  - <imm> Is the unsigned immediate operand, in the range 0 to 255, encoded in the "imm8" field.

```
CheckCapabilitiesEnabled();
   Capability operand = if n == 31 then CSP[] else C[n];
   bits(64) oldvalue = CapGetValue(operand);
   bits(8) newflags = oldvalue<63:56> EOR mask;
   bits(64) newvalue = newflags : oldvalue<55:0>;
   Capability result = CapSetFlags(operand, newvalue);
10
11
   if CapIsSealed(operand) then
12
        result = CapWithTagClear(result);
13
14
    if d == 31 then
15
        CSP[] = result;
   else
16
17
       C[d] = result;
```

# 4.4.51 EORFLGS (register)

Bitwise Exclusive OR (register) on flags field performs a bitwise XOR of the flags field of a capability and bits 63 to 56 of a register value and writes the result to the flags field of the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
EORFLGS <Cd|CSP>, <Cn|CSP>, <Xm>

integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Rm);
```

#### **Assembler Symbols**

<Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

<Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

```
CheckCapabilitiesEnabled();
     Capability operand = if n == 31 then CSP[] else C[n]; bits(64) mask = X[m];
     bits(64) oldvalue = CapGetValue(operand);
bits(8)    newflags = oldvalue<63:56> EOR mask<63:56>;
bits(64)    newvalue = newflags : oldvalue<55:0>;
10
     Capability result = CapSetFlags(operand, newvalue);
11
     if CapIsSealed(operand) then
13
           result = CapWithTagClear(result);
14
15
     if d == 31 then
16
          CSP[] = result;
17
     else
          C[d] = result;
```

# 4.4.52 GCBASE

Get the Base field of a capability calculates the base field of a capability and writes it to the destination register.



```
GCBASE <Xd>, <Cn CSP>

1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### **Assembler Symbols**

- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];


bits(CAP_BOUND_NUM_BITS) result;

(result, - , - ) = CapGetBounds(operand);

X[d] = result<63:0>;
```

# 4.4.53 GCFLGS

Get the Flags field of a capability gets the Flags field of a capability and writes the result to the destination register.



```
GCFLGS <Xd>, <Cn CSP>

integer d = UInt(Rd);
integer n = UInt(Cn);
```

## **Assembler Symbols**

- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];
bits(64) value = CapGetValue(operand);
bits(64) result = value<63:56>:Zeros(56);

X[d] = result;
```

# 4.4.54 GCLEN

Get the Length of a capability calculates the length of a capability from the limit and the base of that capability and writes the result to the destination register.



```
GCLEN <Xd>, <Cn | CSP >

1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

## **Assembler Symbols**

<Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];

bits(64) result;


bits(65) length = CapGetLength(operand);
if length<64> == '1' then
    result = Ones(64);

else
    result = length<63:0>;

X[d] = result;
```

# 4.4.55 GCLIM

Get the Limit of a capability calculates the limit of a capability and writes the result to the destination register.



```
GCLIM <Xd>, <Cn CSP>

1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### **Assembler Symbols**

- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];
bits(64) result;
bits(CAP_BOUND_NUM_BITS) limit;

(-, limit, -) = CapGetBounds(operand);
if limit<64> == '1' then
    result = Ones(64);
else
    result = limit<63:0>;

X[d] = result;
```

# 4.4.56 GCOFF

Get the offset of a capability calculates the Offset of a capability from the Value field and the base of that capability and writes the result to the destination register.



```
GCOFF <Xd>, <Cn | CSP>

1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

## **Assembler Symbols**

<Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];

bits(64) result;

result = CapGetOffset(operand);

X[d] = result;
```

# 4.4.57 GCPERM

Get the Permissions field of a capability gets the Permissions field of a capability and writes the result to the destination register.



```
GCPERM <Xd>, <Cn | CSP >

1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

## **Assembler Symbols**

<Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];


bits(64) result;

result = ZeroExtend(CapGetPermissions(operand),64);

X[d] = result;
```

# 4.4.58 GCSEAL

Get the sealed status of a capability writes zero to the the destination register if the ObjectType field of the source Capability register is zero and writes one otherwise.



```
GCSEAL <Xd>, <Cn | CSP >

1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### **Assembler Symbols**

<Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];

bits(64) result;

if CapIsSealed(operand) then
    result = 1<63:0>;

else
    result = 0<63:0>;

X[d] = result;
```

# 4.4.59 GCTAG

Get the Tag field of a capability gets the Tag field of the source Capability register and writes the result to the destination register.



```
GCTAG <Xd>, <Cn|CSP>

1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### **Assembler Symbols**

<Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];

bits(64) result;

if CapIsTagSet(operand) then
    result = 1<63:0>;

else
    result = 0<63:0>;

X[d] = result;
```

# 4.4.60 GCTYPE

Get the ObjectType field of a capability gets the ObjectType field of a capability and writes the result to the destination register.



```
GCTYPE <Xd>, <Cn | CSP>

integer d = UInt(Rd);
integer n = UInt(Cn);
```

#### **Assembler Symbols**

<Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];

bits(64) result;

result = CapGetObjectType(operand);

X[d] = result;
```

# **4.4.61 GCVALUE**

Get the Value field of a capability gets the range of the Value field of a capability and writes the result to the destination register.



```
GCVALUE <Xd>, <Cn | CSP>

1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### **Assembler Symbols**

<Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];

bits(64) result;

result = CapGetValue(operand);

X[d] = result;
```

#### 4.4.62 LDAPR

Load-Acquire RCpc capability determines the base register to be used, derives an address from the base register, loads a capability from memory, and writes it to the destination Capability register. The instruction has memory ordering semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release, except that:

\* There is no ordering requirement, separate from the requirements of a Load-AcquirePC or a Store-Release, created by having a Store-Release followed by a Load-AcquirePC instruction. \* The reading of a value written by a Store-Release by a Load-AcquirePC instruction by the same observer does not make the write of the Store-Release globally observed.

This difference in memory ordering is not described in the pseudocode. For information about memory accesses, see Load/Store addressing modes.

```
1 0 1 0 0 0 1 0 0 0 1 1 1 1 1 1 1 0 0 0 0 Rn Ct
```

```
LDAPR <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDAPR <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 AccType acctype = AccType_ORDERED;
```

#### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();

VirtualAddress base;

base = BaseReg[n];

bits(64) addr = VAddress(base);

VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);


Capability data = MemC[addr, acctype];

data = CapSquashPostLoadCap(data, base);

C[t] = data;
```

# 4.4.63 LDAR (capability, alternate base)

Load-Acquire capability via alternate base determines the base register to be used, derives an address from the base register, loads a capability from memory, and writes it to the destination Capability register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
LDAR <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '0')

LDAR <Ct>, [<Xn|SP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 Acctype acctype = Acctype_ORDERED;
```

#### Assembler Symbols

<Ct> Is the capability name of the transfer register, encoded in the "Ct" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
1   CheckCapabilitiesEnabled();
2
3   VirtualAddress base;
4
5   base = AltBaseReg[n];
6   bits(64) addr = VAddress(base);
7   VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
8   Capability data = MemC[addr, acctype];
9   data = CapSquashPostLoadCap(data, base);
10
11   C[t] = data;
```

# 4.4.64 LDAR (capability, normal base)

Load-Acquire capability determines the base register to be used, derives an address from the base register, loads a capability from memory, and writes it to the destination Capability register. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. For information about memory accesses, see Load/Store addressing modes.

```
LDAR <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDAR <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 AccType acctype = AccType_ORDERED;
```


#### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
1  CheckCapabilitiesEnabled();
2
3  VirtualAddress base;
4
5  base = BaseReg[n];
6  bits(64) addr = VAddress(base);
7  VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
8  Capability data = MemC[addr, acctype];
9  data = CapSquashPostLoadCap(data, base);
10
11  C[t] = data;
```

# 4.4.65 LDAR (integer)

Load-Acquire Register via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a register from memory, zero-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
LDAR <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '0')

LDAR <Wt>, [<Xn|SP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 datasize=32;
4 regsize=32;
5 AccType acctype = AccType_ORDERED;
```

#### **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();

VirtualAddress address;

base = AltBaseReg[n];

bits(64) addr = VAddress(base);


VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, acctype);

bits(datasize) data = Mem[addr, datasize DIV 8, acctype];

X[t] = ZeroExtend(data, regsize);
```

#### 4.4.66 LDARB

Load-Acquire Register Byte via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a byte from memory, zero-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
LDARB <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '0')

LDARB <Wt>, [<Xn|SP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 datasize=8;
4 regsize=32;
5 AccType acctype = AccType_ORDERED;
```

#### **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();

VirtualAddress address;

base = AltBaseReg[n];

bits(64) addr = VAddress(base);


VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, acctype);

bits(datasize) data = Mem[addr, datasize DIV 8, acctype];

X[t] = ZeroExtend(data, regsize);
```

#### 4.4.67 LDAXP

Load-Acquire Exclusive Pair of capabilities determines the base register to be used, derives an address from the base register, loads two capabilities from memory, and writes the result to two Capability registers. A 256-bit pair requires the address to be 256-bit aligned. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
LDAXP <Ct>, <Ct2>, [<Xn|SP>] // (PSTATE.C64 == '0')
LDAXP \langle Ct \rangle, \langle Ct2 \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
integer t = UInt(Ct);
integer t2 = UInt(Ct2);
integer n = UInt(Rn);
AccType acctype = AccType_ORDEREDATOMIC;
```


#### **Assembler Symbols**

- Is the capability name of the transfer register, encoded in the "Ct" field.
- Is the capability name of the second transfer register, encoded in the "Ct2" field.
- Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"  $\langle Xn|SP \rangle$
- Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base:
   boolean rt unknown = FALSE;
    if t == t2 then
        Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
        case c of
10
            when Constraint_UNKNOWN
                                        rt unknown = TRUE;
                                                               // result is UNKNOWN
11
            when Constraint_UNDEF
                                        UNDEFINED;
12
            when Constraint_NOP
                                        EndOfInstruction();
13
14
   base = BaseReg[n];
15
   bits(64) addr = VAddress(base);
    VACheckAddress(base, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, acctype);
16
17
18
    AArch64.SetExclusiveMonitors(addr, CAPABILITY_DBYTES*2);
19
20
    if addr != Align(addr, CAPABILITY_DBYTES*2) then
21
        boolean iswrite = FALSE;
22
        boolean secondstage = FALSE;
23
        AArch64.Abort(addr, AArch64.AlignmentFault(acctype, iswrite, secondstage));
24
25
    Capability data1 = MemC[addr, acctype];
26
27
    Capability data2 = MemC[addr + CAPABILITY_DBYTES, acctype];
28
    if rt unknown then
29
        C[t] = Capability UNKNOWN;
30
        C[t2] = Capability UNKNOWN;
31
32
        C[t] = CapSquashPostLoadCap(data1, base);
        C[t2] = CapSquashPostLoadCap(data2, base);
```

#### 4.4.68 LDAXR

Load-Acquire Exclusive capability determines the base register to be used, derives an address from the base register, loads two capabilities from memory, and writes the result to two Capability registers. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. See Synchronization and semaphores. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
LDAXR <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDAXR <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 AccType acctype = AccType_ORDEREDATOMIC;
```

#### **Assembler Symbols**

<Ct> Is the capability name of the transfer register, encoded in the "Ct" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();

VirtualAddress base;

base = BaseReg[n];
bits(64) addr = VAddress(base);

VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);


AArch64.SetExclusiveMonitors(addr, CAPABILITY_DBYTES);

Capability data = MemC[addr, acctype];
data = CapSquashPostLoadCap(data, base);

C[t] = data;
```

#### 4.4.69 LDCT

Load capability tags loads 4 Capability Tags from memory and writes them to the destination register.



```
LDCT <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDCT <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')

integer t = UInt(Rt);
integer n = UInt(Rn);
```

#### **Assembler Symbols**

- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base = BaseReg[n];
    integer count = 4;
    bits(64) addr = VAddress(base);
    VACheckAddress(base, addr, CAPABILITY_DBYTES*count, CAP_PERM_LOAD, AccType_NORMAL);
    bits(64) data = Zeros(64);
    if addr != Align(addr, CAPABILITY_DBYTES*count) then
   boolean iswrite = FALSE;
10
11
12
         boolean secondstage = FALSE;
13
         AArch64.Abort(addr, AArch64.AlignmentFault(AccType_NORMAL, iswrite, secondstage));
14
15
    for i = 0 to count-1
        bits(1) tag = AArch64.CapabilityTag(addr, AccType_NORMAL);
data<i> = tag;
16
17
         addr = addr + CAPABILITY_DBYTES;
18
19
20
21
    if !VACheckPerm(base, CAP_PERM_LOAD_CAP) then
         data = Zeros(64);
22
    X[t] = data;
```

#### 4.4.70 LDNP

Load Pair of capabilities, with non-temporal hint determines the base register to be used, derives an address from the base register and an immediate offset, loads two capabilities from memory, and writes them to two Capability registers. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about Non-temporal pair instructions, see Load/Store Non-temporal pair. For information about memory accesses, see Load/Store addressing modes.



```
LDNP \langle Ct \rangle, \langle Ct2 \rangle, [\langle Xn|SP \rangle, \#\langle imm \rangle] // (PSTATE.C64 == '0')
            <ct>, <ct2>, [<Cn|CSP>, #<imm>] // (PSTATE.C64 == '1')
   integer t = UInt(Ct);
   integer t2 = UInt(Ct2);
   integer n = UInt(Rn);
3
   AccType acctype = AccType_STREAM;
   bits(64) offset = SignExtend(imm7:'0000', 64);
```

#### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- Is the capability name of the base register or stack pointer, encoded in the "Rn" field. <Cn|CSP>
  - <imm> Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base:
    boolean rt_unknown = FALSE;
    if t == t2 then
         Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
 8
         assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
         case c of
9
              when Constraint_UNKNOWN
                                                                         // result is UNKNOWN
10
                                              rt. unknown = TRUE:
              when Constraint_UNDEF
                                              UNDEFINED;
11
12
              when Constraint_NOP
                                              EndOfInstruction();
    base = BaseReg[n];
14
15
    bits(64) addr = VAddress(base) + offset;
    VACheckAddress(base, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, acctype);
Capability data1 = MemC[addr, acctype];
Capability data2 = MemC[addr + CAPABILITY_DBYTES, acctype];
16
17
18
19
20
    if rt_unknown then
21
22
         C[t] = Capability UNKNOWN;
         C[t2] = Capability UNKNOWN;
23
    else
24
         C[t] = CapSquashPostLoadCap(data1, base);
         C[t2] = CapSquashPostLoadCap(data2, base);
```

# 4.4.71 LDP (post-indexed)

Load Pair of capabilities (immediate post-index) calculates an address from the source Capability register and an immediate offset, loads two capabilities from memory, and writes them to two Capability registers. For information about memory accesses, see Load/Store addressing modes.



#### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base;
    boolean rt_unknown = FALSE;
    if t == t2 then
         Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
 8
         assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
         case c of
10
             \textbf{when} \ \texttt{Constraint\_UNKNOWN}
                                                                    // result is UNKNOWN
                                            rt unknown = TRUE;
             when Constraint UNDEF
                                           UNDEFINED;
11
12
             when Constraint_NOP
                                           EndOfInstruction();
13
14
    boolean wback = TRUE;
15
    boolean wb_unknown = FALSE;
    if (t == n | | t2 == n) && n != 31 then
    Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
16
17
18
         assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
20
             when Constraint_WBSUPPRESS wback = FALSE;
                                                                     // writeback is suppressed
21
             when Constraint_UNKNOWN
                                           wb_unknown = TRUE;
                                                                    // writeback is UNKNOWN
22
             when Constraint_UNDEF
                                           UNDEFINED;
23
             when Constraint NOP
                                           EndOfInstruction():
24
25
    base = BaseReg[n];
    bits(64) addr = VAddress(base);
27
28
    VACheckAddress(base, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, acctype);
    Capability data1 = MemC[addr, acctype];
Capability data2 = MemC[addr + CAPABILITY_DBYTES, acctype];
29
30
31
    if rt_unknown then
32
         C[t] = Capability UNKNOWN;
33
34
         C[t2] = Capability UNKNOWN;
35
         C[t] = CapSquashPostLoadCap(data1, base);
36
         C[t2] = CapSquashPostLoadCap(data2, base);
```

# Chapter 4. Instruction definitions

# 4.4. New instructions

```
38  if wback then
39    if wb_unknown then
40    base = VirtualAddress UNKNOWN;
41    else
42    base = VAAdd(base, offset);
43    BaseReg[n] = base;
```

# 4.4.72 LDP (pre-indexed)

Load Pair of capabilities (immediate pre-index) calculates an address from the source Capability register and an immediate offset, loads two capabilities from memory, and writes them to two Capability registers. For information about memory accesses, see Load/Store addressing modes.



#### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base;
    boolean rt_unknown = FALSE;
    if t == t2 then
         Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
 8
         assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
         case c of
10
             \textbf{when} \ \texttt{Constraint\_UNKNOWN}
                                                                    // result is UNKNOWN
                                           rt unknown = TRUE;
             when Constraint UNDEF
                                           UNDEFINED;
11
12
             when Constraint_NOP
                                           EndOfInstruction();
13
14
    boolean wback = TRUE;
15
    boolean wb_unknown = FALSE;
    if (t == n | | t2 == n) && n != 31 then
    Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
16
17
18
         assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19
20
             when Constraint_WBSUPPRESS wback = FALSE;
                                                                    // writeback is suppressed
21
             when Constraint_UNKNOWN
                                           wb_unknown = TRUE;
                                                                    // writeback is UNKNOWN
22
             when Constraint_UNDEF
                                           UNDEFINED:
23
             when Constraint NOP
                                           EndOfInstruction():
24
25
    base = BaseReg[n];
    bits(64) addr = VAddress(base) + offset;
27
28
    VACheckAddress(base, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, acctype);
    Capability data1 = MemC[addr, acctype];
Capability data2 = MemC[addr + CAPABILITY_DBYTES, acctype];
29
30
31
    if rt_unknown then
32
         C[t] = Capability UNKNOWN;
33
34
         C[t2] = Capability UNKNOWN;
35
         C[t] = CapSquashPostLoadCap(data1, base);
36
         C[t2] = CapSquashPostLoadCap(data2, base);
```

# Chapter 4. Instruction definitions

# 4.4. New instructions

```
38  if wback then
39    if wb_unknown then
40    base = VirtualAddress UNKNOWN;
41    else
42    base = VAAdd(base, offset);
43    BaseReg[n] = base;
```

# 4.4.73 LDP (signed offset)

Load Pair of capabilities (signed offset) calculates an address from the source Capability register and an immediate offset, loads two capabilities from memory, and writes them to two Capability registers. For information about memory accesses, see Load/Store addressing modes.




#### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0, encoded in the "imm7" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base;
4
   boolean rt_unknown = FALSE;
   if t == t2 then
        Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
8
        case c of
                                        rt_unknown = TRUE;
10
            when Constraint_UNKNOWN
11
            when Constraint_UNDEF
                                        UNDEFINED;
12
            when Constraint_NOP
                                        EndOfInstruction();
13
14
   base = BaseReg[n];
15
   bits(64) addr = VAddress(base) + offset;
    VACheckAddress(base, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, acctype);
17
    Capability data1 = MemC[addr, acctype];
    Capability data2 = MemC[addr + CAPABILITY_DBYTES, acctype];
18
19
20
    if rt unknown then
21
        C[t] = Capability UNKNOWN;
22
        C[t2] = Capability UNKNOWN;
23
24
25
        C[t] = CapSquashPostLoadCap(data1, base);
        C[t2] = CapSquashPostLoadCap(data2, base);
```

#### 4.4.74 LDPBLR

Load Pair of capabilities and Branch with Link calculates an address from the source Capability register, loads from memory two capabilities, a target capability and a data capability. The instruction writes the data capability to the destination Capability register and branches to the target capability, setting C30 to PCC+4.



```
LDPBLR <Ct>, [<Cn|CSP>]

integer t = UInt(Ct);
integer n = UInt(Cn);
BranchType branch_type = BranchType_INDCALL;
```

#### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();
    Capability base;
    Capability data;
   Capability target;
if n == 31 then
        CheckSPAlignment();
        base = CSP[];
10
        base = C[n];
11
12
   boolean wb unknown = FALSE;
13
    integer linkoffset = 4;
14
    Capability link;
15
16
    if IsInC64() then
17
        linkoffset = linkoffset + 1;
18
19
    link = CapAdd(PCC[], linkoffset);
20
21
    if CCTLR[].SBL == '1' then
22
23
24
        link = CapSetObjectType(link, CAP_SEAL_TYPE_RB);
   if t == 30 then
25
        Constraint c = ConstrainUnpredictable(Unpredictable LINKTRANSFEROVERLAPLD);
26
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
27
28
29
            when Constraint_UNKNOWN
                                         wb_unknown = TRUE;
                                                                // writeback is UNKNOWN
            when Constraint_UNDEF
                                         UNDEFINED;
30
                                         EndOfInstruction();
            when Constraint_NOP
31
32
    if t == 29 then
33
        if CapIsTagSet(base) && CapIsSealed(base) &&
34
           CapGetObjectType(base) == CAP_SEAL_TYPE_LPB then
35
            base = CapUnseal(base);
36
37
        VirtualAddress vabase = VAFromCapability(base);
38
        bits(64) addr = VAddress(vabase);
39
        VACheckAddress(vabase, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, AccType_NORMAL);
40
41
               = MemC[addr, AccType_NORMAL];
42
        target = MemC[addr + CAPABILITY_DBYTES, AccType_NORMAL];
43
        data = CapSquashPostLoadCap(data, vabase);
44
        target = CapSquashPostLoadCap(target, vabase);
45
46
        C[30] = link;
47
        C[29] = data;
48
49
        VirtualAddress vabase = VAFromCapability(base);
50
        bits(64) addr = VAddress(vabase);
        VACheckAddress(vabase, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, AccType_NORMAL);
```


#### Chapter 4. Instruction definitions

#### 4.4. New instructions

```
data = MemC[addr, AccType_NORMAL];
target = MemC[addr + CAPABILITY_DBYTES, AccType_NORMAL];
data = CapSquashPostLoadCap(data, vabase);
55
56
57
            target = CapSquashPostLoadCap(target, vabase);
58
            if wb_unknown then
   C[30] = Capability UNKNOWN;
   C[t] = Capability UNKNOWN;
                  C[30] = link;
C[t] = data;
62
63
64
     if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
   target = CapWithTagClear(target);
65
66
67
68
      if CapIsTagSet(target) && CapIsSealed(target) &&
69
70
71
           CapGetObjectType(target) == CAP_SEAL_TYPE_RB then
target = CapUnseal(target);
      BranchXToCapability(target, branch_type);
```

#### 4.4.75 LDPBR

Load Pair of capabilities and Branch calculates an address from the source Capability register, loads from memory two capabilities, a target capability and a data capability. The instruction writes the data capability to the destination Capability register and branches to the target capability.



#### Assembler Symbols

<Ct> Is the capability name of the transfer register, encoded in the "Ct" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();
    Capability base;
    Capability data;
    Capability target;
if n == 31 then
        CheckSPAlignment();
        base = CSP[];
    else
10
        base = C[n];
12
    if t == 29 then
13
        if CapIsTagSet(base) && CapIsSealed(base) &&
14
            CapGetObjectType(base) == CAP_SEAL_TYPE_LPB then
15
             base = CapUnseal(base);
16
17
        VirtualAddress vabase = VAFromCapability(base);
18
        bits(64) addr = VAddress(vabase);
19
        VACheckAddress(vabase, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, AccType_NORMAL);
20
21
               = MemC[addr, AccType_NORMAL];
22
23
        target = MemC[addr + CAPABILITY_DBYTES, AccType_NORMAL];
        data = CapSquashPostLoadCap(data, vabase);
24
25
        target = CapSquashPostLoadCap(target, vabase);
26
27
        C[29] = data;
    else
28
        VirtualAddress vabase = VAFromCapability(base);
29
        bits(64) addr = VAddress(vabase);
30
        VACheckAddress(vabase, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, AccType_NORMAL);
31
        data = MemC[addr, AccType_NORMAL];
target = MemC[addr + CAPABILITY_DBYTES, AccType_NORMAL];
32
33
34
        data = CapSquashPostLoadCap(data, vabase);
35
        target = CapSquashPostLoadCap(target, vabase);
36
37
38
39
    if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
40
        target = CapWithTagClear(target);
41
42
    if CapIsTagSet(target) && CapIsSealed(target) &&
43
       CapGetObjectType(target) == CAP_SEAL_TYPE_RB then
        target = CapUnseal(target);
44
45
    BranchXToCapability(target, branch_type);
```

# 4.4.76 LDR (literal)

Load capability (literal) calculates an address from the PCC value and an immediate offset, loads a capability from memory, and writes it to a Capability register. For information about memory accesses, see Load/Store addressing modes.



```
LDR <Ct>, <label>

integer t = UInt(Ct);
bits(64) offset = SignExtend(imm17:'0000', 64);
```

#### **Assembler Symbols**

<Ct> Is the capability name of the transfer register, encoded in the "Ct" field.

Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, encoded in the "imm17" field.

```
CheckCapabilitiesEnabled();

VirtualAddress base = VAFromCapability(PCC);

bits(64) address = Align(VAddress(base) + offset, CAPABILITY_DBYTES);

Capability data;

VACheckAddress(base, address, CAPABILITY_DBYTES, CAP_PERM_LOAD, AccType_NORMAL);


data = MemC[address, AccType_NORMAL];

data = CapSquashPostLoadCap(data, base);

C[t] = data;
```

# 4.4.77 LDR (post-indexed)

Load capability (immediate post-indexed) loads a capability from memory and writes it to a Capability register. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.



```
LDR \langle Ct \rangle, [\langle Xn|SP \rangle], \#\langle imm \rangle // (PSTATE.C64 == '0')
LDR \langle Ct \rangle, [\langle Cn|CSP \rangle], \#\langle imm \rangle // (PSTATE.C64 == '1')
integer t = UInt(Ct);
integer n = UInt(Rn);
bits(64) offset = SignExtend(imm9:'0000', 64);
```


#### **Assembler Symbols**

- Is the capability name of the transfer register, encoded in the "Ct" field.
- Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the signed immediate byte offset, a multiple of 16 in the range -4096 to 4080, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();
3
   VirtualAddress base:
   Capability data;
   acctype = AccType_NORMAL;
   boolean wback = TRUE;
   boolean wb_unknown = FALSE;
    if n == t && n != 31 then
10
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11
        case c of
13
            when Constraint_WBSUPPRESS wback = FALSE;
                                                              // writeback is suppressed
14
            when Constraint_UNKNOWN
                                        wb_unknown = TRUE;
                                                              // writeback is UNKNOWN
15
            when Constraint_UNDEF
                                        UNDEFINED;
16
            when Constraint NOP
                                        EndOfInstruction():
17
   base = BaseReg[n];
18
19
   bits(64) addr = VAddress(base);
20
21
    VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
22
    data = MemC[addr, acctype];
    data = CapSquashPostLoadCap(data, base);
24
    C[t] = data;
25
26
27
    if wback then
        if wb_unknown then
28
            base = VirtualAddress UNKNOWN;
29
        else
30
            base = VAAdd(base,offset);
        BaseReg[n] = base;
```

# 4.4.78 LDR (pre-indexed)

Load capability (immediate pre-indexed) loads a capability from memory and writes it to a Capability register. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.



```
LDR <Ct>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')

LDR <Ct>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9:'0000', 64);
```

#### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the signed immediate byte offset, a multiple of 16 in the range -4096 to 4080, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();
3
   VirtualAddress base:
   Capability data;
   acctype = AccType_NORMAL;
   boolean wback = TRUE;
   boolean wb_unknown = FALSE;
    if n == t && n != 31 then
10
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11
        case c of
13
            when Constraint_WBSUPPRESS wback = FALSE;
                                                              // writeback is suppressed
14
            when Constraint_UNKNOWN
                                        wb_unknown = TRUE;
                                                              // writeback is UNKNOWN
15
            when Constraint_UNDEF
                                        UNDEFINED;
16
            when Constraint NOP
                                        EndOfInstruction():
17
   base = BaseReg[n];
18
19
   bits(64) addr = VAddress(base) + offset;
20
21
    VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
22
    data = MemC[addr, acctype];
    data = CapSquashPostLoadCap(data, base);
24
    C[t] = data;
25
26
27
    if wback then
        if wb_unknown then
28
            base = VirtualAddress UNKNOWN;
29
        else
30
            base = VAAdd(base,offset);
        BaseReg[n] = base;
```

# 4.4.79 LDR (register offset, capability, alternate base)

Load capability (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a capability from memory, and writes it to the destination Capability register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. The offset register can optionally be shifted and extended. For information about memory accesses, see Load/Store addressing modes.



```
LDR <Ct>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')

LDR <Ct>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')

integer t = UInt(Ct);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer scale = LOG2_CAPABILITY_DBYTES;
ExtendType extend_type = DecodeRegExtend(sign:'1':sz);
integer shift = if S == '1' then scale else 0;
```

#### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <R> Is a width specifier, encoded in "sz":

SZ	< <b>R</b> >
0	W
1	Х

<m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.

<extend> Is the index extend and shift specifier, encoded in sign:sz:

sign	SZ	<extend></extend>
0	0	UXTW
0	1	LSL
1	0	SXTW
1	1	SXTX

<amount> Is the index shift amount, encoded in "S":

S	<amount></amount>
0	[absent]
1	#4

```
CheckCapabilitiesEnabled();

bits(64) offset = ExtendReg(m, extend_type, shift);

VirtualAddress base = AltBaseReg[n];

Capability data;

bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, AccType_NORMAL);


data = MemC[addr, AccType_NORMAL];
```

# Chapter 4. Instruction definitions 4.4. New instructions

```
10  data = CapSquashPostLoadCap(data, base);
11  C[t] = data;
```

# 4.4.80 LDR (register offset, capability, normal base)

Load capability (register) determines the base register to be used, derives an address from the base register and an offset register, loads a capability from memory, and writes it to the destination Capability register. The offset register can optionally be shifted and extended. For information about memory accesses, see Load/Store addressing modes.



```
LDR <Ct>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')

LDR <Ct>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')

integer t = UInt(Ct);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer scale = LOG2_CAPABILITY_DBYTES;
ExtendType extend_type = DecodeRegExtend(sign:'1':sz);
integer shift = if S == '1' then scale else 0;
```

#### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <R> Is a width specifier, encoded in "sz":

SZ	< <b>R</b> >
0	W
_ 1	Х

- <m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.
- <extend> Is the index extend and shift specifier, encoded in sign:sz:

sign	SZ	<extend></extend>
0	0	UXTW
0	1	LSL
1	0	SXTW
1	1	SXTX

<amount> Is the index shift amount, encoded in "S":

S	<amount></amount>
0	[absent]
1	#4

```
CheckCapabilitiesEnabled();

bits(64) offset = ExtendReg(m, extend_type, shift);

VirtualAddress base = BaseReg[n];

Capability data;

bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, AccType_NORMAL);

data = MemC[addr, AccType_NORMAL];

data = CapSquashPostLoadCap(data, base);

C[t] = data;
```

# 4.4.81 LDR (register offset, integer)

Load Register (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a word from memory, and writes the result to the destination register. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: Doubleword and Word

#### **Doubleword**




```
LDR <Xt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')

LDR <Xt>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 3;
ExtendType extend_type = DecodeRegExtend(sign:'1':sz);
6 integer shift = if S == '1' then scale else 0;
7 integer regsize = 64;
```

#### Word



#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <R> Is a width specifier, encoded in "sz":

SZ	< <b>R</b> >
0	W
1	Χ

<m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.

#### 4.4. New instructions

<extend> Is the index extend and shift specifier, encoded in sign:sz:

sign	SZ	<extend></extend>
0	0	UXTW
0	1	LSL
1	0	SXTW
1	1	SXTX

<amount> For the doubleword variant: is the index shift amount, encoded in "S":

S	<amount></amount>
0	[absent]
1	#3

For the word variant: is the index shift amount, encoded in "S":

S	<amount></amount>	
0	[absent]	
1	#2	

```
CheckCapabilitiesEnabled();

bits(64) offset = ExtendReg(m, extend_type, shift);

VirtualAddress base = AltBaseReg[n];
integer datasize = 8 << scale;

bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);

bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];

X[t] = ZeroExtend(data, regsize);</pre>
```

# 4.4.82 LDR (register offset, SIMD&FP)

Load SIMD&FP Register (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a SIMD&FP register from memory, and writes the result to the destination SIMD&FP register. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.


It has encodings from 2 classes: 32-bit and 64-bit

#### 32-bit



```
LDR \langle St \rangle, [\langle Cn | CSP \rangle, \langle R \rangle \langle m \rangle \langle mount \rangle] // (PSTATE.C64 == '0')
LDR \langle St \rangle, [\langle Xn|SP \rangle, \langle R \rangle \langle m \rangle \{, \langle extend \rangle \langle amount \rangle \}] // (PSTATE.C64 == '1')
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer scale = 2;
ExtendType extend_type = DecodeRegExtend(sign:'1':sz);
integer shift = if S == '1' then scale else 0;
```

#### 64-bit



```
<Dt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
LDR \langle Dt \rangle, [\langle Xn|SP \rangle, \langle R \rangle \langle m \rangle \{, \langle extend \rangle \langle amount \rangle \}] // (PSTATE.C64 == '1')
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer scale = 3;
ExtendType extend_type = DecodeRegExtend(sign:'1':sz);
integer shift = if S == '1' then scale else 0;
```

### **Assembler Symbols**

- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <R> Is a width specifier, encoded in "sz":

SZ	< <b>R</b> >
0	W
1	Х

Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in  $\langle m \rangle$ the "Rm" field.

<extend> Is the index extend and shift specifier, encoded in "sign:sz":

#### 4.4. New instructions

sign	SZ	<extend></extend>
0	0	UXTW
0	1	LSL
1	0	SXTW
1	1	SXTX

<amount> For the 32-bit variant: is the index shift amount, encoded in "S":

S	<amount></amount>
0	[absent]
1	#2

For the 64-bit variant: is the index shift amount, encoded in "S":

S	<amount></amount>
0	[absent]
1	#3

```
CheckCapabilitiesEnabled();
CheckFPAdvSIMDEnabled64();


bits(64) offset = ExtendReg(m, extend_type, shift);
VirtualAddress base = AltBaseReg[n];
integer datasize = 8 << scale;

bits(64) addr = VAddress(base) + offset;
VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];

V[t] = data;</pre>
```

# 4.4.83 LDR (unsigned offset, capability, alternate base)

Load capability (unsigned offset) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a capability from memory, and writes the result to the destination Capability register. For information about memory accesses, see Load/Store addressing modes. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register.



#### **Assembler Symbols**

<Ct> Is the capability name of the transfer register, encoded in the "Ct" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

<imm> Is the optional unsigned immediate byte offset, a multiple of 16 in the range 0 to 8176, defaulting to 0, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();

VirtualAddress base = AltBaseReg[n];
bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, AccType_NORMAL);
Capability data = MemC[addr, AccType_NORMAL];
data = CapSquashPostLoadCap(data, base);

C[t] = data;
```

# 4.4.84 LDR (unsigned offset, capability, normal base)

Load capability (unsigned offset) determines the base register to be used, derives an address from the base register and an immediate offset, loads a capability from memory, and writes the result to the destination Capability register. For information about memory accesses, see Load/Store addressing modes.



#### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the optional unsigned immediate byte offset, a multiple of 16 in the range 0 to 65520, defaulting to 0, encoded in the "imm12" field.

```
CheckCapabilitiesEnabled();

VirtualAddress base;
Capability data;
acctype = AccType_NORMAL;

base = BaseReg[n];
bits(64) addr = VAddress(base) + offset;


VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
data = MemC[addr, acctype];
data = CapSquashPostLoadCap(data, base);
C[t] = data;
```

# 4.4.85 LDR (unsigned offset, integer)


Load Register (unsigned offset) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a 32-bit word or 64-bit doubleword from memory, zero-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: Doubleword and Word

#### Doubleword



#### Word



```
LDR <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')

LDR <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = ZeroExtend(imm9:'00', 64);
4 datasize = 32;
5 regsize = 32;
```

#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> For the doubleword variant: is the optional unsigned immediate byte offset, a multiple of 8 in the range 0 to 4088, defaulting to 0, encoded in the "imm9" field.

For the word variant: is the optional unsigned immediate byte offset, a multiple of 4 in the range 0 to 2044, defaulting to 0, encoded in the "imm9" field.

```
1   CheckCapabilitiesEnabled();
2   
3   VirtualAddress base = AltBaseReg[n];
4   bits(64) addr = VAddress(base) + offset;
5
```


# Chapter 4. Instruction definitions

#### 4.4. New instructions

```
6  VACheckAddress(base, addr, datasize DIV 8 , CAP_PERM_LOAD, AccType_NORMAL);
7  bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];
8  
9  X[t] = ZeroExtend(data, regsize);
```

# 4.4.86 LDRB (register offset)

Load Register Byte (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a byte from memory, zero-extends it, and writes the result to the destination register. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
LDRB <Wt>, [<Cn|CSP>, <R><m>, <extend>] // (PSTATE.C64 == '0')

LDRB <Wt>, [<Xn|SP>, <R><m>, <extend>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 0;
ExtendType extend_type = DecodeRegExtend(sign:'1':sz);
6 integer shift = if S == '1' then scale else 0;
7 integer regsize = 32;
```

#### **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

<R> Is a width specifier, encoded in "sz":

SZ	< <b>R</b> >
0	W
1	X

<m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.


<extend> Is the index extend and shift specifier, encoded in sign:sz:

sign	SZ	<extend></extend>
0	0	UXTW
0	1	LSL
1	0	SXTW
1	1	SXTX

```
1  CheckCapabilitiesEnabled();
2
3  bits(64) offset = ExtendReg(m, extend_type, shift);
4  VirtualAddress base = AltBaseReg[n];
5  integer datasize = 8 << scale;
6
7  bits(64) addr = VAddress(base) + offset;
8  VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
9  bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];
10
11  X[t] = ZeroExtend(data, regsize);</pre>
```

# 4.4.87 LDRB (unsigned offset)

Load Register Byte (unsigned offset) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a byte from memory, zero-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



## **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the optional unsigned immediate byte offset, in the range 0 to 511, defaulting to 0, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();

VirtualAddress base = AltBaseReg[n];

bits(64) addr = VAddress(base) + offset;


VACheckAddress(base, addr, datasize DIV 8 , CAP_PERM_LOAD, AccType_NORMAL);

bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];

X[t] = ZeroExtend(data, regsize);
```

### 4.4.88 LDRH

Load Register Halfword (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a halfword from memory, zero-extends it, and writes the result to the destination register. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
LDRH <Wt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')

LDRH <Wt>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 1;
5 extendType extend_type = DecodeRegExtend(sign:'1':sz);
6 integer shift = if S == '1' then scale else 0;
7 integer regsize = 32;
```

#### **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

<R> Is a width specifier, encoded in "sz":

	-
SZ	< <b>R</b> >
0	W
1	Х

<m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.

<extend> Is the index extend and shift specifier, encoded in sign:sz:

sign	SZ	<extend></extend>
0	0	UXTW
0	1	LSL
1	0	SXTW
1	1	SXTX

<amount> Is the index shift amount, encoded in "S":

S	<amount></amount>
0	[absent]
1	#1

```
1   CheckCapabilitiesEnabled();
2
3   bits(64) offset = ExtendReg(m, extend_type, shift);
4   VirtualAddress base = AltBaseReg[n];
5   integer datasize = 8 << scale;
6
7   bits(64) addr = VAddress(base) + offset;
8   VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);</pre>
```

# Chapter 4. Instruction definitions

# 4.4. New instructions

```
9 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];
10
11 X[t] = ZeroExtend(data, regsize);
```

### 4.4.89 LDRSB

Load Register Signed Byte (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a byte from memory, sign-extends it, and writes the result to the destination register. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: Doubleword and Word

#### **Doubleword**



```
LDRSB <Xt>, [<Cn|CSP>, <R><m>, <extend>] // (PSTATE.C64 == '0')

LDRSB <Xt>, [<Xn|SP>, <R><m>, <extend>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 0;

ExtendType extend_type = DecodeRegExtend(sign:'1':sz);
6 integer shift = if S == '1' then scale else 0;
7 integer regsize = 64;
```

#### Word



```
LDRSB <Wt>, [<Cn|CSP>, <R><m>, <extend>] // (PSTATE.C64 == '0')

LDRSB <Wt>, [<Xn|SP>, <R><m>, <extend>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 0;
5 ExtendType extend_type = DecodeRegExtend(sign:'1':sz);
6 integer shift = if S == '1' then scale else 0;
7 integer regsize = 32;
```

### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn | CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <R> Is a width specifier, encoded in "sz":

SZ	< <b>R</b> >
0	W
1	Χ

<m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.

### 4.4. New instructions

<extend> Is the index extend and shift specifier, encoded in sign:sz:

sign	SZ	<extend></extend>
0	0	UXTW
0	1	LSL
1	0	SXTW
1	1	SXTX

```
1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = AltBaseReg[n];
5 integer datasize = 8 << scale;
6
7 bits(64) addr = VAddress(base) + offset;
8 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
9 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];
10
11 X[t] = SignExtend(data, regsize);</pre>
```

### 4.4.90 LDRSH

Load Register Signed Halfword (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a halfword from memory, sign-extends it, and writes the result to the destination register. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: Doubleword and Word

#### **Doubleword**




```
LDRSH <Xt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')

LDRSH <Xt>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 1;
ExtendType extend_type = DecodeRegExtend(sign:'1':sz);
6 integer shift = if S == '1' then scale else 0;
7 integer regsize = 64;
```

#### Word



# **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn | CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <R> Is a width specifier, encoded in "sz":

SZ	< <b>R</b> >
0	W
1	Χ

<m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.

### 4.4. New instructions

<extend> Is the index extend and shift specifier, encoded in sign:sz:

sign	SZ	<extend></extend>
0	0	UXTW
0	1	LSL
1	0	SXTW
1	1	SXTX

<amount> Is the index shift amount, encoded in "S":

S	<amount></amount>
0	[absent]
1	#1

```
CheckCapabilitiesEnabled();

bits(64) offset = ExtendReg(m, extend_type, shift);

VirtualAddress base = AltBaseReg[n];
integer datasize = 8 << scale;

bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);

bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];

X[t] = SignExtend(data, regsize);</pre>
```

### 4.4.91 LDTR

Load capability (unprivileged) determines the base register to be used, derives an address from the base register and an immediate offset, loads a capability from memory, and writes the result to the destination Capability register. For information about memory accesses, see Load/Store addressing modes. Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the Effective value of PSTATE.UAO is 0 and either:

\* The instruction is executed at EL1. \* The instruction is executed at EL2 when the Effective value of both HCR\_EL2.E2H and HCR\_EL2.TGE are 1.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed.

In all cases the memory access operates with the capability restrictions as determined by the Exception level at which the instruction is executed.



### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the signed immediate byte offset, a multiple of 16 in the range -4096 to 4080, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base;
4
    Capability data;
    unpriv_at_el1 = PSTATE.EL == EL1;
   unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H,TGE> == '11';
    user access override = HaveUAOExt() && PSTATE.UAO == '1';
    if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
10
        acctype = AccType_UNPRIV;
11
12
        acctype = AccType_NORMAL;
13
14
   base = BaseReg[n];
15
   bits(64) addr = VAddress(base) + offset;
    VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
18
    data = MemC[addr, acctype];
19
    data = CapSquashPostLoadCap(data, base);
   C[t] = data;
```

# 4.4.92 LDUR (capability, alternate base)

Load capability (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a capability from memory, and writes the result to the destination Capability register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



## **Assembler Symbols**

<Ct> Is the capability name of the transfer register, encoded in the "Ct" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

<imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

```
1   CheckCapabilitiesEnabled();
2
3   VirtualAddress base = AltBaseReg[n];
4   bits(64) addr = VAddress(base) + offset;
5
6   VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, AccType_NORMAL);
7   Capability data = MemC[addr, AccType_NORMAL];
8   data = CapSquashPostLoadCap(data, base);
9
10   C[t] = data;
```

# 4.4.93 LDUR (capability, normal base)

Load capability (unscaled) determines the base register to be used, derives an address from the base register and an immediate offset, loads a capability from memory, and writes the result to the destination Capability register. For information about memory accesses, see Load/Store addressing modes.



```
LDUR <Ct>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

LDUR <Ct>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
```

### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();

VirtualAddress base;
Capability data;
acctype = AccType_NORMAL;

base = BaseReg[n];
bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
data = MemC[addr, acctype];
data = CapSquashPostLoadCap(data, base);
C[t] = data;
```

# 4.4.94 LDUR (integer)

Load Register (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a 32-bit word or 64-bit doubleword from memory, zero-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: Doubleword and Word

#### Doubleword



### Word



## **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();

VirtualAddress base = AltBaseReg[n];

bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, datasize DIV 8 , CAP_PERM_LOAD, AccType_NORMAL);

bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];

X[t] = ZeroExtend(data, regsize);
```

# 4.4.95 LDUR (SIMD&FP)

Load SIMD&FP Register (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a SIMD&FP register from memory, and writes the result to the destination SIMD&FP register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 5 classes: 8-bit, 16-bit, 32-bit, 64-bit and 128-bit

### 8-bit



### 16-bit



```
LDUR <ht>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')

LDUR <ht>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 16;
```

# 32-bit



### 64-bit



#### 4.4. New instructions

#### 128-bit



### **Assembler Symbols**

- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();
CheckFPAdvSIMDEnabled64();

VirtualAddress base = AltBaseReg[n];
bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];

V[t] = data;
```

# 4.4.96 LDURB

Load Register Byte (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a byte from memory, zero-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
LDURB <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')

LDURB <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 8;
5 regsize = 32;
```

## **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

<imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();

VirtualAddress base = AltBaseReg[n];

bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, datasize DIV 8 , CAP_PERM_LOAD, AccType_NORMAL);

bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];

X[t] = ZeroExtend(data, regsize);
```

# 4.4.97 LDURH

Load Register Halfword (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a halfword from memory, zero-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
LDURH <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')

LDURH <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 16;
5 regsize = 32;
```

## **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

<imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();

VirtualAddress base = AltBaseReg[n];

bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, datasize DIV 8 , CAP_PERM_LOAD, AccType_NORMAL);

bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];

X[t] = ZeroExtend(data, regsize);
```

### 4.4.98 LDURSB

Load Register Signed Byte (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a byte from memory, sign-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: Doubleword and Word

#### Doubleword



```
LDURSB <Xt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')

LDURSB <Xt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 8;
5 regsize = 64;
```

### Word



## **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- < Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();

VirtualAddress base = AltBaseReg[n];

bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, datasize DIV 8 , CAP_PERM_LOAD, AccType_NORMAL);

bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];


X[t] = SignExtend(data, regsize);
```

### 4.4.99 LDURSH

Load Register Signed Halfword (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a halfword from memory, sign-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: Doubleword and Word

#### Doubleword



### Word



```
LDURSH <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')

LDURSH <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')

1  integer t = UInt(Rt);
2  integer n = UInt(Rn);
3  bits(64) offset = SignExtend(imm9, 64);
4  datasize = 16;
5  regsize = 32;
```

## **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();

VirtualAddress base = AltBaseReg[n];
bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, datasize DIV 8 , CAP_PERM_LOAD, AccType_NORMAL);
bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];

X[t] = SignExtend(data, regsize);
```

### 4.4.100 LDURSW

Load Register Signed Word (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a word from memory, sign-extends it to form a 64-bit value, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
LDURSW <Xt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')

LDURSW <Xt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 32;
5 regsize = 64;
```

## **Assembler Symbols**

< Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

< Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

<imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();

VirtualAddress base = AltBaseReg[n];

bits(64) addr = VAddress(base) + offset;


VACheckAddress(base, addr, datasize DIV 8 , CAP_PERM_LOAD, AccType_NORMAL);

bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];

X[t] = SignExtend(data, regsize);
```

## 4.4.101 LDXP

Load Exclusive Pair of capabilities determines the base register to be used, derives an address from the base register, loads two capabilities from memory, and writes the result to two Capability registers. A 256-bit pair requires the address to be 256-bit aligned. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. For information about memory accesses, see Load/Store addressing modes.



```
LDXP <Ct>, <Ct2>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDXP <Ct>, <Ct2>, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer t2 = UInt(Ct2);
3 integer n = UInt(Rn);
4 AccType acctype = AccType_ATOMIC;
```


#### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base;
   boolean rt_unknown = FALSE;
6
    if t == t2 then
        Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
        assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
8
        case c of
10
            when Constraint_UNKNOWN
                                        rt_unknown = TRUE;
                                                               // result is UNKNOWN
11
            when Constraint_UNDEF
                                        UNDEFINED;
12
            when Constraint_NOP
                                        EndOfInstruction();
13
14
   base = BaseReg[n];
   bits(64) addr = VAddress(base);
15
    VACheckAddress(base, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, acctype);
18
    AArch64.SetExclusiveMonitors(addr, CAPABILITY_DBYTES*2);
19
20
    if addr != Align(addr, CAPABILITY_DBYTES*2) then
21
        boolean iswrite = FALSE;
        boolean secondstage = FALSE;
23
        AArch64.Abort(addr, AArch64.AlignmentFault(acctype, iswrite, secondstage));
24
25
26
    Capability data1 = MemC[addr, acctype];
    Capability data2 = MemC[addr + CAPABILITY_DBYTES, acctype];
27
    if rt_unknown then
29
        C[t] = Capability UNKNOWN;
30
        C[t2] = Capability UNKNOWN;
31
    else
        C[t] = CapSquashPostLoadCap(data1, base);
32
       C[t2] = CapSquashPostLoadCap(data2, base);
```

# 4.4.102 LDXR

Load Exclusive capability determines the base register to be used, derives an address from the base register, loads a capability from memory, and writes the result to the destination Capability register. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. For information about memory accesses, see Load/Store addressing modes.



```
LDXR <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDXR <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 AccType acctype = AccType_ATOMIC;
```

## **Assembler Symbols**

<Ct> Is the capability name of the transfer register, encoded in the "Ct" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();

VirtualAddress base;

base = BaseReg[n];

bits(64) addr = VAddress(base);

VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);

AArch64.SetExclusiveMonitors(addr, CAPABILITY_DBYTES);

Capability data = MemC[addr, acctype];
data = CapSquashPostLoadCap(data, base);


C[t] = data;
```

# 4.4.103 MOV

Move between registers

This is an alias of CPY. This means:

- The encodings in this description are named to match the encodings of CPY.
- The description of CPY gives the operational pseudocode for this instruction.



MOV <Cd|CSP>, <Cn|CSP>

is equivalent to

CPY<Cd|CSP>, <Cn|CSP>

and is always the preferred disassembly.

# **Assembler Symbols**

<Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.


<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

# **Operation**

The description of CPY gives the operational pseudocode for this instruction.

# 4.4.104 MRS

Move System Register to Capability register allows the PE to read a capability from an AArch64 System register into the destination Capability register



# **Assembler Symbols**

<Ct> Is the capability name of the transfer register, encoded in the "Ct" field.

<op0> Is the op0 specifier, encoded in"o0":

00	<op0></op0>
0	2
1	3

<op1> Is the unsigned immediate operand, in the range 0 to 7, encoded in the "op1" field.

<Cn> Is the name Cn, with n in the range 0 to 15, encoded in the "CRn" field.


<Cm> Is the name Cm, with m in the range 0 to 15, encoded in the "CRm" field.

<op2> Is the unsigned immediate operand, in the range 0 to 7, encoded in the "op2" field.

```
1  CheckCapabilitiesEnabled();
2
3  C[t] = AArch64.CapSysRegRead(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2);
```

# 4.4.105 MSR

Move Capability register to System Register allows the PE to write a capability to an AArch64 System register from a capability general-purpose register.



```
MSR (<systemreg>|S<op0>_<op1>_<Cn>_<op2>), <Ct>

integer sys_op0 = 2 + UInt(o0);
integer sys_op1 = UInt(op1);
integer sys_orn = UInt(CRn);
integer sys_crm = UInt(CRm);
integer sys_op2 = UInt(op2);
integer sys_op2 = UInt(cp2);
integer t = UInt(Ct);
```

### **Assembler Symbols**

<op0> Is the op0 specifier, encoded in"o0":

00	<op0></op0>
0	2
1	3

- <op1> Is the unsigned immediate operand, in the range 0 to 7, encoded in the "op1" field.
- <Cn> Is the name Cn, with n in the range 0 to 15, encoded in the "CRn" field.
- <Cm> Is the name Cm, with m in the range 0 to 15, encoded in the "CRm" field.
- <op2> Is the unsigned immediate operand, in the range 0 to 7, encoded in the "op2" field.
- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.

```
1  CheckCapabilitiesEnabled();
2
3  AArch64.CapSysRegWrite(sys_op0, sys_op1, sys_crm, sys_crm, sys_op2, C[t]);
```

# 4.4.106 ORRFLGS (immediate)

Bitwise OR (immediate) on flags field performs a bitwise OR of the flags field of a capability and an immediate value and writes the result to the flags field of the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
ORRFLGS <Cd|CSP>, <Cn|CSP>, #<imm>

integer n = UInt(Cn);
integer d = UInt(Cd);
bits(8) mask = imm8;
```

# **Assembler Symbols**

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
  - <imm> Is the unsigned immediate operand, in the range 0 to 255, encoded in the "imm8" field.

```
CheckCapabilitiesEnabled();
   Capability operand = if n == 31 then CSP[] else C[n];
   bits(64) oldvalue = CapGetValue(operand);
   bits(8) newflags = oldvalue<63:56> OR mask;
   bits(64) newvalue = newflags : oldvalue<55:0>;
   Capability result = CapSetFlags(operand, newvalue);
10
11
   if CapIsSealed(operand) then
12
        result = CapWithTagClear(result);
13
14
    if d == 31 then
15
        CSP[] = result;
   else
16
17
       C[d] = result;
```

# 4.4.107 ORRFLGS (register)

Bitwise OR on flags field performs a bitwise OR of the flags field of a capability and bits 63 to 56 of a register value and writes the result to the flags field of the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
ORRFLGS <Cd|CSP>, <Cn|CSP>, <Xm>

integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Rm);
```

## **Assembler Symbols**

<Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.


<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

<Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

```
CheckCapabilitiesEnabled();
     Capability operand = if n == 31 then CSP[] else C[n]; bits(64) mask = X[m];
     bits(64) oldvalue = CapGetValue(operand);
bits(8) newflags = oldvalue<63:56> OR mask<63:56>;
bits(64) newvalue = newflags : oldvalue<55:0>;
10
     Capability result = CapSetFlags(operand, newvalue);
11
     if CapIsSealed(operand) then
13
           result = CapWithTagClear(result);
14
15
     if d == 31 then
16
          CSP[] = result;
17
     else
          C[d] = result;
```

# 4.4.108 RET

Return from subroutine branches unconditionally to an address in the source Capability register, with a hint that this is a subroutine return.



```
RET { <Cn>}


1 integer n = UInt(Cn);
2 BranchType branch_type = BranchType_RET;
```

# **Assembler Symbols**

<Cn> Is the optional capability name of the first source register, defaulting to C30 in C64, encoded in the "Cn" field. To avoid confusion with RET {<Xn>} disassemblers should not omit <Cn>.

# 4.4.109 RETR

Return from subroutine with possible switch to Restricted branches unconditionally to an address in the source Capability register, with a hint that this is a subroutine return. The PE may switch to Restricted based on the Executive permission in PCC.



```
RETR { <Cn>}


1 integer n = UInt(Cn);
2 BranchType branch_type = BranchType_RET;
```

# **Assembler Symbols**

<Cn> Is the optional capability name of the first source register, defaulting to C30 encoded in the "Cn" field.

# 4.4.110 RETS (capability)

Return to sealed capability unseals and branches to an address in the source Capability register with a hint that this is a return.



```
RETS { <Cn>}

integer n = UInt(Cn);
BranchType branch_type = BranchType_RET;
```

# **Assembler Symbols**

<Cn> Is the optional capability name of the first source register, defaulting to C30 encoded in the "Cn" field.

```
CheckCapabilitiesEnabled();
Capability target = C[n];

if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
    target = CapWithTagClear(target);

if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectType(target) == CAP_SEAL_TYPE_RB then
    target = CapUnseal(target);
else
    if CCTLR[].SBL == '1' then
        target = CapWithTagClear(target);

BranchXToCapability(target, branch_type);
```

# 4.4.111 RETS (pair of capabilities)

Return to sealed capability pair checks the capabilities have the correct properties to be used as a sealed pair, unseals the source Capability registers, branches to an address in the first Capability register and writes the second Capability register to C29, with a hint that this is a return.



```
RETS C29, <Cn>, <Cm>

integer n = UInt(Cn);
integer m = UInt(Cm);
BranchType branch_type = BranchType_RET;
```


#### Assembler Symbols

- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.

```
CheckCapabilitiesEnabled();
     Capability sealed_target = C[n];
     Capability sealed_data = C[m];
     if !IsInRestricted() && !CapCheckPermissions(sealed_target, CAP_PERM_EXECUTIVE) then
           sealed_target = CapWithTagClear(sealed_target);
     Capability target:
10
     if CapIsTagSet(sealed_target) && CapIsTagSet(sealed_data)
         && CapIsSealed(sealed_target) && CapIsSealed(sealed_data)
12
         && UInt(CapGetObjectType(sealed_target)) > CAP_MAX_FIXED_SEAL_TYPE
         && CapGetObjectType(sealed_target) == CapGetObjectType(sealed_data)
&& CapCheckPermissions(sealed_target, CAP_PERM_BRANCH_SEALED_PAIR)
13
14
         && CapCheckPermissions(sealed_data, CAP_PERM_BRANCH_SEALED_PAIR)
&& CapCheckPermissions(sealed_target, CAP_PERM_EXECUTE)
&& !CapCheckPermissions(sealed_data, CAP_PERM_EXECUTE) then
15
16
19
20
          target = CapUnseal(sealed_target);
C[29] = CapUnseal(sealed_data);
21
          target = CapWithTagClear(sealed_target);
C[29] = sealed_data;
22
23
24
     BranchXToCapability(target, branch_type);
```

# 4.4.112 RRLEN

Round Representable Length generates a length, writing it to the destination register. Together with a Capability Value masked as per RRMASK, the length can be used with SCBNDSE to set representable bounds.



```
RRLEN <Xd>, <Xn>

integer d = UInt(Rd);

integer n = UInt(Rn);
```

# **Assembler Symbols**

- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the source general-purpose register, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();


bits(64) request = X[n];

bits(64) mask = CapGetRepresentableMask(request);

X[d] = (request + NOT(mask)) AND mask;
```

# 4.4.113 RRMASK

Round Representable Mask generates a mask, writing it to the destination register. Together with a length obtained from RRLEN, the mask can be used on a Capablity Value to set representable bounds with SCBNDSE.



```
RRMASK <Xd>, <Xn>

integer d = UInt(Rd);

integer n = UInt(Rn);
```

# **Assembler Symbols**

- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the source general-purpose register, encoded in the "Rn" field.


```
1  CheckCapabilitiesEnabled();
2
3  bits(64) request = X[n];
4
5  bits(64) mask = CapGetRepresentableMask(request);
6
7  X[d] = mask;
```

# 4.4.114 SCBNDS (immediate)

Set Bounds (immediate) derives Capability Bounds using the source Capability register and a length from an immediate offset and writes the result to the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared

It has encodings from 2 classes: Scaled and Unscaled

#### Scaled



```
SCBNDS <Cd|CSP>, <Cn|CSP>, #<imm>, LSL #4

1 integer n = UInt(Cn);
2 integer d = UInt(Cd);
3 bits(65) length = if S == '1' then ZeroExtend(imm6:'0000',65) else ZeroExtend(imm6,65);
```

#### Unscaled



```
SCBNDS <Cd|CSP>, <Cn|CSP>, #<imm>

integer n = UInt(Cn);
integer d = UInt(Cd);
bits(65) length = if S == '1' then ZeroExtend(imm6:'0000',65) else ZeroExtend(imm6,65);
```

## **Assembler Symbols**

<Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

<imm> Is the unsigned immediate operand, in the range 0 to 63, encoded in the "imm6" field.

```
CheckCapabilitiesEnabled();

Capability operand = if n == 31 then CSP[] else C[n];

Capability result = CapSetBounds(operand, length, TRUE);

if CapIsSealed(operand) then
    result = CapWithTagClear(result);

if d == 31 then
    CSP[] = result;

else
    C[d] = result;
```

# 4.4.115 SCBNDS (register)

Set Bounds derives Capability Bounds using the source Capability register and a length from a 64-bit register and writes the result to the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared



```
SCBNDS <Cd|CSP>, <Cn|CSP>, <Xm>

integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Rm);
```

## **Assembler Symbols**

<Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

<Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

```
CheckCapabilitiesEnabled();

Capability operand1 = if n == 31 then CSP[] else C[n];

bits(64) xm = X[m];
bits(65) length = ZeroExtend(xm,65);

Capability result = CapSetBounds(operand1, length, FALSE);


if CapIsSealed(operand1) then
    result = CapWithTagClear(result);

if d == 31 then
    CSP[] = result;

else
    C[d] = result;
```

# 4.4.116 SCBNDSE

Set Bounds Exact derives Capability Bounds using the source Capability register and a length from a 64-bit register and writes the result to the destination Capability register. If the bounds cannot be set exactly, this instruction clears the Capability Tag. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared



```
SCBNDSE <Cd|CSP>, <Cn|CSP>, <Xm>

integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Rm);
```

### **Assembler Symbols**

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
  - <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

```
CheckCapabilitiesEnabled();

Capability operand1 = if n == 31 then CSP[] else C[n];
bits(64) xm = X[m];
bits(65) length = ZeroExtend(xm, 65);

Capability result = CapSetBounds(operand1, length, TRUE);


if CapIsSealed(operand1) then
    result = CapWithTagClear(result);

if d == 31 then
    CSP[] = result;

else
    C[d] = result;
```

# 4.4.117 SCFLGS

Set the Flags field of a capability writes the source Capability register to the destination Capability register with the Flags field set to a value based on a 64-bit general-purpose register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
SCFLGS <Cd|CSP>, <Cn|CSP>, <Xm>

integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Rm);
```

# **Assembler Symbols**

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
  - <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

```
CheckCapabilitiesEnabled();
    Capability operand1 = if n == 31 then CSP[] else C[n];
              newflags = X[m];
   bits(64)
   bits(64) oldvalue = CapGetValue(operand1);
   bits(64) newvalue = newflags<63:56>: oldvalue<55:0>;
   Capability result = CapSetFlags(operand1, newvalue);
10
11
   if CapIsSealed(operand1) then
12
        result = CapWithTagClear(result);
13
14
    if d == 31 then
15
        CSP[] = result;
   else
16
17
       C[d] = result;
```

# 4.4.118 SCOFF

Set the offset field of a capability writes the source Capability register to the destination Capability register with the offset set to a value based on a 64-bit general-purpose register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
SCOFF <Cd|CSP>, <Cn|CSP>, <Xm>

integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Rm);
```

# **Assembler Symbols**

<Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

<Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

```
CheckCapabilitiesEnabled();


Capability operand1 = if n == 31 then CSP[] else C[n];
bits(64)    newoffset = X[m];
Capability result;

result = CapSetOffset (operand1, newoffset);
if CapIsSealed(operand1) then
    result = CapWithTagClear(result);

if d == 31 then
    CSP[] = result;
else
    C[d] = result;
```

# 4.4.119 SCTAG

Set the Capability Tag field writes the source Capability register to the destination Capability register with the Tag field set to a value based on a 64-bit general-purpose register.



```
SCTAG <Cd|CSP>, <Cn|CSP>, <Xm>

integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Rm);
```

## **Assembler Symbols**

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
  - <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

```
if PSTATE.EL == ELO then
        UNDEFINED;
    CheckCapabilitiesEnabled();
    Capability operand1 = if n == 31 then CSP[] else C[n];
    bits(64) newtag = X[m];
Capability result;
    if newtag<0> == '1' && CapIsSystemAccessEnabled() && !IsTagSettingDisabled() then
10
        result = CapWithTagSet(operand1);
12
13
        result = CapWithTagClear(operand1);
14
    if d == 31 then
15
16
        CSP[] = result;
17
       C[d] = result;
```

# 4.4.120 SCVALUE

Set value field of a capability writes the source Capability register to the destination Capability register with the Value field set to a value based on a 64-bit general-purpose register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
SCVALUE <Cd|CSP>, <Cn|CSP>, <Xm>

integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Rm);
```

## **Assembler Symbols**

<Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

<Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

```
CheckCapabilitiesEnabled();

Capability operand1 = if n == 31 then CSP[] else C[n];
bits(64)    newvalue = X[m];

Capability result;

result = CapSetValue(operand1, newvalue);
if CapIsSealed(operand1) then
    result = CapWithTagClear(result);

if d == 31 then
    CSP[] = result;
else
    C[d] = result;
```

# 4.4.121 SEAL (capability)

Seal capability seals a capability with a sealing capability, by setting the ObjectType of the capability to the Capability Value of the sealing capability, and writes the result to the destination Capability register.




## **Assembler Symbols**

- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.

# 4.4.122 SEAL (immediate)

Seal capability (immediate) seals a capability by setting the ObjectType of that capability to nonzero, and writes the result to the destination Capability register. An operand of rb seals for use with a register based branch, lpb for a load pair and branch and lb for a load and branch.



# **Assembler Symbols**


- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <form> Is the form specifier, encoded in"form":

•	form	<form></form>
	00	RESERVED
	01	rb
	10	lpb
	11	lb

```
1  if f == 0 then
2   UNDEFINED;
3
4  CheckCapabilitiesEnabled();
5
6  Capability c = CapSetObjectType(C[n], f);
7
8  if CapIsTagSet(C[n]) && !CapIsSealed(C[n]) then
9   C[d] = c;
10  else
11  C[d] = CapWithTagClear(c);
```

# 4.4.123 STCT

Store capability tags stores four Capability Tags to memory. The address that is used for the store is calculated from a base register.



```
STCT <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
STCT <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
integer t = UInt(Rt);
integer n = UInt(Rn);
```

# **Assembler Symbols**

- Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
if PSTATE.EL == ELO then
          UNDEFINED;
 3
    CheckCapabilitiesEnabled();
 6
    VirtualAddress base = BaseReg[n];
    integer count = 4;
    boolean willabort = FALSE;
    boolean iswrite;
10
    boolean secondstage;
11
    bits(64) data = X[t];
12
13
    bits(64) addr = VAddress(base);
14
15
    if addr != Align(addr, CAPABILITY_DBYTES*count) then
         iswrite = TRUE;
secondstage = FALSE;
willabort = TRUE;
16
17
18
19
20
    for i = 0 to count-1
21
22
23
         bits(1) tag;
          \textbf{if} \ \texttt{CapIsSystemAccessEnabled()} \ \textbf{\&\&} \ ! \texttt{IsTagSettingDisabled()} \ \textbf{then} 
              tag = data<i>;
24
         else
25
              tag = '0';
26
27
         bits(64) cap_required = CAP_PERM_STORE;
28
29
         if tag == '1' then
              cap_required = cap_required OR CAP_PERM_STORE_CAP;
30
31
         VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, AccType_NORMAL);
32
33
         if willabort == TRUE then
34
              AArch64.Abort(addr, AArch64.AlignmentFault(AccType_NORMAL, iswrite, secondstage));
35
36
         AArch64.CapabilityTag[addr, AccType_NORMAL] = tag;
addr = addr + CAPABILITY_DBYTES;
```

# 4.4.124 STLR (capability, alternate base)

Store-Release capability via alternate base determines the base register to be used, derives an address from the base register, and stores a capability to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
STLR <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '0')

STLR <Ct>, [<Xn|SP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 AccType acctype = AccType_ORDERED;
```

#### **Assembler Symbols**

<Ct> Is the capability name of the transfer register, encoded in the "Ct" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
   VirtualAddress base:
   Capability data;
   base = AltBaseReg[n];
    data = C[t];
   bits(64) cap_required = CAP_PERM_STORE;
   if CapIsTagSet(data) then
        cap_required = cap_required OR CAP_PERM_STORE_CAP;
        if CapIsLocal(data) then
            cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
   bits(64) addr = VAddress(base);
13
14
   VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, acctype);
15
   MemC[addr, acctype] = data;
```

# 4.4.125 STLR (capability, normal base)

Store-Release capability determines the base register to be used, derives an address from the base register, and stores a capability to the calculated address in memory. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. For information about memory accesses, see Load/Store addressing modes.

```
STLR <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')

STLR <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 AccType acctype = AccType_ORDERED;
```

#### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

# 4.4.126 STLR (integer)

Store-Release Register via alternate base determines the base register to be used, derives an address from the base register and an offset register, and stores a register to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
STLR <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '0')

STLR <Wt>, [<Xn|SP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 datasize=32;
4 regsize=32;
5 AccType acctype = AccType_ORDERED;
```

#### **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.


<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress address;
4 bits(datasize) data;
5
6 base = AltBaseReg[n];
6 data = X[t];
7 data = X[t];
8 bits(64) addr = VAddress(base);
9 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, acctype);
10
11 Mem[addr, datasize DIV 8, acctype] = data;
```

# 4.4.127 STLRB

Store-Release Register Byte via alternate base determines the base register to be used, derives an address from the base register and an offset register, and stores a byte to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
STLRB <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '0')

STLRB <Wt>, [<Xn|SP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 datasize=8;
4 regsize=32;
5 AccType acctype = AccType_ORDERED;
```

#### **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.


<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress address;
4 bits(datasize) data;
5
6 base = AltBaseReg[n];
6 data = X[t];
7 data = X[t];
8 bits(64) addr = VAddress(base);
9 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, acctype);
10
11 Mem[addr, datasize DIV 8, acctype] = data;
```

## 4.4.128 STLXP

Store-Release Exclusive Pair of capabilities determines the base register to be used, derives an address from the base register, and stores two capabilities to the calculated address in memory. A 256-bit pair requires the address to be 256-bit aligned. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
STLXP <Ws>, <Ct>, <Ct2>, [<Xn|SP>] // (PSTATE.C64 == '0')

STLXP <Ws>, <Ct>, <Ct2>, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Ct); integer t2 = UInt(Ct2); integer n = UInt(Rn); integer s = UInt(Rs); AccType acctype = AccType_ORDEREDATOMIC;
```

#### **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field.
- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
3
    VirtualAddress base;
    Capability data1;
    Capability data2;
    boolean rt_unknown = FALSE;
    boolean rn_unknown = FALSE;
    if s == t || s == t2 then
10
        Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
11
        assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
12
        case c of
                                         rt_unknown = TRUE:
13
            when Constraint UNKNOWN
                                                                 // store UNKNOWN value
14
            when Constraint_NONE
                                          rt_unknown = FALSE;
                                                                 // store original value
15
            when Constraint_UNDEF
                                         UNDEFINED;
16
            when Constraint_NOP
                                         EndOfInstruction();
17
    if s == n && n != 31 then
    Constraint c = ConstrainUnpredictable(Unpredictable BASEOVERLAP);
18
19
        assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
        case c of
20
21
            when Constraint_UNKNOWN
                                         rn_unknown = TRUE;
                                                                 // address is UNKNOWN
22
            when Constraint_NONE
                                          rn_unknown = FALSE;
                                                                 // address is original base
23
            when Constraint_UNDEF
                                         UNDEFINED;
24
            when Constraint_NOP
                                         EndOfInstruction();
25
26
    if rt unknown then
27
        data1 = Capability UNKNOWN;
28
29
        data2 = Capability UNKNOWN;
30
        data1 = C[t]:
31
        data2 = C[t2];
```


## Chapter 4. Instruction definitions

## 4.4. New instructions

```
if rn_unknown then
          base = VirtualAddress UNKNOWN;
36
          base = BaseReg[n];
    bits(64) cap_required1 = CAP_PERM_STORE;
bits(64) cap_required2 = CAP_PERM_STORE;
37
38
39
     if CapIsTagSet(data1) then
    cap_required1 = cap_required1 OR CAP_PERM_STORE_CAP;
    if CapIsLocal(data1) then
40
42
43
               cap_required1 = cap_required1 OR CAP_PERM_STORE_LOCAL;
44
45
     if CapIsTagSet(data2) then
          cap_required2 = cap_required2 OR CAP_PERM_STORE_CAP;
if CapIsLocal(data2) then
46
48
               cap_required2 = cap_required2 OR CAP_PERM_STORE_LOCAL;
49
50
51
52
53
     bits(64) addr = VAddress(base);
     VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required1, acctype);
VACheckAddress(base, addr + CAPABILITY_DBYTES<63:0>, CAPABILITY_DBYTES, cap_required2, acctype);
54
     bit status = '1';
55
     if AArch64.ExclusiveMonitorsPass(addr, CAPABILITY_DBYTES*2) then
56
      MemCP(addr, acctype, data1, data2);
57
          status = ExclusiveMonitorsStatus();
58 X[s] = ZeroExtend(status, 32);
```

## 4.4.129 STLXR

Store-Release Exclusive capability determines the base register to be used, derives an address from the base register, and stores a capability to the calculated address in memory. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
STLXR \langle Ws \rangle, \langle Ct \rangle, [\langle Xn|SP \rangle] // (PSTATE.C64 == '0')
STLXR \langle Ws \rangle, \langle Ct \rangle, [\langle Cn|CSP \rangle] // (PSTATE.C64 == '1')
integer t = UInt(Ct);
integer n = UInt(Rn);
integer s = UInt(Rs);
AccType acctype = AccType_ORDEREDATOMIC;
```

#### **Assembler Symbols**

- Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field.
- Is the capability name of the transfer register, encoded in the "Ct" field.
- Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"  $\langle Xn|SP \rangle$
- Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base:
   Capability data;
   boolean rt_unknown = FALSE;
    boolean rn_unknown = FALSE;
    if s == t then
        Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
10
        assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
11
        case c of
            when Constraint_UNKNOWN
                                         rt_unknown = TRUE;
12
                                                                // store UNKNOWN value
13
            when Constraint NONE
                                         rt unknown = FALSE;
                                                               // store original value
14
            when Constraint_UNDEF
                                        UNDEFINED;
15
            when Constraint NOP
                                        EndOfInstruction();
    if s == n && n != 31 then
16
        Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
17
18
        assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
19
20
            when Constraint_UNKNOWN
                                        rn_unknown = TRUE;
                                                               // address is UNKNOWN
21
            when Constraint_NONE
                                        rn_unknown = FALSE;
                                                               // address is original base
22
            when Constraint UNDEF
                                        UNDEFINED:
23
                                        EndOfInstruction();
            when Constraint NOP
24
25
    if rn_unknown then
26
27
        base = VirtualAddress UNKNOWN;
    else
28
        base = BaseReg[n];
29
30
    if rt_unknown then
31
        data = Capability UNKNOWN;
32
33
        data = C[t];
34
   bits(64) cap_required = CAP_PERM_STORE;
35
    if CapIsTagSet(data) then
36
        cap_required = cap_required OR CAP_PERM_STORE_CAP;
        if CapIsLocal(data) then
```

# Chapter 4. Instruction definitions

## 4.4. New instructions

```
cap_required = cap_required OR CAP_PERM_STORE_LOCAL;

bits(64) addr = VAddress(base);

VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, acctype);

bit status = '1';

f AArch64.ExclusiveMonitorsPass(addr, CAPABILITY_DBYTES) then


MemC[addr, acctype] = data;

status = ExclusiveMonitorsStatus();

X[s] = ZeroExtend(status, 32);
```

## 4.4.130 STNP

Store Pair of capabilities, with non-temporal hint determines the base register to be used, derives an address from the base register and an immediate offset, and stores two capabilities to memory from two Capability registers. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about Non-temporal pair instructions, see Load/Store Non-temporal pair. For information about memory accesses, see Load/Store addressing modes.



## **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base:
    Capability data1;
    Capability data2;
    base = BaseReg[n];
    bits(64) addr1 = VAddress(base) + offset;
bits(64) addr2 = addr1 + CAPABILITY_DBYTES<63:0>;
10
11
    data1 = C[t];
12
    data2 = C[t2];
13
14
    bits(64) cap_required1 = CAP_PERM_STORE;
15
    bits(64) cap_required2 = CAP_PERM_STORE;
16
17
    if CapIsTagSet(data1) then
18
        cap_required1 = cap_required1 OR CAP_PERM_STORE_CAP;
19
        if CapIsLocal(data1) then
20
             cap_required1 = cap_required1 OR CAP_PERM_STORE_LOCAL;
21
22
    if CapIsTagSet(data2) then
23
        cap_required2 = cap_required2 OR CAP_PERM_STORE_CAP;
24
        if CapIsLocal(data2) then
25
             cap_required2 = cap_required2 OR CAP_PERM_STORE_LOCAL;
26
27
    VACheckAddress(base, addr1, CAPABILITY_DBYTES, cap_required1, acctype);
28
    MemC[addr1, acctype] = data1;
    VACheckAddress(base, addr2, CAPABILITY_DBYTES, cap_required2, acctype);
    MemC[addr2, acctype] = data2;
```

# 4.4.131 STP (post-indexed)

Store Pair of capabilities (immediate post-index) determines the base register to be used, derives an address from the base register, and stores two capabilities to memory from two Capability registers. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.



## **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.


```
CheckCapabilitiesEnabled();
    VirtualAddress base;
    Capability data1;
    Capability data2;
    boolean rt_unknown = FALSE;
    if (t == n | | t2 == n) && n != 31 then
    Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
10
         assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11
12
             when Constraint_NONE
                                           rt_unknown = FALSE;
                                                                    // value stored is pre-writeback
13
             when Constraint_UNKNOWN
                                           rt_unknown = TRUE;
                                                                    // value stored is UNKNOWN
14
             when Constraint UNDEF
                                           UNDEFINED:
15
             when Constraint NOP
                                           EndOfInstruction();
16
    base = BaseReg[n];
    bits(64) addr1 = VAddress(base);
bits(64) addr2 = addr1 + CAPABILITY_DBYTES<63:0>;
18
19
20
21
    if rt_unknown && t == n then
22
        data1 = Capability UNKNOWN;
23
    else
24
         data1 = C[t];
25
26
    if rt_unknown && t2 == n then
27
28
        data2 = Capability UNKNOWN;
    else
29
         data2 = C[t2];
30
31
    bits(64) cap_required1 = CAP_PERM_STORE;
32
33
    bits(64) cap_required2 = CAP_PERM_STORE;
34
    if CapIsTagSet(data1) then
         cap_required1 = cap_required1 OR CAP_PERM_STORE_CAP;
```

# Chapter 4. Instruction definitions

## 4.4. New instructions

# 4.4.132 STP (pre-indexed)

Store Pair of capabilities (immediate pre-index) determines the base register to be used, derives an address from the base register, and stores two capabilities to memory from two Capability registers. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.



## **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base;
    Capability data1;
    Capability data2;
    boolean rt_unknown = FALSE;
    if (t == n | | t2 == n) && n != 31 then
   Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
10
         assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12
             when Constraint_NONE
                                            rt_unknown = FALSE;
                                                                     // value stored is pre-writeback
13
             when Constraint_UNKNOWN
                                            rt_unknown = TRUE;
                                                                     // value stored is UNKNOWN
14
             when Constraint UNDEF
                                            UNDEFINED:
15
             when Constraint NOP
                                            EndOfInstruction();
16
    base = BaseReg[n];
    bits(64) addr1 = VAddress(base) + offset;
bits(64) addr2 = addr1 + CAPABILITY_DBYTES<63:0>;
18
19
20
21
    if rt_unknown && t == n then
22
        data1 = Capability UNKNOWN;
23
    else
24
         data1 = C[t];
25
26
    if rt_unknown && t2 == n then
27
28
        data2 = Capability UNKNOWN;
    else
29
         data2 = C[t2];
30
31
    bits(64) cap_required1 = CAP_PERM_STORE;
32
33
    bits(64) cap_required2 = CAP_PERM_STORE;
34
    if CapIsTagSet(data1) then
         cap_required1 = cap_required1 OR CAP_PERM_STORE_CAP;
```

# Chapter 4. Instruction definitions

## 4.4. New instructions

# 4.4.133 STP (signed offset)

Store Pair of capabilities (signed offset) determines the base register to be used, derives an address from the base register, and stores two capabilities to memory from two Capability registers. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.



```
STP \langle Ct \rangle, \langle Ct2 \rangle, [\langle Xn|SP \rangle \{, \#\langle imm \rangle \}] // (PSTATE.C64 == '0')
      <ct>, <Ct2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
integer t = UInt(Ct);
integer t2 = UInt(Ct2);
integer n = UInt(Rn);
AccType acctype = AccType_NORMAL;
bits(64) offset = SignExtend(imm7:'0000', 64);
```

#### **Assembler Symbols**

- Is the capability name of the transfer register, encoded in the "Ct" field.
- Is the capability name of the second transfer register, encoded in the "Ct2" field. <Ct2>
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0, encoded in the "imm7" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base:
    Capability data1;
    Capability data2;
    base = BaseReg[n];
    bits(64) addr1 = VAddress(base) + offset;
bits(64) addr2 = addr1 + CAPABILITY_DBYTES<63:0>;
10
    data1 = C[t];
12
    data2 = C[t2];
13
14
    bits(64) cap_required1 = CAP_PERM_STORE;
15
    bits(64) cap_required2 = CAP_PERM_STORE;
16
    if CapIsTagSet(data1) then
        cap_required1 = cap_required1 OR CAP_PERM_STORE_CAP;
18
19
        if CapIsLocal(data1) then
20
             cap_required1 = cap_required1 OR CAP_PERM_STORE_LOCAL;
21
22
    if CapIsTagSet(data2) then
        cap_required2 = cap_required2 OR CAP_PERM_STORE_CAP;
24
        if CapIsLocal(data2) then
25
             cap_required2 = cap_required2 OR CAP_PERM_STORE_LOCAL;
26
27
    VACheckAddress(base, addrl, CAPABILITY_DBYTES, cap_required1, acctype);
    MemC[addr1, acctype] = data1;
    VACheckAddress(base, addr2, CAPABILITY_DBYTES, cap_required2, acctype);
    MemC[addr2, acctype] = data2;
```

# 4.4.134 STR (post-indexed)

Store capability (immediate post-indexed) determines the base register to be used, derives an address from the base register, and stores a capability to memory from a Capability register. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.




## **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the signed immediate byte offset, a multiple of 16 in the range -4096 to 4080, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base;
    Capability data;
    acctype = AccType_NORMAL;
    boolean rt_unknown = FALSE;
    if n == t & a n != 31 then
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
10
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11
        case c of
            when Constraint NONE
                                         rt unknown = FALSE;
                                                               // value stored is original value
12
            when Constraint_UNKNOWN
                                         rt_unknown = TRUE;
                                                                // value stored is UNKNOWN
14
             when Constraint_UNDEF
                                         UNDEFINED;
15
            when Constraint_NOP
                                         EndOfInstruction();
16
    base = BaseReg[n];
17
18
    bits(64) addr = VAddress(base);
19
    if rt_unknown then
20
        data = Capability UNKNOWN;
21
22
        data = C[t];
23
    bits(64) cap_required = CAP_PERM_STORE;
24
25
    if CapIsTagSet(data) then
26
        cap_required = cap_required OR CAP_PERM_STORE_CAP;
27
        if CapIsLocal(data) then
28
             cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
29
    VACheckAddress (base, addr, CAPABILITY_DBYTES, cap_required, acctype);
MemC[addr, acctype] = data;
30
31
    BaseReg[n] = VAAdd(base, offset);
```

# 4.4.135 STR (pre-indexed)

Store capability (immediate pre-index) determines the base register to be used, derives an address from the base register, and stores a capability to memory from a Capability register. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.



```
STR <Ct>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')

STR <Ct>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9:'0000', 64);
```


## Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the signed immediate byte offset, a multiple of 16 in the range -4096 to 4080, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base;
    Capability data;
    acctype = AccType_NORMAL;
    boolean rt_unknown = FALSE;
    if n == t & a n != 31 then
        c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
10
        assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11
        case c of
            when Constraint NONE
                                         rt unknown = FALSE;
                                                               // value stored is original value
12
                                         rt_unknown = TRUE;
            when Constraint_UNKNOWN
                                                                // value stored is UNKNOWN
14
             when Constraint_UNDEF
                                         UNDEFINED;
15
            when Constraint_NOP
                                         EndOfInstruction();
16
    base = BaseReg[n];
17
18
    bits(64) addr = VAddress(base) + offset;
19
    if rt_unknown then
20
        data = Capability UNKNOWN;
21
22
        data = C[t];
23
    bits(64) cap_required = CAP_PERM_STORE;
24
25
    if CapIsTagSet(data) then
26
        cap_required = cap_required OR CAP_PERM_STORE_CAP;
27
        if CapIsLocal(data) then
28
             cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
29
    VACheckAddress (base, addr, CAPABILITY_DBYTES, cap_required, acctype);
MemC[addr, acctype] = data;
30
31
    BaseReg[n] = VAAdd(base, offset);
```

# 4.4.136 STR (register offset, capability, alternate base)

Store capability (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, and stores a capability to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. The offset register can optionally be shifted and extended. For information about memory accesses, see Load/Store addressing modes.



#### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <R> Is a width specifier, encoded in "sz":

SZ	< <b>R</b> >
0	W
1	Χ

<m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.

<extend> Is the index extend and shift specifier, encoded in sign:sz:

sign	SZ	<extend></extend>
0	0	UXTW
0	1	LSL
1	0	SXTW
1	1	SXTX

<amount> Is the index shift amount, encoded in "S":

S	<amount></amount>
0	[absent]
_1	#4

```
1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = AltBaseReg[n];
5 Capability data;
6
7 data = C[t];
8 bits(64) cap_required = CAP_PERM_STORE;
9 if CapIsTagSet(data) then
10 cap_required = cap_required OR CAP_PERM_STORE_CAP;
11 if CapIsLocal(data) then
```


# Chapter 4. Instruction definitions

## 4.4. New instructions

```
12 cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
13 bits(64) addr = VAddress(base) + offset;
14 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, AccType_NORMAL);
15 MemC[addr, AccType_NORMAL] = data;
```

# 4.4.137 STR (register offset, capability, normal base)

Store capability (register) determines the base register to be used, derives an address from the base register and an offset register, and stores a capability to the calculated address in memory. The offset register can optionally be shifted and extended. For information about memory accesses, see Load/Store addressing modes.



```
STR <Ct>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')

STR <Ct>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')

integer t = UInt(Ct);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer scale = LOG2_CAPABILITY_DBYTES;
ExtendType extend_type = DecodeRegExtend(sign:'1':sz);
integer shift = if S == '1' then scale else 0;
```

## **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <R> Is a width specifier, encoded in "sz":

SZ	< <b>R</b> >
0	W
1	X

<m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.

<extend> Is the index extend and shift specifier, encoded in sign:sz:

sign	SZ	<extend></extend>
0	0	UXTW
0	1	LSL
1	0	SXTW
1	1	SXTX

<amount> Is the index shift amount, encoded in "S":

S	<amount></amount>
0	[absent]
1	#4

```
CheckCapabilitiesEnabled();
   bits(64) offset = ExtendReg(m, extend_type, shift);
    VirtualAddress base = BaseReg[n];
   Capability data;
    data = C[t];
   bits(64) cap_required = CAP_PERM_STORE;
    if CapIsTagSet(data) then
10
        cap_required = cap_required OR CAP_PERM_STORE_CAP;
11
        if CapIsLocal(data) then
           cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
12
   bits(64) addr = VAddress(base) + offset;
13
    VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, AccType_NORMAL);
```

# Chapter 4. Instruction definitions 4.4. New instructions

15 MemC[addr, AccType\_NORMAL] = data;

# 4.4.138 STR (register offset, integer)

Store Register (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, and stores a word to the calculated address in memory. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.


It has encodings from 2 classes: Doubleword and Word

#### Doubleword



```
STR \langle Xt \rangle, [\langle Cn|CSP \rangle, \langle R \rangle \langle m \rangle \langle amount \rangle] // (PSTATE.C64 == '0')
     <Xt>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer scale = 3;
ExtendType extend_type = DecodeRegExtend(sign:'1':sz);
integer shift = if S == '1' then scale else 0;
integer regsize = 64;
```

#### Word



```
<Wt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
STR \langle Wt \rangle, [\langle Xn | SP \rangle, \langle R \rangle \langle m \rangle \{, \langle extend \rangle \langle amount \rangle \}] // (PSTATE.C64 == '1')
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer scale = 2;
ExtendType extend_type = DecodeRegExtend(sign:'1':sz);
integer shift = if S == '1' then scale else 0;
integer regsize = 32;
```

# **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <R> Is a width specifier, encoded in "sz":

SZ	< <b>R</b> >
0	W
1	X

Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in < m >the "Rm" field.

Non-confidential

<extend> Is the index extend and shift specifier, encoded in "sign:sz":

## Chapter 4. Instruction definitions

## 4.4. New instructions

sign	SZ	<extend></extend>
0	0	UXTW
0	1	LSL
1	0	SXTW
1	1	SXTX
	0 0 1 1	sign         sz           0         0           0         1           1         0           1         1

<amount> For the doubleword variant: is the index shift amount, encoded in "S":

S	<amount></amount>
0	[absent]
1	#3

For the word variant: is the index shift amount, encoded in "S":

S	<amount></amount>
0	[absent]
1	#2

```
1   CheckCapabilitiesEnabled();
2
3   bits(64) offset = ExtendReg(m, extend_type, shift);
4   VirtualAddress base = AltBaseReg[n];
5   integer datasize = 8 << scale;
6
7   bits(64) addr = VAddress(base) + offset;
8   VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
9   bits(datasize) data = X[t];
10   Mem[addr, datasize DIV 8, AccType_NORMAL] = data;</pre>
```

# 4.4.139 STR (register offset, SIMD&FP)

Store SIMD&FP Register (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, and stores a SIMD&FP register to the calculated address in memory. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: 32-bit and 64-bit

## 32-bit



```
STR \langle St \rangle, [\langle Cn | CSP \rangle, \langle R \rangle \langle m \rangle \langle mount \rangle] // (PSTATE.C64 == '0')
STR <St>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer scale = 2;
ExtendType extend_type = DecodeRegExtend(sign:'1':sz);
integer shift = if S == '1' then scale else 0;
```

## 64-bit



```
<Dt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
STR \langle Dt \rangle, [\langle Xn|SP \rangle, \langle R \rangle \langle m \rangle \{, \langle extend \rangle \langle amount \rangle \}] // (PSTATE.C64 == '1')
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer scale = 3;
ExtendType extend_type = DecodeRegExtend(sign:'1':sz);
integer shift = if S == '1' then scale else 0;
```

# **Assembler Symbols**

- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <R> Is a width specifier, encoded in "sz":

SZ	< <b>R</b> >
0	W
1	X

Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in < m >the "Rm" field.

<extend> Is the index extend and shift specifier, encoded in "sign:sz":

## 4.4. New instructions

sign	SZ	<extend></extend>
0	0	UXTW
0	1	LSL
1	0	SXTW
1	1	SXTX
	0 0 1 1	sign         sz           0         0           0         1           1         0           1         1

<amount> For the 32-bit variant: is the index shift amount, encoded in "S":

S	<amount></amount>
0	[absent]
1	#2


For the 64-bit variant: is the index shift amount, encoded in "S":

S	<amount></amount>
0	[absent]
1	#3

```
1  CheckCapabilitiesEnabled();
2  CheckFPAdvSIMDEnabled64();
3
4  bits(64) offset = ExtendReg(m, extend_type, shift);
5  VirtualAddress base = AltBaseReg[n];
6  integer datasize = 8 << scale;
7
8  bits(64) addr = VAddress(base) + offset;
9  VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
10  bits(datasize) data = V[t];
11  Mem[addr, datasize DIV 8, AccType_NORMAL] = data;</pre>
```

# 4.4.140 STR (unsigned offset, capability, alternate base)

Store capability (unsigned offset) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a capability to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



#### **Assembler Symbols**

<Ct> Is the capability name of the transfer register, encoded in the "Ct" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

<imm> Is the optional unsigned immediate byte offset, a multiple of 16 in the range 0 to 8176, defaulting to 0, encoded in the "imm9" field.

# 4.4.141 STR (unsigned offset, capability, normal base)

Store capability (unsigned offset) stores a capability to memory from a Capability register. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.



```
STR <Ct>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')

STR <Ct>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')

integer t = UInt(Ct);
integer n = UInt(Rn);
bits(64) offset = ZeroExtend(imm12:'0000', 64);
```

## **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- < Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the optional unsigned immediate byte offset, a multiple of 16 in the range 0 to 65520, defaulting to 0, encoded in the "imm12" field.


```
CheckCapabilitiesEnabled();
    VirtualAddress base;
    Capability data;
    acctype = AccType_NORMAL;
    base = BaseReg[n];
    bits(64) addr = VAddress(base) + offset;
     data = C[t];
10
    bits(64) cap_required = CAP_PERM_STORE;
12
    \textbf{if} \ \texttt{CapIsTagSet}(\texttt{data}) \ \textbf{then}
13
          cap_required = cap_required OR CAP_PERM_STORE_CAP;
          if CapIsLocal(data) then
14
    cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, acctype);
15
    MemC[addr, acctype] = data;
```

# 4.4.142 STR (unsigned offset, integer)


Store Register (unsigned offset) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a 32-bit word or 64-bit doubleword to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: Doubleword and Word

#### Doubleword



#### Word



#### **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> For the doubleword variant: is the optional unsigned immediate byte offset, a multiple of 8 in the range 0 to 4088, defaulting to 0, encoded in the "imm9" field.

For the word variant: is the optional unsigned immediate byte offset, a multiple of 4 in the range 0 to 2044, defaulting to 0, encoded in the "imm9" field.

```
1   CheckCapabilitiesEnabled();
2   
3   VirtualAddress base = AltBaseReg[n];
4   bits(64) addr = VAddress(base) + offset;
5
```

# Chapter 4. Instruction definitions

## 4.4. New instructions

- 6 VACheckAddress(base, addr, datasize DIV 8, CAP\_PERM\_STORE, AccType\_NORMAL);
  7 bits(datasize) data = X[t];
  8 Mem[addr, datasize DIV 8, AccType\_NORMAL] = data;

# 4.4.143 STRB (register offset)

Store Register Byte (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, and stores a byte to the calculated address in memory. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
STRB <Wt>, [<Cn|CSP>, <R><m>, <extend>] // (PSTATE.C64 == '0')

STRB <Wt>, [<Xn|SP>, <R><m>, <extend>] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 0;

ExtendType extend_type = DecodeRegExtend(sign:'1':sz);
6 integer shift = if S == '1' then scale else 0;
7 integer regsize = 32;
```

## **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

<R> Is a width specifier, encoded in "sz":

SZ	< <b>R</b> >
0	W
1	X

<m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.

<extend> Is the index extend and shift specifier, encoded in "sign:sz":

S	ign	SZ	<extend></extend>
	0	0	UXTW
	0	1	LSL
	1	0	SXTW
	1	1	SXTX

```
CheckCapabilitiesEnabled();

bits(64) offset = ExtendReg(m, extend_type, shift);

VirtualAddress base = AltBaseReg[n];

integer datasize = 8 << scale;

bits(64) addr = VAddress(base) + offset;


VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);

bits(datasize) data = X[t];

Mem[addr, datasize DIV 8, AccType_NORMAL] = data;</pre>
```

# 4.4.144 STRB (unsigned offset)

Store Register Byte (unsigned offset) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a byte to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



## **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the optional unsigned immediate byte offset, in the range 0 to 511, defaulting to 0, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();


VirtualAddress base = AltBaseReg[n];
bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
bits(datasize) data = X[t];

Mem[addr, datasize DIV 8, AccType_NORMAL] = data;
```

## 4.4.145 STRH

Store Register Halfword (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, and stores a halfword to the calculated address in memory. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



## **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

<R> Is a width specifier, encoded in "sz":

SZ	< <b>R</b> >
0	W
_1	Х

<m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.

<extend> Is the index extend and shift specifier, encoded in sign:sz:

sign	SZ	<extend></extend>
0	0	UXTW
0	1	LSL
1	0	SXTW
1	1	SXTX

<amount> Is the index shift amount, encoded in "S":

S	<amount></amount>
0	[absent]
1	#1

```
1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = AltBaseReg[n];
5 integer datasize = 8 << scale;
6
7 bits(64) addr = VAddress(base) + offset;
8 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
9 bits(datasize) data = X[t];
10 Mem[addr, datasize DIV 8, AccType_NORMAL] = data;</pre>
```

# 4.4.146 STTR

Store capability (unprivileged) determines the base register to be used, derives an address from the base register and an immediate offset, and stores a capability to the calculated address in memory. For information about memory accesses, see Load/Store addressing modes. Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the Effective value of PSTATE.UAO is 0 and either:

\* The instruction is executed at EL1. \* The instruction is executed at EL2 when the Effective value of both HCR\_EL2.E2H and HCR\_EL2.TGE are 1.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed.

In all cases the memory access operates with the capability restrictions as determined by the Exception level at which the instruction is executed.




### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the signed immediate byte offset, a multiple of 16 in the range -4096 to 4080, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base;
4
   Capability data;
   unpriv_at_el1 = PSTATE.EL == EL1;
   unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H,TGE> == '11';
    user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
    if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
10
        acctype = AccType_UNPRIV;
11
        acctype = AccType_NORMAL;
12
13
14
   base = BaseReg[n];
   bits(64) addr = VAddress(base) + offset;
15
    data = C[t];
17
   bits(64) cap_required = CAP_PERM_STORE;
18
19
    if CapIsTagSet(data) then
20
        cap required = cap required OR CAP PERM STORE CAP;
21
        if CapIsLocal(data) then
22
            cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
23
    VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, acctype);
   MemC[addr, acctype] = data;
```

# 4.4.147 STUR (capability, alternate base)

Store capability (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a capability to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.




### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

# 4.4.148 STUR (capability, normal base)

Store capability (unscaled) determines the base register to be used, derives an address from the base register and an immediate offset, and stores a capability to the calculated address in memory. For information about memory accesses, see Load/Store addressing modes.



### **Assembler Symbols**

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base;
    Capability data;
    acctype = AccType_NORMAL;
    base = BaseReg[n];
    bits(64) addr = VAddress(base) + offset;
    data = C[t];
10
    bits(64) cap_required = CAP_PERM_STORE;
    if CapIsTagSet(data) then
13
        cap_required = cap_required OR CAP_PERM_STORE_CAP;
14
        if CapIsLocal(data) then
            cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
15
    VACheckAddress (base, addr, CAPABILITY_DBYTES, cap_required, acctype);
MemC[addr, acctype] = data;
16
```

# 4.4.149 STUR (integer)

Store Register (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a 32-bit word or 64-bit doubleword to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: Doubleword and Word

### Doubleword



#### Word



# **Assembler Symbols**

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();

VirtualAddress base = AltBaseReg[n];
bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
bits(datasize) data = X[t];
Mem[addr, datasize DIV 8, AccType_NORMAL] = data;
```

# 4.4.150 STUR (SIMD&FP)

Store SIMD&FP Register (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a SIMD&FP register to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 5 classes: 8-bit, 16-bit, 32-bit, 64-bit and 128-bit

### 8-bit



### 16-bit



```
STUR <ht>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')

STUR <ht>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')

1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 16;
```

# 32-bit




### 64-bit



#### 4.4. New instructions

### 128-bit



### **Assembler Symbols**

- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
  - <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.


```
CheckCapabilitiesEnabled();
CheckFPAdvSIMDEnabled64();

VirtualAddress base = AltBaseReg[n];
bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
bits(datasize) data = V[t];
Mem[addr, datasize DIV 8, AccType_NORMAL] = data;
```

### 4.4.151 STURB

Store Register Byte (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a byte to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



### **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

<imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();


VirtualAddress base = AltBaseReg[n];
bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
bits(datasize) data = X[t];

Mem[addr, datasize DIV 8, AccType_NORMAL] = data;
```

# 4.4.152 STURH

Store Register Halfword (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a halfword to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



### **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

< Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

<imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

```
CheckCapabilitiesEnabled();


VirtualAddress base = AltBaseReg[n];
bits(64) addr = VAddress(base) + offset;

VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
bits(datasize) data = X[t];

Mem[addr, datasize DIV 8, AccType_NORMAL] = data;
```

### 4.4.153 STXP

Store Exclusive Pair of capabilities determines the base register to be used, derives an address from the base register, and stores two capabilities to the calculated address in memory. A 256-bit pair requires the address to be 256-bit aligned. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. For information about memory accesses, see Load/Store addressing modes.



```
STXP <Ws>, <Ct>, <Ct2>, [<Xn|SP>] // (PSTATE.C64 == '0')

STXP <Ws>, <Ct>, <Ct2>, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer t2 = UInt(Ct2);
3 integer n = UInt(Rn);
4 integer s = UInt(Rs);
5 AccType acctype = AccType_ATOMIC;
```

### **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field.
- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base;
    Capability data1;
    Capability data2;
   boolean rt_unknown = FALSE;
   boolean rn_unknown = FALSE;
    if s == t || s == t2 then
10
        Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
11
        assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
12
        case c of
13
            when Constraint UNKNOWN
                                         rt_unknown = TRUE;
                                                                // store UNKNOWN value
                                         rt unknown = FALSE;
14
                                                                // store original value
            when Constraint NONE
15
            when Constraint_UNDEF
                                        UNDEFINED;
16
            when Constraint_NOP
                                        EndOfInstruction();
17
            n && n != 31 then
18
        Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
19
        assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
20
        case c of
21
            when Constraint_UNKNOWN
                                        rn_unknown = TRUE;
                                                                // address is UNKNOWN
22
            when Constraint_NONE
                                         rn_unknown = FALSE;
                                                                // address is original base
23
24
25
            when Constraint_UNDEF
                                         UNDEFINED;
            when Constraint_NOP
                                        EndOfInstruction();
26
    if rt unknown then
27
        data1 = Capability UNKNOWN;
28
        data2 = Capability UNKNOWN;
29
30
        data1 = C[t];
31
32
        data2 = C[t2];
33
    if rn unknown then
        base = VirtualAddress UNKNOWN;
```

### Chapter 4. Instruction definitions

### 4.4. New instructions

```
else
        base = BaseReg[n];
    bits(64) cap_required1 = CAP_PERM_STORE;
38
    bits(64) cap_required2 = CAP_PERM_STORE;
39
40
    if CapIsTagSet(data1) then
41
         cap_required1 = cap_required1 OR CAP_PERM_STORE_CAP;
if CapIsLocal(data1) then
42
43
             cap_required1 = cap_required1 OR CAP_PERM_STORE_LOCAL;
44
45
    if CapIsTagSet(data2) then
         46
47
48
50
    bits(64) addr = VAddress(base);
    VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required1, acctype);
VACheckAddress(base, addr + CAPABILITY_DBYTES<63:0>, CAPABILITY_DBYTES, cap_required2, acctype);
51
52
53
54
    bit status = '1';
    if AArch64.ExclusiveMonitorsPass(addr, CAPABILITY_DBYTES*2) then
     MemCP(addr, acctype, data1, data2);
57 status = Exclusiveronics;
58 X[s] = ZeroExtend(status, 32);
         status = ExclusiveMonitorsStatus();
```

### 4.4.154 STXR

Store Exclusive capability determines the base register to be used, derives an address from the base register, and stores a capability to the calculated address in memory. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. For information about memory accesses, see Load/Store addressing modes.

```
31 23 22 21 20 16 15 14 10 9 5 4 0 0 0 1 0 0 0 0 Rs 0 1 1 1 1 1 1 Rn Ct
```

```
STXR <Ws>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')

STXR <Ws>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 integer s = UInt(Rs);
4 AccType acctype = AccType_ATOMIC;
```

### **Assembler Symbols**

- <Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field.
- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base;
    Capability data;
    boolean rt_unknown = FALSE;
    boolean rn_unknown = FALSE;
    if s == t then
        Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
10
        assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
11
12
            \textbf{when} \ \texttt{Constraint\_UNKNOWN}
                                          rt_unknown = TRUE;
                                                                  // store UNKNOWN value
13
            when Constraint NONE
                                         rt unknown = FALSE;
                                                                 // store original value
            when Constraint_UNDEF
14
                                         UNDEFINED:
15
            when Constraint NOP
                                         EndOfInstruction();
16
    if s == n && n != 31 then
        Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
17
18
        assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
19
        case c of
20
            when Constraint UNKNOWN
                                         rn_unknown = TRUE;
                                                                 // address is UNKNOWN
21
            \textbf{when} \ \texttt{Constraint\_NONE}
                                         rn_unknown = FALSE;
                                                                 // address is original base
22
                                          UNDEFINED;
            when Constraint_UNDEF
23
             when Constraint_NOP
                                         EndOfInstruction();
24
25
26
    if rn unknown then
        base = VirtualAddress UNKNOWN;
27
    else
28
        base = BaseReq[n];
29
30
    if rt_unknown then
31
        data = Capability UNKNOWN;
32
33
        data = C[t];
34
    bits(64) cap_required = CAP_PERM_STORE;
35
    if CapIsTagSet(data) then
36
        cap_required = cap_required OR CAP_PERM_STORE_CAP;
37
38
        if CapIsLocal(data) then
            cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
```

# Chapter 4. Instruction definitions

### 4.4. New instructions

```
bits(64) addr = VAddress(base);
VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, acctype);
42
```

### 4.4.155 SUB

Subtract (immediate) copies a capability from the source Capability register to the destination Capability register with an optionally shifted immediate value subtracted from the value field. If the result is not representable the destination Capability register tag is cleared. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



### **Assembler Symbols**


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
  - <imm> Is the unsigned immediate operand, in the range 0 to 4095, encoded in the "imm12" field.
- <amount> Is the index shift amount, encoded in"sh":

sh	<amount></amount>
0	# O
_ 1	#12

### 4.4.156 SUBS

Subtract, setting flags if the Capability Tag of the first source Capability register is not the same as the Capability Tag of the second source Capability register subtracts the Capability Tag of the first source Capability register from the Capability Tag of the second source Capability register and writes the result to the destination 64-bit register otherwise subtracts the Value field of the first source Capability register from the Value field of the second source Capability register and writes the result to the destination 64-bit register. The instruction updates the condition flags based on the result.

This instruction is used by the alias CMP.




# **Assembler Symbols**

- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.

```
CheckCapabilitiesEnabled();
    Capability operand1 = C[n];
Capability operand2 = C[m];
    boolean tag1 = CapIsTagSet(operand1);
    boolean tag2 = CapIsTagSet(operand2);
    bits(64) result;
    bits(4) nzcv;
10
    if tag1 != tag2 then
11
12
         bits(2) interim;
13
         bits(2) tvalue1 = if tag1 then '01' else '00';
         bits(2) tvalue2 = if tag2 then '01' else '00';
(interim, nzcv) = AddWithCarry(tvalue1, NOT(tvalue2), '1');
14
15
16
         result = ZeroExtend(interim, 64);
17
         bits(64) value1 = CapGetValue(operand1);
18
19
         bits(64) value2 = CapGetValue(operand2);
         (result, nzcv) = AddWithCarry(value1, NOT(value2), '1');
20
21
22
    PSTATE. <N, Z, C, V> = nzcv;
    X[d] = result;
```

# 4.4.157 SWP

Swap capabilities in memory determines the base register to be used, derives an address from the base register, atomically loads a Capability register from the calculated address in memory, and atomically stores another Capability register back to the same calculated address. The Capability register initially loaded from the calculated address in memory is returned to the destination Capability register.



```
SWP <Cs>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWP <Cs>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer s = UInt(Cs);
3 integer n = UInt(Rn);
4 AccType ldacctype = AccType_ATOMICRW;
5 AccType stacctype = AccType_ATOMICRW;
```


### **Assembler Symbols**

- <Cs> Is the capability name of the register to be stored, encoded in the "Cs" field.
- <Ct> Is the capability name of the register to be loaded, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
3
   VirtualAddress base = BaseReg[n];
   Capability data;
   Capability store_data;
   bits(64) addr = VAddress(base);
    store_data = C[s];
    VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
10
   bits(64) cap_required = CAP_PERM_STORE;
    if CapIsTagSet(store_data) then
11
        cap_required = cap_required OR CAP_PERM_STORE_CAP;
12
13
        if CapIsLocal(store_data) then
14
            cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
15
   VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
16
17
    data = MemAtomicC(addr, MemAtomicOp_SWP, store_data, ldacctype, stacctype);
   data = CapSquashPostLoadCap(data, base);
18
   C[t] = data;
```

# 4.4.158 SWPA

Swap capabilities in memory with acquire determines the base register to be used, derives an address from the base register, atomically loads a Capability register from the calculated address in memory, and atomically stores another Capability register back to the same calculated address. The Capability register initially loaded from the calculated address in memory is returned to the destination Capability register. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release.



```
SWPA <Cs>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPA <Cs>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer s = UInt(Cs);
3 integer n = UInt(Rn);
4 AccType ldacctype = if Ct != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
5 AccType stacctype = AccType_ATOMICRW;
```

### **Assembler Symbols**

- <Cs> Is the capability name of the register to be stored, encoded in the "Cs" field.
- <Ct> Is the capability name of the register to be loaded, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
   VirtualAddress base = BaseReg[n];
    Capability data;
   Capability store_data;
   bits(64) addr = VAddress(base);
    store data = C[s];
    VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
   bits(64) cap_required = CAP_PERM_STORE;
10
    if CapIsTagSet(store_data) then
12
        cap_required = cap_required OR CAP_PERM_STORE_CAP;
13
        if CapIsLocal(store_data) then
            cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
14
    VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
17
    data = MemAtomicC(addr, MemAtomicOp_SWP, store_data, ldacctype, stacctype);
18
    data = CapSquashPostLoadCap(data, base);
19
   C[t] = data;
```

### 4.4.159 SWPAL

Swap capabilities in memory with acquire and release determines the base register to be used, derives an address from the base register, atomically loads a Capability register from the calculated address in memory, and atomically stores another Capability register back to the same calculated address. The Capability register initially loaded from the calculated address in memory is returned to the destination Capability register. This instruction loads from memory with acquire and release semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release.



```
SWPAL <Cs>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPAL <Cs>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 integer t = UInt(Ct);
2 integer s = UInt(Cs);
3 integer n = UInt(Rn);
4 AccType ldacctype = if Ct != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
5 AccType stacctype = AccType_ORDEREDATOMICRW;
```

### **Assembler Symbols**

- <Cs> Is the capability name of the register to be stored, encoded in the "Cs" field.
- <Ct> Is the capability name of the register to be loaded, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
    VirtualAddress base = BaseReg[n];
    Capability data;
    Capability store_data;
    bits(64) addr = VAddress(base);
    store data = C[s];
    VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
    bits(64) cap_required = CAP_PERM_STORE;
10
    if CapIsTagSet(store_data) then
12
         cap_required = cap_required OR CAP_PERM_STORE_CAP;
13
        \textbf{if} \ \texttt{CapIsLocal} \ (\texttt{store\_data}) \ \ \textbf{then}
             cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
14
    VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
17
    data = MemAtomicC(addr, MemAtomicOp_SWP, store_data, ldacctype, stacctype);
18
    data = CapSquashPostLoadCap(data, base);
19
    C[t] = data;
```

# 4.4.160 SWPL

Swap capabilities in memory with release determines the base register to be used, derives an address from the base register, atomically loads a Capability register from the calculated address in memory, and atomically stores another Capability register back to the same calculated address. The Capability register initially loaded from the calculated address in memory is returned to the destination Capability register. This instruction loads from memory with release semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release.



### **Assembler Symbols**

- <Cs> Is the capability name of the register to be stored, encoded in the "Cs" field.
- <Ct> Is the capability name of the register to be loaded, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

```
CheckCapabilitiesEnabled();
   VirtualAddress base = BaseReg[n];
    Capability data;
   Capability store_data;
   bits(64) addr = VAddress(base);
    store data = C[s];
    VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
   bits(64) cap_required = CAP_PERM_STORE;
    if CapIsTagSet(store_data) then
12
        cap_required = cap_required OR CAP_PERM_STORE_CAP;
13
        if CapIsLocal(store_data) then
            cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
14
    VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
17
    data = MemAtomicC(addr, MemAtomicOp_SWP, store_data, ldacctype, stacctype);
18
    data = CapSquashPostLoadCap(data, base);
19
   C[t] = data;
```

# 4.4.161 UNSEAL

Unseal Capability unseals a capability with an unsealing capability, by checking the ObjectType of the capability against the Capability Value of the unsealing capability, and writes the result to the destination Capability register.



```
UNSEAL <Cd>, <Cn>, <Cm>

integer d = UInt(Cd);
integer n = UInt(Cn);
integer m = UInt(Cm);
```

### **Assembler Symbols**

- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.

```
CheckCapabilitiesEnabled();
     bits(64) value = CapGetValue(C[m]);
bits(64) otype = CapGetObjectType(C[n]);
     Capability c = CapUnseal(C[n]);
     if !CapCheckPermissions(C[m], CAP_PERM_GLOBAL) then
    c = CapClearPerms(c, CAP_PERM_GLOBAL);
10
     if CapIsTagSet(C[n]) && CapIsTagSet(C[m]) &&
           CapIsSealed(C[m]) && !CapIsSealed(C[m]) && CapCheckPermissions(C[m], CAP_PERM_UNSEAL) &&
12
13
14
           CapIsInBounds(C[m]) &&
15
           \verb"otype" == "value" \verb"then"
16
17
           C[d] = c;
          C[d] = CapWithTagClear(c);
```

# 4.5 Index by encoding


# Top-level encodings for A64



op0	Instruction details
0000x	Reserved
00010	Morello encodings
00011	UNALLOCATED
001xx	UNALLOCATED
100xx	Data Processing – Immediate
101xx	Branches, Exception Generating and System instructions
x1x0x	Loads and Stores
x101x	Data Processing – Register
x111x	Data Processing – Scalar Floating-Point and Advanced SIMD

# Reserved


These instructions are under the top-level.



op0	op1	Instruction details
000	000000000	UDF
000	0001xxxxx	UNALLOCATED
!= 000		UNALLOCATED

# Morello encodings

These instructions are under the top-level.




op0	op1	op2	op3	Instruction details
000				Morello add/subtract capability
001				morello_load_store_misc_1
010				morello_load_store_misc_2
011				morello_load_store_misc_3
100	00x			LDR (literal)

op0	op1	op2	op3	Instruction details
100	01x			Morello load/store unsigned offset via alternate base
100	1xx			Morello load/store register via alternate base
101				morello_load_store_misc_4
110	0xx			Morello load/store unsigned offset
110	100			Morello get/set system register
110	101			ADD (extended register)
110	11x			morello_misc
111				Morello load/store unscaled immediate via alternate base

# Morello add/subtract capability

These instructions are under Morello encodings.



A	Instruction Details
0	ADD (immediate)
1	SUB

# morello\_load\_store\_misc\_1


These instructions are under Morello encodings.



op0	Instruction details
0	Morello load/ exclusive
1	Morello load/store pair postindex

# Morello load/ exclusive

These instructions are under morello\_load\_store\_misc\_1.



L	op	Rs	ο2	Ct2	Instruction Details
0	0		0	11111	STXR
0	0		1	11111	STLXR
0	1		0		STXP
0	1		1		STLXP

L	op	Rs	ο2	Ct2	Instruction Details
1	0	11111	0	11111	LDXR
1	0	11111	1	11111	LDAXR
1	1	11111	0		LDXP
1	1	11111	1		LDAXP

# Morello load/store pair postindex


These instructions are under morello\_load\_store\_misc\_1.



# L Instruction Details 0 STP (post-indexed) 1 LDP (post-indexed)

# morello\_load\_store\_misc\_2


These instructions are under Morello encodings.



op0	op1	op2	Instruction details
0	0	0	Morello load/store acquire/release capability via alternate base
0	0	1	Morello load/store acquire/release
0	1		Morello load/store acquire/release via alternate base
1	·		Morello load/store pair

# Morello load/store acquire/release capability via alternate base


These instructions are under morello\_load\_store\_misc\_2.



L	Rs	Ct2	Instruction Details
0	11111	11111	STLR (capability, alternate base)
1	11111	11111	LDAR (capability, alternate base)

# Morello load/store acquire/release


These instructions are under morello\_load\_store\_misc\_2.



L	Rs	Ct2	<b>Instruction Details</b>
0	11111	11111	STLR (capability, normal base)
1	11111	11111	LDAR (capability, normal base)

# Morello load/store acquire/release via alternate base


These instructions are under morello\_load\_store\_misc\_2.



L	Rs	op	Rt2	<b>Instruction Details</b>
0	11111	0	11111	STLRB
0	11111	1	11111	STLR (integer)
1	11111	0	11111	LDARB
1	11111	1	11111	LDAR (integer)

# Morello load/store pair


These instructions are under morello\_load\_store\_misc\_2.



# L Instruction Details 0 STP (signed offset) 1 LDP (signed offset)

# morello\_load\_store\_misc\_3

These instructions are under Morello encodings.



op0	Instruction details
0	Morello load/store pair non-temporal
1	Morello load/store pair preindex

# Morello load/store pair non-temporal

These instructions are under morello\_load\_store\_misc\_3.



L	Instruction Details
0	STNP
1	LDNP

# Morello load/store pair preindex

These instructions are under morello\_load\_store\_misc\_3.



# L Instruction Details STP (pre-indexed) LDP (pre-indexed)

# Morello load/store unsigned offset via alternate base


These instructions are under Morello encodings.



L	op	<b>Instruction Details</b>
0	00	STR (unsigned offset, capability, alternate base)
0	01	STRB (unsigned offset)
0	10	STR (unsigned offset, integer) — word
0	11	STR (unsigned offset, integer) — doubleword
1	00	LDR (unsigned offset, capability, alternate base)
1	01	LDRB (unsigned offset)
1	10	LDR (unsigned offset, integer) — word
1	11	LDR (unsigned offset, integer) — doubleword

# Morello load/store register via alternate base

These instructions are under Morello encodings.




L	op	opc	Instruction Details
0	0	00	STRB (register offset)
0	0	01	LDRSB — doubleword
0	0	10	LDRSH — doubleword
0	0	11	STRH
0	1	00	STR (register offset, integer) — word
0	1	01	STR (register offset, integer) — doubleword

L	op	opc	Instruction Details
0	1	10	STR (register offset, SIMD&FP) — 64-bit
0	1	11	STR (register offset, SIMD&FP) — 32-bit
1	0	00	LDRB (register offset)
1	0	01	LDRSB — word
1	0	10	LDRSH — word
1	0	11	LDRH
1	1	00	LDR (register offset, integer) — word
1	1	01	LDR (register offset, integer) — doubleword
1	1	10	LDR (register offset, SIMD&FP) — 64-bit
1	1	11	LDR (register offset, SIMD&FP) — 32-bit

# $morello\_load\_store\_misc\_4$

These instructions are under Morello encodings.



op0	op1	Instruction details
0	xxxx00	Morello load/store unscaled immediate
0	xxxx01	Morello load/store immediate postindex
0	xxxx10	Morello load/store immediate translated
0	xxxx11	Morello load/store immediate preindex
1	100000	Morello swap
1	110000	LDAPR
1	x11111	Morello compare and swap
1	x1xx10	Morello load/store register

# Morello load/store unscaled immediate

These instructions are under morello\_load\_store\_misc\_4.



opc	Instruction Details
00	STUR (capability, normal base)
01	LDUR (capability, normal base)

# Morello load/store immediate postindex


These instructions are under morello\_load\_store\_misc\_4.



opc	Instruction Details
00	STR (post-indexed)
01	LDR (post-indexed)

# Morello load/store immediate translated

These instructions are under morello\_load\_store\_misc\_4.



opc	Instruction Details
00	STTR
01	LDTR

# Morello load/store immediate preindex


These instructions are under morello\_load\_store\_misc\_4.



opc	Instruction Details
00	STR (pre-indexed)
01	LDR (pre-indexed)

# Morello swap

These instructions are under morello\_load\_store\_misc\_4.



opc	Instruction Details
00	SWP
01	SWPL
10	SWPA
11	SWPAL

# Morello compare and swap


These instructions are under morello\_load\_store\_misc\_4.



opc	opc2	Instruction Details
10	xxxxx0	CAS
10	xxxxx1	CASL
11	xxxxx0	CASA
11	xxxxx1	CASAL

# Morello load/store register

These instructions are under morello\_load\_store\_misc\_4.



opc	<b>Instruction Details</b>
00	STR (register offset, capability, normal base)
01	LDR (register offset, capability, normal base)

# Morello load/store unsigned offset


These instructions are under Morello encodings.




# L Instruction Details O STR (unsigned offset, capability, normal base) 1 LDR (unsigned offset, capability, normal base)

# Morello get/set system register

These instructions are under Morello encodings.





# $morello\_misc$

These instructions are under Morello encodings.




op0	op1	op2	op3	Instruction details
000000xxx	10	0		Morello get field 1
0000010xx	10	0		Morello get field 2
0000011xx	10	0		Morello miscellaneous capability 0
0000100xx	10	0	00000	Morello branch
0000100xx	10	0	00001	Morello checks
0000100xx	10	0	00010	Morello branch sealed direct
0000100xx	10	0	00011	Morello branch restricted
0000110xx	10	0		SEAL (immediate)
0001000xx	10	0		Morello load pair and branch
0001001xx	10	0		Morello load/store tags
0001010xx	10	0		Morello convert to pointer
0001011xx	10	0		Morello convert to capability with implicit operand
000110xxx	10	0		CLRPERM (immediate)
0001110xx	10	0		Morello 1 src 1 dest
01xxxxxxx	10	0	0000x	Morello branch sealed indirect
0xxxxx0xx	00	0		Morello set field 1
0xxxxx0xx	00	1		Morello miscellaneous capability 1
0xxxxx10x	00	0		Morello set field 2
0xxxxx110	00	0		CVT (to pointer)
0xxxxx111	00	0		SCFLGS
0xxxxx1xx	00	1	00000	Morello branch to sealed
0xxxxx1xx	00	1	00001	Morello 2 src cap
0xxxxxxx0	01	0		Morello miscellaneous capability 2
0xxxxxxx0	11	0		Morello alignment
0xxxxxxx1	01	0		Morello bitwise
0xxxxxxx1	11	0		Morello immediate bounds
0xxxxxxxx	x1	1		CSEL
1xxxxx0x0	11	0		Morello convert to capability
1xxxxx100	11	0		SUBS
1xxxxxx1x		1		Morello load/store capability via alternate base

op0	op1	op2	op3	Instruction details	
1xxxxxxxx	!= 11	0		Morello logical immediate	

# Morello get field 1


These instructions are under morello\_misc.



opc	Instruction Details
000	GCBASE
001	GCLEN
010	GCVALUE
011	GCOFF
100	GCTAG
101	GCSEAL
110	GCPERM
111	GCTYPE

# Morello get field 2


These instructions are under morello\_misc.



opc	<b>Instruction Details</b>
00	GCLIM
01	GCFLGS
10	CFHI


# Morello miscellaneous capability 0

These instructions are under morello\_misc.



opc	<b>Instruction Details</b>
00	CLRTAG
10	СРҮ


# Morello branch



opc	Cn	Instruction Details
00		BR (indirect)
01		BLR (indirect)
10		RET
11	11111	BX

# Morello checks


These instructions are under morello\_misc.



opc	Instruction Details
00	CHKSLD
01	CHKTGD

### Morello branch sealed direct


These instructions are under morello\_misc.



opc	Instruction Details
00	BRS (capability)
01	BLRS (capability)
10	RETS (capability)

# Morello branch restricted

These instructions are under morello\_misc.



opc	Instruction Details
00	BRR
01	BLRR
10	RETR


# Morello load pair and branch



opc	<b>Instruction Details</b>
00	LDPBR
01	LDPBLR

# Morello load/store tags


These instructions are under morello\_misc.



opc	Instruction Details
00	STCT
01	LDCT

# Morello convert to pointer


These instructions are under morello\_misc.



opc	Instruction Details
00	CVTD (to pointer)
01	CVTP (to pointer)


# Morello convert to capability with implicit operand

These instructions are under morello\_misc.



opc	<b>Instruction Details</b>
00	CVTD (to capability)
01	CVTP (to capability)
10	CVTDZ
11	CVTPZ


# Morello 1 src 1 dest



opc	Instruction Details
00	RRLEN
01	RRMASK

# Morello branch sealed indirect


These instructions are under morello\_misc.



op	Instruction Details
0	BR (memory indirect)
1	BLR (memory indirect)

# Morello set field 1


These instructions are under morello\_misc.



opc	Instruction Details
00	SCBNDS (register)
01	SCBNDSE
10	SCVALUE
11	SCOFF


# Morello miscellaneous capability 1

These instructions are under morello\_misc.



opc	Instruction Details
00	BUILD
01	СРҮТҮРЕ
10	CSEAL
11	CPYVALUE


# Morello set field 2



op	Instruction Details
0	SCTAG
1	CLRPERM (register)

# Morello branch to sealed


These instructions are under morello\_misc.



opc	Instruction Details
00	BRS (pair of capabilities)
01	BLRS (pair of capabilities)
10	RETS (pair of capabilities)

# Morello 2 src cap


These instructions are under morello\_misc.



opc	<b>Instruction Details</b>
00	CHKSS
01	CHKEQ

# Morello miscellaneous capability 2

These instructions are under morello\_misc.



opc	<b>Instruction Details</b>
00	SEAL (capability)
01	UNSEAL
10	CHKSSU

# Morello alignment



U	Instruction Details
0	ALIGND
1	ALIGNU

### Morello bitwise

These instructions are under morello misc.



opc	Instruction Details
00	BICFLGS (register)
01	ORRFLGS (register)
10	EORFLGS (register)
11	СТНІ

# Morello immediate bounds

These instructions are under morello\_misc.



### **S** Instruction Details



# Morello convert to capability


These instructions are under morello\_misc.



op	<b>Instruction Details</b>
0	CVT (to capability)
1	CVTZ

# Morello load/store capability via alternate base

These instructions are under morello\_misc.



# L Instruction Details STR (register offset, capability, alternate base) LDR (register offset, capability, alternate base)

# Morello logical immediate



The following constraints also apply to this encoding: opc != 11 && opc != 11

opc	Instruction Details
00	BICFLGS (immediate)
01	ORRFLGS (immediate)
10	EORFLGS (immediate)

# Morello load/store unscaled immediate via alternate base

These instructions are under Morello encodings.



op1	V	op2	Instruction Details
00	0	00	STURB
00	0	01	LDURB
00	0	10	LDURSB — doubleword
00	0	11	LDURSB — word
00	1	00	STUR (SIMD&FP) — 8-bit
00	1	01	LDUR (SIMD&FP) — 8-bit
00	1	10	STUR (SIMD&FP) — 128-bit
00	1	11	LDUR (SIMD&FP) — 128-bit
01	0	00	STURH
01	0	01	LDURH
01	0	10	LDURSH — doubleword
01	0	11	LDURSH — word
01	1	00	STUR (SIMD&FP) — 16-bit
01	1	01	LDUR (SIMD&FP) — 16-bit
10	0	00	STUR (integer) — word
10	0	01	LDUR (integer) — word
10	0	10	LDURSW
10	0	11	STUR (capability, alternate base)
10	1	00	STUR (SIMD&FP) — 32-bit
10	1	01	LDUR (SIMD&FP) — 32-bit
11	0	00	STUR (integer) — doubleword
11	0	01	LDUR (integer) — doubleword
11	0	11	LDUR (capability, alternate base)
-			

op1	V	op2	Instruction Details
11	1	00	STUR (SIMD&FP) — 64-bit
11	1	01	LDUR (SIMD&FP) — 64-bit

# **Data Processing – Immediate**

These instructions are under the top-level.



op0	Instruction details
00x	aarch64_adr
010	Add/subtract (immediate)
011	Add/subtract (immediate, with tags)
100	Logical (immediate)
101	Move wide (immediate)
110	Bitfield
111	Extract

# aarch64\_adr


These instructions are under Data Processing – Immediate.



op	P	Instruction Details
0		ADR
1		ADRP
1	0	ADRDP
1	1	ADRP

# Add/subtract (immediate)

These instructions are under Data Processing – Immediate.



sf	op	S	Instruction Details
0	0	0	ADD (immediate) — 32-bit
0	0	1	ADDS (immediate) — 32-bit
0	1	0	SUB (immediate) — 32-bit
0	1	1	SUBS (immediate) — 32-bit

sf	op	S	Instruction Details
1	0	0	ADD (immediate) — 64-bit
1	0	1	ADDS (immediate) — 64-bit
1	1	0	SUB (immediate) — 64-bit
1	1	1	SUBS (immediate) — 64-bit

### Add/subtract (immediate, with tags)

These instructions are under Data Processing – Immediate.



sf	S	<b>o2</b>	Instruction Details		
		1	UNALLOCATED		
0		0	UNALLOCATED		
1	1	0	UNALLOCATED		

## Logical (immediate)

These instructions are under Data Processing – Immediate.



sf	opc	N	<b>Instruction Details</b>			
0		1	UNALLOCATED			
0	00	0	AND (immediate) — 32-bit			
0	01	0	ORR (immediate) — 32-bit			
0	10	0	EOR (immediate) — 32-bit			
0	11	0	ANDS (immediate) — 32-bit			
1	00		AND (immediate) — 64-bit			
1	01		ORR (immediate) — 64-bit			
1	10		EOR (immediate) — 64-bit			
1	11		ANDS (immediate) — 64-bit			
			The state of the s			

### Move wide (immediate)

These instructions are under Data Processing – Immediate.



S	f	opc	hw	<b>Instruction Details</b>
		01		UNALLOCATED

sf	opc	hw	<b>Instruction Details</b>
0		1x	UNALLOCATED
0	00	0x	MOVN — 32-bit
0	10	0x	MOVZ — 32-bit
0	11	0x	MOVK — 32-bit
1	00		MOVN — 64-bit
1	10		MOVZ — 64-bit
1	11		MOVK — 64-bit

## Bitfield


These instructions are under Data Processing – Immediate.



sf	opc	N	<b>Instruction Details</b>
	11		UNALLOCATED
0		1	UNALLOCATED
0	00	0	SBFM — 32-bit
0	01	0	BFM — 32-bit
0	10	0	UBFM — 32-bit
1		0	UNALLOCATED
1	00	1	SBFM — 64-bit
1	01	1	BFM — 64-bit
1	10	1	UBFM — 64-bit

# Extract

These instructions are under Data Processing – Immediate.



sf	op21	N	00	imms	<b>Instruction Details</b>
	x1				UNALLOCATED
	00		1		UNALLOCATED
	1x				UNALLOCATED
0				1xxxxx	UNALLOCATED
0		1			UNALLOCATED
0	00	0	0	0xxxxx	EXTR — 32-bit
1		0			UNALLOCATED

sf	op21	N	00	imms	Instruction Details
1	00	1	0		EXTR — 64-bit

# Branches, Exception Generating and System instructions

These instructions are under the top-level.



op0	op1	op2	Instruction details
010	0xxxxxxxxxxxx		Conditional branch (immediate)
010	1xxxxxxxxxxxx		UNALLOCATED
110	00xxxxxxxxxxx		Exception generation
110	010000000x000x		UNALLOCATED
110	010000000x001x		UNALLOCATED
110	0100000010000x		UNALLOCATED
110	0100000010001x		UNALLOCATED
110	01000000110000		UNALLOCATED
110	01000000110010	11111	Hints
110	01000000110010	!= 11111	UNALLOCATED
110	01000000110011		Barriers
110	01000001xx000x		UNALLOCATED
110	01000001xx001x		UNALLOCATED
110	0100000xxx0100		PSTATE
110	0100000xxx0101		UNALLOCATED
110	0100000xxx011x		UNALLOCATED
110	0100000xxx1xxx		UNALLOCATED
110	0100x01xxxxxxx		System instructions
110	0100x1xxxxxxxx		System register move
110	0101xxxxxxxxxx		UNALLOCATED
110	011xxxxxxxxxx		UNALLOCATED
110	1xxxxxxxxxxxx		Unconditional branch (register)
x00			Unconditional branch (immediate)
x01	0xxxxxxxxxxx		Compare and branch (immediate)
x01	1xxxxxxxxxxxx		Test and branch (immediate)
x11			UNALLOCATED

# **Conditional branch (immediate)**

These instructions are under Branches, Exception Generating and System instructions.



<b>o1</b>	00	<b>Instruction Details</b>
0	0	B.cond
0	1	UNALLOCATED
1		UNALLOCATED


## **Exception generation**



opc	op2	LL	Instruction Details
	001		UNALLOCATED
	01x		UNALLOCATED
	1xx		UNALLOCATED
000	000	00	UNALLOCATED
000	000	01	SVC
000	000	10	HVC
000	000	11	SMC
001	000	x1	UNALLOCATED
001	000	00	BRK
001	000	1x	UNALLOCATED
010	000	x1	UNALLOCATED
010	000	00	HLT
010	000	1x	UNALLOCATED
011	000	01	UNALLOCATED
011	000	1x	UNALLOCATED
100	000		UNALLOCATED
101	000	00	UNALLOCATED
101	000	01	DCPS1
101	000	10	DCPS2
101	000	11	DCPS3
110	000		UNALLOCATED
111	000		UNALLOCATED


### Hints

These instructions are under Branches, Exception Generating and System instructions.



CRm	op2	Instruction Details	Feature
		HINT	-
0000	000	NOP	-
0000	001	YIELD	-
0000	010	WFE	-
0000	011	WFI	-
0000	100	SEV	-
0000	101	SEVL	-
0010	000	ESB	FEAT_RAS
0010	001	PSB CSYNC	FEAT_SPE
0010	100	CSDB	-


### **Barriers**



CRm	op2	Rt	Instruction Details
	000		UNALLOCATED
	001	!= 11111	UNALLOCATED
	010	11111	CLREX
	101	11111	DMB
	110	11111	ISB
	111	!= 11111	UNALLOCATED
	111	11111	SB
!= 0x00	100	11111	DSB
0000	100	11111	SSBB
0001	011		UNALLOCATED
001x	011		UNALLOCATED
01xx	011		UNALLOCATED
0100	100	11111	PSSBB
1xxx	011		UNALLOCATED
	•		

#### **PSTATE**

These instructions are under Branches, Exception Generating and System instructions.



Rt	Instruction Details
!= 11111	UNALLOCATED
11111	MSR (immediate)

### **System instructions**

These instructions are under Branches, Exception Generating and System instructions.



#### $\mathbf{L}$ **Instruction Details** 0 **SYS SYSL** 1


### System register move

These instructions are under Branches, Exception Generating and System instructions.





### **Unconditional branch (register)**




opc	op2	op3	Rn	op4	Instruction Details
	!= 11111				UNALLOCATED
0000	11111	000000		!= 00000	UNALLOCATED
0000	11111	000000		00000	BR
0000	11111	000001			UNALLOCATED
0000	11111	000010		!= 11111	UNALLOCATED
0000	11111	000011		!= 11111	UNALLOCATED
0000	11111	0001xx			UNALLOCATED

opc	op2	op3	Rn	op4	Instruction Details
0000	11111	001xxx			UNALLOCATED
0000	11111	01xxxx			UNALLOCATED
0000	11111	1xxxxx			UNALLOCATED
0001	11111	000000		!= 00000	UNALLOCATED
0001	11111	000000		00000	BLR
0001	11111	000001			UNALLOCATED
0001	11111	000010		!= 11111	UNALLOCATED
0001	11111	000011		!= 11111	UNALLOCATED
0001	11111	0001xx			UNALLOCATED
0001	11111	001xxx			UNALLOCATED
0001	11111	01xxxx			UNALLOCATED
0001	11111	1xxxxx			UNALLOCATED
0010	11111	000000		!= 00000	UNALLOCATED
0010	11111	000000		00000	RET
0010	11111	000001			UNALLOCATED
0010	11111	000010	!= 11111	!= 11111	UNALLOCATED
0010	11111	000011	!= 11111	!= 11111	UNALLOCATED
0010	11111	0001xx			UNALLOCATED
0010	11111	001xxx			UNALLOCATED
0010	11111	01xxxx			UNALLOCATED
0010	11111	1xxxxx			UNALLOCATED
0011	11111				UNALLOCATED
0100	11111	000000	!= 11111	!= 00000	UNALLOCATED
0100	11111	000000	!= 11111	00000	UNALLOCATED
0100	11111	000000	11111	!= 00000	UNALLOCATED
0100	11111	000000	11111	00000	ERET
0100	11111	000001			UNALLOCATED
0100	11111	000010	!= 11111	!= 11111	UNALLOCATED
0100	11111	000010	!= 11111	11111	UNALLOCATED
0100	11111	000010	11111	!= 11111	UNALLOCATED
0100	11111	000011	!= 11111	!= 11111	UNALLOCATED
0100	11111	000011	!= 11111	11111	UNALLOCATED
0100	11111	000011	11111	!= 11111	UNALLOCATED
0100	11111	0001xx			UNALLOCATED

opc	op2	op3	Rn	op4	Instruction Details
0100	11111	001xxx			UNALLOCATED
0100	11111	01xxxx			UNALLOCATED
0100	11111	1xxxxx			UNALLOCATED
0101	11111	!= 000000			UNALLOCATED
0101	11111	000000	!= 11111	!= 00000	UNALLOCATED
0101	11111	000000	!= 11111	00000	UNALLOCATED
0101	11111	000000	11111	!= 00000	UNALLOCATED
0101	11111	000000	11111	00000	DRPS
011x	11111				UNALLOCATED
1000	11111	00000x			UNALLOCATED
1000	11111	0001xx			UNALLOCATED
1000	11111	001xxx			UNALLOCATED
1000	11111	01xxxx			UNALLOCATED
1000	11111	1xxxxx			UNALLOCATED
1001	11111	00000x			UNALLOCATED
1001	11111	0001xx			UNALLOCATED
1001	11111	001xxx			UNALLOCATED
1001	11111	01xxxx			UNALLOCATED
1001	11111	1xxxxx			UNALLOCATED
101x	11111				UNALLOCATED
11xx	11111				UNALLOCATED

### **Unconditional branch (immediate)**

These instructions are under Branches, Exception Generating and System instructions.



op	Instruction Details
0	В
1	BL

### **Compare and branch (immediate)**



sf	op	Instruction Details
0	0	CBZ — 32-bit
0	1	CBNZ — 32-bit
1	0	CBZ — 64-bit
1	1	CBNZ — 64-bit

### **Test and branch (immediate)**


These instructions are under Branches, Exception Generating and System instructions.



op	Instruction Details
0	TBZ
1	TBNZ

#### **Loads and Stores**

These instructions are under the top-level.



op0	op1	op2	op3	op4	Instruction details
0x00	1	00	000000		Advanced SIMD load/store multiple structures
0x00	1	01	0xxxxx		Advanced SIMD load/store multiple structures (post-indexed)
0x00	1	0x	1xxxxx		UNALLOCATED
0x00	1	10	x00000		Advanced SIMD load/store single structure
0x00	1	11			Advanced SIMD load/store single structure (post-indexed)
0x00	1	x0	x1xxxx		UNALLOCATED
0x00	1	x0	xx1xxx		UNALLOCATED
0x00	1	x0	xxx1xx		UNALLOCATED
0x00	1	x0	xxxx1x		UNALLOCATED
0x00	1	x0	xxxxx1		UNALLOCATED
0x01	0	1x	1xxxxx		UNALLOCATED
1001	0	1x	1xxxxx		UNALLOCATED
1x00	1				UNALLOCATED
xx00	0	0x			Load/store exclusive
xx00	0	1x			UNALLOCATED

op0	op1	op2	op3	op4	Instruction details
xx01	0	1x	0xxxxx	00	UNALLOCATED
xx01	1	1x	0xxxxx	00	UNALLOCATED
xx01		0x			Load register (literal)
xx10		00			Load/store no-allocate pair (offset)
xx10		01			Load/store register pair (post-indexed)
xx10		10			Load/store register pair (offset)
xx10		11			Load/store register pair (pre-indexed)
xx11		0x	0xxxxx	00	Load/store register (unscaled immediate)
xx11		0x	0xxxxx	01	Load/store register (immediate post-indexed)
xx11		0x	0xxxxx	10	Load/store register (unprivileged)
xx11		0x	0xxxxx	11	Load/store register (immediate pre-indexed)
xx11		0x	1xxxxx	00	Atomic memory operations
xx11		0x	1xxxxx	10	Load/store register (register offset)
xx11		0x	1xxxxx	x1	Load/store register (pac)
xx11		1x			Load/store register (unsigned immediate)

## Advanced SIMD load/store multiple structures



	L	opcode	Instruction Details
	0	0000	ST4 (multiple structures)
	0	0001	UNALLOCATED
_	0	0010	ST1 (multiple structures) — four registers
	0	0011	UNALLOCATED
	0	0100	ST3 (multiple structures)
	0	0101	UNALLOCATED
	0	0110	ST1 (multiple structures) — three registers
_	0	0111	ST1 (multiple structures) — one register
_	0	1000	ST2 (multiple structures)

L	opcode	<b>Instruction Details</b>
0	1001	UNALLOCATED
0	1010	ST1 (multiple structures) — two registers
0	1011	UNALLOCATED
0	11xx	UNALLOCATED
1	0000	LD4 (multiple structures)
1	0001	UNALLOCATED
1	0010	LD1 (multiple structures) — four registers
1	0011	UNALLOCATED
1	0100	LD3 (multiple structures)
1	0101	UNALLOCATED
1	0110	LD1 (multiple structures) — three registers
1	0111	LD1 (multiple structures) — one register
1	1000	LD2 (multiple structures)
1	1001	UNALLOCATED
1	1010	LD1 (multiple structures) — two registers
1	1011	UNALLOCATED
1	11xx	UNALLOCATED

## Advanced SIMD load/store multiple structures (post-indexed)




L	Rm	opcode	<b>Instruction Details</b>
0		0001	UNALLOCATED
0		0011	UNALLOCATED
0		0101	UNALLOCATED
0		1001	UNALLOCATED
0		1011	UNALLOCATED
0		11xx	UNALLOCATED
0	!= 11111	0000	ST4 (multiple structures) — register offset
0	!= 11111	0010	ST1 (multiple structures) — four registers, register offset

L	Rm	opcode	<b>Instruction Details</b>
0	!= 11111	0100	ST3 (multiple structures) — register offset
0	!= 11111	0110	ST1 (multiple structures) — three registers, register offset
0	!= 11111	0111	ST1 (multiple structures) — one register, register offset
0	!= 11111	1000	ST2 (multiple structures) — register offset
0	!= 11111	1010	ST1 (multiple structures) — two registers, register offset
0	11111	0000	ST4 (multiple structures) — immediate offset
0	11111	0010	ST1 (multiple structures) — four registers, immediate offset
0	11111	0100	ST3 (multiple structures) — immediate offset
0	11111	0110	ST1 (multiple structures) — three registers, immediate offset
0	11111	0111	ST1 (multiple structures) — one register, immediate offset
0	11111	1000	ST2 (multiple structures) — immediate offset
0	11111	1010	ST1 (multiple structures) — two registers, immediate offset
1		0001	UNALLOCATED
1		0011	UNALLOCATED
1		0101	UNALLOCATED
1		1001	UNALLOCATED
1		1011	UNALLOCATED
1		11xx	UNALLOCATED
1	!= 11111	0000	LD4 (multiple structures) — register offset
1	!= 11111	0010	LD1 (multiple structures) — four registers, register offset
1	!= 11111	0100	LD3 (multiple structures) — register offset
1	!= 11111	0110	LD1 (multiple structures) — three registers, register offset
1	!= 11111	0111	LD1 (multiple structures) — one register, register offset
1	!= 11111	1000	LD2 (multiple structures) — register offset

L	Rm	opcode	Instruction Details
1	!= 11111	1010	LD1 (multiple structures) — two registers, register offset
1	11111	0000	LD4 (multiple structures) — immediate offset
1	11111	0010	LD1 (multiple structures) — four registers, immediate offset
1	11111	0100	LD3 (multiple structures) — immediate offset
1	11111	0110	LD1 (multiple structures) — three registers, immediate offset
1	11111	0111	LD1 (multiple structures) — one register, immediate offset
1	11111	1000	LD2 (multiple structures) — immediate offset
1	11111	1010	LD1 (multiple structures) — two registers, immediate offset

# Advanced SIMD load/store single structure




L	R	opcode	$\mathbf{S}$	size	Instruction Details
0		11x			UNALLOCATED
0	0	000			ST1 (single structure) — 8-bit
0	0	001			ST3 (single structure) — 8-bit
0	0	010		x0	ST1 (single structure) — 16-bit
0	0	010		x1	UNALLOCATED
0	0	011		x0	ST3 (single structure) — 16-bit
0	0	011		x1	UNALLOCATED
0	0	100		00	ST1 (single structure) — 32-bit
0	0	100		1x	UNALLOCATED
0	0	100	0	01	ST1 (single structure) — 64-bit
0	0	100	1	01	UNALLOCATED
0	0	101		00	ST3 (single structure) — 32-bit
0	0	101		10	UNALLOCATED
0	0	101	0	01	ST3 (single structure) — 64-bit
0	0	101	0	11	UNALLOCATED
0	0	101	1	x1	UNALLOCATED

L	R	opcode	S	size	<b>Instruction Details</b>
0	1	000			ST2 (single structure) — 8-bit
0	1	001			ST4 (single structure) — 8-bit
0	1	010		x0	ST2 (single structure) — 16-bit
0	1	010		x1	UNALLOCATED
0	1	011		x0	ST4 (single structure) — 16-bit
0	1	011		x1	UNALLOCATED
0	1	100		00	ST2 (single structure) — 32-bit
0	1	100		10	UNALLOCATED
0	1	100	0	01	ST2 (single structure) — 64-bit
0	1	100	0	11	UNALLOCATED
0	1	100	1	x1	UNALLOCATED
0	1	101		00	ST4 (single structure) — 32-bit
0	1	101		10	UNALLOCATED
0	1	101	0	01	ST4 (single structure) — 64-bit
0	1	101	0	11	UNALLOCATED
0	1	101	1	x1	UNALLOCATED
1	0	000			LD1 (single structure) — 8-bit
1	0	001			LD3 (single structure) — 8-bit
1	0	010		x0	LD1 (single structure) — 16-bit
1	0	010		x1	UNALLOCATED
1	0	011		x0	LD3 (single structure) — 16-bit
1	0	011		x1	UNALLOCATED
1	0	100		00	LD1 (single structure) — 32-bit
1	0	100		1x	UNALLOCATED
1	0	100	0	01	LD1 (single structure) — 64-bit
1	0	100	1	01	UNALLOCATED
1	0	101		00	LD3 (single structure) — 32-bit
1	0	101		10	UNALLOCATED
1	0	101	0	01	LD3 (single structure) — 64-bit
1	0	101	0	11	UNALLOCATED
1	0	101	1	x1	UNALLOCATED
1	0	110	0		LD1R
1	0	110	1		UNALLOCATED
1	0	111	0		LD3R

L	R	opcode	S	size	Instruction Details
1	0	111	1		UNALLOCATED
1	1	000			LD2 (single structure) — 8-bit
1	1	001			LD4 (single structure) — 8-bit
1	1	010		x0	LD2 (single structure) — 16-bit
1	1	010		x1	UNALLOCATED
1	1	011		x0	LD4 (single structure) — 16-bit
1	1	011		x1	UNALLOCATED
1	1	100		00	LD2 (single structure) — 32-bit
1	1	100		10	UNALLOCATED
1	1	100	0	01	LD2 (single structure) — 64-bit
1	1	100	0	11	UNALLOCATED
1	1	100	1	x1	UNALLOCATED
1	1	101		00	LD4 (single structure) — 32-bit
1	1	101		10	UNALLOCATED
1	1	101	0	01	LD4 (single structure) — 64-bit
1	1	101	0	11	UNALLOCATED
1	1	101	1	x1	UNALLOCATED
1	1	110	0		LD2R
1	1	110	1		UNALLOCATED
1	1	111	0	_	LD4R
1	1	111	1		UNALLOCATED

## Advanced SIMD load/store single structure (post-indexed)



L	R	Rm	opcode	S	size	<b>Instruction Details</b>
0			11x			UNALLOCATED
0	0		010		x1	UNALLOCATED
0	0		011		x1	UNALLOCATED
0	0		100		1x	UNALLOCATED
0	0		100	1	01	UNALLOCATED
0	0		101		10	UNALLOCATED
0	0		101	0	11	UNALLOCATED
0	0		101	1	x1	UNALLOCATED


L	R	Rm	opcode	S	size	Instruction Details
0	0	!= 11111	000			ST1 (single structure) — 8-bit, register offset
0	0	!= 11111	001			ST3 (single structure) — 8-bit, register offset
0	0	!= 11111	010		x0	ST1 (single structure) — 16-bit, register offset
0	0	!= 11111	011		x0	ST3 (single structure) — 16-bit, register offset
0	0	!= 11111	100		00	ST1 (single structure) — 32-bit, register offset
0	0	!= 11111	100	0	01	ST1 (single structure) — 64-bit, register offset
0	0	!= 11111	101		00	ST3 (single structure) — 32-bit, register offset
0	0	!= 11111	101	0	01	ST3 (single structure) — 64-bit, register offset
0	0	11111	000			ST1 (single structure) — 8-bit, immediate offset
0	0	11111	001			ST3 (single structure) — 8-bit, immediate offset
0	0	11111	010		x0	ST1 (single structure) — 16-bit, immediate offset
0	0	11111	011		x0	ST3 (single structure) — 16-bit, immediate offset
0	0	11111	100		00	ST1 (single structure) — 32-bit, immediate offset
0	0	11111	100	0	01	ST1 (single structure) — 64-bit, immediate offset
0	0	11111	101		00	ST3 (single structure) — 32-bit, immediate offset
0	0	11111	101	0	01	ST3 (single structure) — 64-bit, immediate offset
0	1		010		x1	UNALLOCATED
0	1		011		x1	UNALLOCATED
0	1		100		10	UNALLOCATED
0	1		100	0	11	UNALLOCATED
0	1		100	1	x1	UNALLOCATED
0	1		101		10	UNALLOCATED
0	1		101	0	11	UNALLOCATED
0	1		101	1	x1	UNALLOCATED
0	1	!= 11111	000			ST2 (single structure) — 8-bit, register offset

L	R	Rm	opcode	S	size	Instruction Details
0	1	!= 11111	001			ST4 (single structure) — 8-bit, register offset
0	1	!= 11111	010		x0	ST2 (single structure) — 16-bit, register offset
0	1	!= 11111	011		x0	ST4 (single structure) — 16-bit, register offset
0	1	!= 11111	100		00	ST2 (single structure) — 32-bit, register offset
0	1	!= 11111	100	0	01	ST2 (single structure) — 64-bit, register offset
0	1	!= 11111	101		00	ST4 (single structure) — 32-bit, register offset
0	1	!= 11111	101	0	01	ST4 (single structure) — 64-bit, register offset
0	1	11111	000			ST2 (single structure) — 8-bit, immediate offset
0	1	11111	001			ST4 (single structure) — 8-bit, immediate offset
0	1	11111	010		x0	ST2 (single structure) — 16-bit, immediate offset
0	1	11111	011		x0	ST4 (single structure) — 16-bit, immediate offset
0	1	11111	100		00	ST2 (single structure) — 32-bit, immediate offset
0	1	11111	100	0	01	ST2 (single structure) — 64-bit, immediate offset
0	1	11111	101		00	ST4 (single structure) — 32-bit, immediate offset
0	1	11111	101	0	01	ST4 (single structure) — 64-bit, immediate offset
1	0		010		x1	UNALLOCATED
1	0		011		x1	UNALLOCATED
1	0		100		1x	UNALLOCATED
1	0		100	1	01	UNALLOCATED
1	0		101		10	UNALLOCATED
1	0		101	0	11	UNALLOCATED
1	0		101	1	x1	UNALLOCATED
1	0		110	1		UNALLOCATED
1	0		111	1		UNALLOCATED
1	0	!= 11111	000			LD1 (single structure) — 8-bit, register offset

L	R	Rm	opcode	S	size	Instruction Details
1	0	!= 11111	001			LD3 (single structure) — 8-bit, register offset
1	0	!= 11111	010		x0	LD1 (single structure) — 16-bit, register offset
1	0	!= 11111	011		x0	LD3 (single structure) — 16-bit, register offset
1	0	!= 11111	100		00	LD1 (single structure) — 32-bit, register offset
1	0	!= 11111	100	0	01	LD1 (single structure) — 64-bit, register offset
1	0	!= 11111	101		00	LD3 (single structure) — 32-bit, register offset
1	0	!= 11111	101	0	01	LD3 (single structure) — 64-bit, register offset
1	0	!= 11111	110	0		LD1R — register offset
1	0	!= 11111	111	0		LD3R — register offset
1	0	11111	000			LD1 (single structure) — 8-bit, immediate offset
1	0	11111	001			LD3 (single structure) — 8-bit, immediate offset
1	0	11111	010		x0	LD1 (single structure) — 16-bit, immediate offset
1	0	11111	011		x0	LD3 (single structure) — 16-bit, immediate offset
1	0	11111	100		00	LD1 (single structure) — 32-bit, immediate offset
1	0	11111	100	0	01	LD1 (single structure) — 64-bit, immediate offset
1	0	11111	101		00	LD3 (single structure) — 32-bit, immediate offset
1	0	11111	101	0	01	LD3 (single structure) — 64-bit, immediate offset
1	0	11111	110	0		LD1R — immediate offset
1	0	11111	111	0		LD3R — immediate offset
_1	1		010		x1	UNALLOCATED
_1	1		011		x1	UNALLOCATED
1	1		100		10	UNALLOCATED
_1	1		100	0	11	UNALLOCATED
_1	1		100	1	x1	UNALLOCATED
_1	1		101		10	UNALLOCATED
_1	1		101	0	11	UNALLOCATED

L	R	Rm	opcode	S	size	Instruction Details
1	1		101	1	x1	UNALLOCATED
1	1		110	1		UNALLOCATED
1	1		111	1		UNALLOCATED
1	1	!= 11111	000			LD2 (single structure) — 8-bit, register offset
1	1	!= 11111	001			LD4 (single structure) — 8-bit, register offset
1	1	!= 11111	010		x0	LD2 (single structure) — 16-bit, register offset
1	1	!= 11111	011		x0	LD4 (single structure) — 16-bit, register offset
1	1	!= 11111	100		00	LD2 (single structure) — 32-bit, register offset
1	1	!= 11111	100	0	01	LD2 (single structure) — 64-bit, register offset
1	1	!= 11111	101		00	LD4 (single structure) — 32-bit, register offset
1	1	!= 11111	101	0	01	LD4 (single structure) — 64-bit, register offset
1	1	!= 11111	110	0		LD2R — register offset
1	1	!= 11111	111	0		LD4R — register offset
1	1	11111	000			LD2 (single structure) — 8-bit, immediate offset
1	1	11111	001			LD4 (single structure) — 8-bit, immediate offset
1	1	11111	010		x0	LD2 (single structure) — 16-bit, immediate offset
1	1	11111	011		x0	LD4 (single structure) — 16-bit, immediate offset
1	1	11111	100		00	LD2 (single structure) — 32-bit, immediate offset
1	1	11111	100	0	01	LD2 (single structure) — 64-bit, immediate offset
1	1	11111	101		00	LD4 (single structure) — 32-bit, immediate offset
1	1	11111	101	0	01	LD4 (single structure) — 64-bit, immediate offset
_1	1	11111	110	0		LD2R — immediate offset
_1	1	11111	111	0		LD4R — immediate offset

## Load/store exclusive



size	ο2	L	о1	00	Rt2 Instruction Details		Feature
	1		1		!= 11111	UNALLOCATED	-
0x	0		1		!= 11111	UNALLOCATED	-
00	0	0	0	0		STXRB	-
00	0	0	0	1		STLXRB	-
00	0	0	1	0	11111	CASP, CASPA, CASPAL, CASPL — 32-bit CASP	FEAT_LSE
00	0	0	1	1	11111	CASP, CASPA, CASPAL, CASPL — 32-bit CASPL	FEAT_LSE
00	0	1	0	0		LDXRB	-
00	0	1	0	1		LDAXRB	-
00	0	1	1	0	11111	CASP, CASPA, CASPAL, CASPL — 32-bit CASPA	FEAT_LSE
00	0	1	1	1	11111	CASP, CASPA, CASPAL, CASPL — 32-bit CASPAL	FEAT_LSE
00	1	0	0	0		STLLRB	FEAT_LOR
00	1	0	0	1		STLRB	-
00	1	0	1	0	11111	CASB, CASAB, CASALB, CASLB — CASB	FEAT_LSE
00	1	0	1	1	11111	CASB, CASAB, CASALB, CASLB — CASLB	FEAT_LSE
00	1	1	0	0		LDLARB	FEAT_LOR
00	1	1	0	1		LDARB	-
00	1	1	1	0	11111	CASB, CASAB, CASALB, CASLB — CASAB	FEAT_LSE
00	1	1	1	1	11111	CASB, CASAB, CASALB, CASLB — CASALB	FEAT_LSE
01	0	0	0	0		STXRH	-
01	0	0	0	1		STLXRH	-
01	0	0	1	0	11111	CASP, CASPA, CASPAL, CASPL — 64-bit CASP	FEAT_LSE
01	0	0	1	1	11111	CASP, CASPA, CASPAL, CASPL — 64-bit CASPL	FEAT_LSE
01	0	1	0	0		LDXRH	-
01	0	1	0	1		LDAXRH	-
01	0	1	1	0	11111	CASP, CASPA, CASPAL, CASPL — 64-bit CASPA	FEAT_LSE
01	0	1	1	1	11111	CASP, CASPAL, CASPAL, CASPL—	FEAT_LSE
						64-bit CASPAL	

size	ο2	L	<b>o1</b>	00	Rt2	<b>Instruction Details</b>	Feature
01	1	0	0	1		STLRH	-
01	1	0	1	0	11111	CASH, CASAH, CASALH, CASLH — CASH	FEAT_LSE
01	1	0	1	1	11111	CASH, CASAH, CASALH, CASLH — CASLH	FEAT_LSE
01	1	1	0	0		LDLARH	FEAT_LOR
01	1	1	0	1		LDARH	-
01	1	1	1	0	11111	CASH, CASAH, CASALH, CASLH — CASAH	FEAT_LSE
01	1	1	1	1	11111	CASH, CASAH, CASALH, CASLH — CASALH	FEAT_LSE
10	0	0	0	0		STXR — 32-bit	-
10	0	0	0	1		STLXR — 32-bit	-
10	0	0	1	0		STXP — 32-bit	-
10	0	0	1	1		STLXP — 32-bit	-
10	0	1	0	0		LDXR — 32-bit	-
10	0	1	0	1		LDAXR — 32-bit	-
10	0	1	1	0		LDXP — 32-bit	-
10	0	1	1	1		LDAXP — 32-bit	-
10	1	0	0	0		STLLR — 32-bit	FEAT_LOR
10	1	0	0	1		STLR — 32-bit	-
10	1	0	1	0	11111	CAS, CASA, CASAL, CASL — 32-bit CAS	FEAT_LSE
10	1	0	1	1	11111	CAS, CASA, CASAL, CASL — 32-bit CASL	FEAT_LSE
10	1	1	0	0		LDLAR — 32-bit	FEAT_LOR
10	1	1	0	1		LDAR — 32-bit	-
10	1	1	1	0	11111	CAS, CASA, CASAL, CASL — 32-bit CASA	FEAT_LSE
10	1	1	1	1	11111	CAS, CASA, CASAL, CASL — 32-bit CASAL	FEAT_LSE
11	0	0	0	0		STXR — 64-bit	-
11	0	0	0	1		STLXR — 64-bit	-
11	0	0	1	0		STXP — 64-bit	-
11	0	0	1	1		STLXP — 64-bit	-
11	0	1	0	0		LDXR — 64-bit	-
11	0	1	0	1		LDAXR — 64-bit	-
11	0	1	1	0		LDXP — 64-bit	-

size	<b>o2</b>	L	<b>o1</b>	00	Rt2	Instruction Details	Feature
11	0	1	1	1		LDAXP — 64-bit	-
11	1	0	0	0		STLLR — 64-bit	FEAT_LOR
11	1	0	0	1		STLR — 64-bit	-
11	1	0	1	0	11111	CAS, CASA, CASAL, CASL — 64-bit CAS	FEAT_LSE
11	1	0	1	1	11111	CAS, CASA, CASAL, CASL — 64-bit CASL	FEAT_LSE
11	1	1	0	0		LDLAR — 64-bit	FEAT_LOR
11	1	1	0	1		LDAR — 64-bit	-
11	1	1	1	0	11111	CAS, CASA, CASAL, CASL — 64-bit CASA	FEAT_LSE
11	1	1	1	1	11111	CAS, CASA, CASAL, CASL — 64-bit CASAL	FEAT_LSE


# Load register (literal)

These instructions are under Loads and Stores.



opc	V	Instruction Details
00	0	LDR (literal) — 32-bit
00	1	LDR (literal, SIMD&FP) — 32-bit
01	0	LDR (literal) — 64-bit
01	1	LDR (literal, SIMD&FP) — 64-bit
10	0	LDRSW (literal)
10	1	LDR (literal, SIMD&FP) — 128-bit
11	0	PRFM (literal)
11	1	UNALLOCATED

### Load/store no-allocate pair (offset)




opc	V	L	<b>Instruction Details</b>
00	0	0	STNP — 32-bit
00	0	1	LDNP — 32-bit
00	1	0	STNP (SIMD&FP) — 32-bit
00	1	1	LDNP (SIMD&FP) — 32-bit

opc	V	L	Instruction Details
01	0		UNALLOCATED
01	1	0	STNP (SIMD&FP) — 64-bit
01	1	1	LDNP (SIMD&FP) — 64-bit
10	0	0	STNP — 64-bit
10	0	1	LDNP — 64-bit
10	1	0	STNP (SIMD&FP) — 128-bit
10	1	1	LDNP (SIMD&FP) — 128-bit
11			UNALLOCATED

## Load/store register pair (post-indexed)

These instructions are under Loads and Stores.



opc	V	L	Instruction Details
00	0	0	STP — 32-bit
00	0	1	LDP — 32-bit
00	1	0	STP (SIMD&FP) — 32-bit
00	1	1	LDP (SIMD&FP) — 32-bit
01	0	1	LDPSW
01	1	0	STP (SIMD&FP) — 64-bit
01	1	1	LDP (SIMD&FP) — 64-bit
10	0	0	STP — 64-bit
10	0	1	LDP — 64-bit
10	1	0	STP (SIMD&FP) — 128-bit
10	1	1	LDP (SIMD&FP) — 128-bit
11			UNALLOCATED

## Load/store register pair (offset)



opc	V	L	<b>Instruction Details</b>
00	0	0	STP — 32-bit
00	0	1	LDP — 32-bit
00	1	0	STP (SIMD&FP) — 32-bit

opc	V	L	<b>Instruction Details</b>
00	1	1	LDP (SIMD&FP) — 32-bit
01	0	1	LDPSW
01	1	0	STP (SIMD&FP) — 64-bit
01	1	1	LDP (SIMD&FP) — 64-bit
10	0	0	STP — 64-bit
10	0	1	LDP — 64-bit
10	1	0	STP (SIMD&FP) — 128-bit
10	1	1	LDP (SIMD&FP) — 128-bit
11			UNALLOCATED

## Load/store register pair (pre-indexed)

These instructions are under Loads and Stores.



opc	V	L	Instruction Details
00	0	0	STP — 32-bit
00	0	1	LDP — 32-bit
00	1	0	STP (SIMD&FP) — 32-bit
00	1	1	LDP (SIMD&FP) — 32-bit
01	0	1	LDPSW
01	1	0	STP (SIMD&FP) — 64-bit
01	1	1	LDP (SIMD&FP) — 64-bit
10	0	0	STP — 64-bit
10	0	1	LDP — 64-bit
10	1	0	STP (SIMD&FP) — 128-bit
10	1	1	LDP (SIMD&FP) — 128-bit
11			UNALLOCATED

# Load/store register (unscaled immediate)



size	V	opc	Instruction Details
x1	1	1x	UNALLOCATED
00	0	00	STURB

size	V	opc	<b>Instruction Details</b>
00	0	01	LDURB
00	0	10	LDURSB — 64-bit
00	0	11	LDURSB — 32-bit
00	1	00	STUR (SIMD&FP) — 8-bit
00	1	01	LDUR (SIMD&FP) — 8-bit
00	1	10	STUR (SIMD&FP) — 128-bit
00	1	11	LDUR (SIMD&FP) — 128-bit
01	0	00	STURH
01	0	01	LDURH
01	0	10	LDURSH — 64-bit
01	0	11	LDURSH — 32-bit
01	1	00	STUR (SIMD&FP) — 16-bit
01	1	01	LDUR (SIMD&FP) — 16-bit
1x	0	11	UNALLOCATED
1x	1	1x	UNALLOCATED
10	0	00	STUR — 32-bit
10	0	01	LDUR — 32-bit
10	0	10	LDURSW
10	1	00	STUR (SIMD&FP) — 32-bit
10	1	01	LDUR (SIMD&FP) — 32-bit
11	0	00	STUR — 64-bit
11	0	01	LDUR — 64-bit
11	0	10	PRFUM
11	1	00	STUR (SIMD&FP) — 64-bit
11	1	01	LDUR (SIMD&FP) — 64-bit

# Load/store register (immediate post-indexed)



size	V	opc	Instruction Details
x1	1	1x	UNALLOCATED
00	0	00	STRB (immediate)
00	0	01	LDRB (immediate)
00	0	10	LDRSB (immediate) — 64-bit

size	V	opc	Instruction Details
00	0	11	LDRSB (immediate) — 32-bit
00	1	00	STR (immediate, SIMD&FP) — 8-bit
00	1	01	LDR (immediate, SIMD&FP) — 8-bit
00	1	10	STR (immediate, SIMD&FP) — 128-bit
00	1	11	LDR (immediate, SIMD&FP) — 128-bit
01	0	00	STRH (immediate)
01	0	01	LDRH (immediate)
01	0	10	LDRSH (immediate) — 64-bit
01	0	11	LDRSH (immediate) — 32-bit
01	1	00	STR (immediate, SIMD&FP) — 16-bit
01	1	01	LDR (immediate, SIMD&FP) — 16-bit
1x	0	11	UNALLOCATED
1x	1	1x	UNALLOCATED
10	0	00	STR (immediate) — 32-bit
10	0	01	LDR (immediate) — 32-bit
10	0	10	LDRSW (immediate)
10	1	00	STR (immediate, SIMD&FP) — 32-bit
10	1	01	LDR (immediate, SIMD&FP) — 32-bit
11	0	00	STR (immediate) — 64-bit
11	0	01	LDR (immediate) — 64-bit
11	0	10	UNALLOCATED
11	1	00	STR (immediate, SIMD&FP) — 64-bit
11	1	01	LDR (immediate, SIMD&FP) — 64-bit

## Load/store register (unprivileged)



size	V	opc	<b>Instruction Details</b>
	1		UNALLOCATED

size	$\mathbf{V}$	opc	<b>Instruction Details</b>
00	0	00	STTRB
00	0	01	LDTRB
00	0	10	LDTRSB — 64-bit
00	0	11	LDTRSB — 32-bit
01	0	00	STTRH
01	0	01	LDTRH
01	0	10	LDTRSH — 64-bit
01	0	11	LDTRSH — 32-bit
1x	0	11	UNALLOCATED
10	0	00	STTR — 32-bit
10	0	01	LDTR — 32-bit
10	0	10	LDTRSW
11	0	00	STTR — 64-bit
11	0	01	LDTR — 64-bit
11	0	10	UNALLOCATED


# Load/store register (immediate pre-indexed)

- 1	31 30	29		27	26	25	24	23 22	21	20 12	11	10	9 5	1 4 0
	size	1	1	1	٧	0	0	opc	0	imm9	1	1	Rn	Rt

V	opc	Instruction Details			
1	1x	UNALLOCATED			
0	00	STRB (immediate)			
0	01	LDRB (immediate)			
0	10	LDRSB (immediate) — 64-bit			
0	11	LDRSB (immediate) — 32-bit			
1	00	STR (immediate, SIMD&FP) — 8-bit			
1	01	LDR (immediate, SIMD&FP) — 8-bit			
1	10	STR (immediate, SIMD&FP) — 128-bit			
1	11	LDR (immediate, SIMD&FP) — 128-bit			
0	00	STRH (immediate)			
0	01	LDRH (immediate)			
0	10	LDRSH (immediate) — 64-bit			
	1 0 0 0 0 1 1 1 1	1 1x 0 00 0 01 0 10 0 11 1 00 1 01 1 10 0 10 0 11 0 00 0 01			

size	$\mathbf{V}$	opc	Instruction Details
01	0	11	LDRSH (immediate) — 32-bit
01	1	00	STR (immediate, SIMD&FP) — 16-bit
01	1	01	LDR (immediate, SIMD&FP) — 16-bit
1x	0	11	UNALLOCATED
1x	1	1x	UNALLOCATED
10	0	00	STR (immediate) — 32-bit
10	0	01	LDR (immediate) — 32-bit
10	0	10	LDRSW (immediate)
10	1	00	STR (immediate, SIMD&FP) — 32-bit
10	1	01	LDR (immediate, SIMD&FP) — 32-bit
11	0	00	STR (immediate) — 64-bit
11	0	01	LDR (immediate) — 64-bit
11	0	10	UNALLOCATED
11	1	00	STR (immediate, SIMD&FP) — 64-bit
11	1	01	LDR (immediate, SIMD&FP) — 64-bit

# **Atomic memory operations**



size	V	A	R	03	opc	Instruction Details	Feature
	0			1	11x	UNALLOCATED	-
	0	0		1	100	UNALLOCATED	-
	0	0	1	1	001	UNALLOCATED	-
	0	0	1	1	010	UNALLOCATED	-
	0	0	1	1	011	UNALLOCATED	-
	0	0	1	1	101	UNALLOCATED	-
	0	1	0	1	001	UNALLOCATED	-
	0	1	0	1	010	UNALLOCATED	-
	0	1	0	1	011	UNALLOCATED	-
	0	1	0	1	101	UNALLOCATED	-
	0	1	1	1	001	UNALLOCATED	-

size	V	A	R	о3	opc	Instruction Details	Feature
	0	1	1	1	010	UNALLOCATED	-
	0	1	1	1	011	UNALLOCATED	-
	0	1	1	1	100	UNALLOCATED	-
	0	1	1	1	101	UNALLOCATED	-
	1					UNALLOCATED	-
00	0	0	0	0	000	LDADDB, LDADDAB, LDADDALB, LDADDLB — LDADDB	FEAT_LSE
00	0	0	0	0	001	LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB — LDCLRB	FEAT_LSE
00	0	0	0	0	010	LDEORB, LDEORAB, LDEORALB, LDEORLB — LDEORB	FEAT_LSE
00	0	0	0	0	011	LDSETB, LDSETAB, LDSETALB, LDSETLB — LDSETB	FEAT_LSE
00	0	0	0	0	100	LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB — LDSMAXB	FEAT_LSE
00	0	0	0	0	101	LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB — LDSMINB	FEAT_LSE
00	0	0	0	0	110	LDUMAXB, LDUMAXALB, LDUMAXLB LDUMAXB	FEAT_LSE
00	0	0	0	0	111	LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB — LDUMINB	FEAT_LSE
00	0	0	0	1	000	SWPB, SWPAB, SWPALB, SWPLB — SWPB	FEAT_LSE
00	0	0	0	1	001	UNALLOCATED	-
00	0	0	0	1	010	UNALLOCATED	-
00	0	0	0	1	011	UNALLOCATED	-
00	0	0	0	1	101	UNALLOCATED	-
00	0	0	1	0	000	LDADDB, LDADDAB, LDADDALB, LDADDLB — LDADDLB	FEAT_LSE
00	0	0	1	0	001	LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB — LDCLRLB	FEAT_LSE
00	0	0	1	0	010	LDEORB, LDEORAB, LDEORALB, LDEORLB — LDEORLB	FEAT_LSE
00	0	0	1	0	011	LDSETB, LDSETAB, LDSETALB, LDSETLB — LDSETLB	FEAT_LSE
00	0	0	1	0	100	LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB — LDSMAXLB	FEAT_LSE

size	V	A	R	03	opc	Instruction Details	Feature
00	0	0	1	0	101	LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB — LDSMINLB	FEAT_LSE
00	0	0	1	0	110	LDUMAXB, LDUMAXALB, LDUMAXLB	FEAT_LSE
00	0	0	1	0	111	LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB — LDUMINLB	FEAT_LSE
00	0	0	1	1	000	SWPB, SWPAB, SWPALB, SWPLB — SWPLB	FEAT_LSE
00	0	1	0	0	000	LDADDB, LDADDAB, LDADDALB, LDADDLB — LDADDAB	FEAT_LSE
00	0	1	0	0	001	LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB — LDCLRAB	FEAT_LSE
00	0	1	0	0	010	LDEORB, LDEORAB, LDEORALB, LDEORLB — LDEORAB	FEAT_LSE
00	0	1	0	0	011	LDSETB, LDSETAB, LDSETALB, LDSETLB — LDSETAB	FEAT_LSE
00	0	1	0	0	100	LDSMAXAB, LDSMAXAB, LDSMAXALB, LDSMAXLB — LDSMAXAB	FEAT_LSE
00	0	1	0	0	101	LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB — LDSMINAB	FEAT_LSE
00	0	1	0	0	110	LDUMAXB, LDUMAXALB, LDUMAXLB LDUMAXAB	FEAT_LSE
00	0	1	0	0	111	LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB — LDUMINAB	FEAT_LSE
00	0	1	0	1	000	SWPB, SWPAB, SWPALB, SWPLB — SWPAB	FEAT_LSE
00	0	1	0	1	100	LDAPRB	FEAT_LRCPC
00	0	1	1	0	000	LDADDB, LDADDAB, LDADDALB, LDADDLB — LDADDALB	FEAT_LSE
00	0	1	1	0	001	LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB — LDCLRALB	FEAT_LSE
00	0	1	1	0	010	LDEORB, LDEORAB, LDEORALB, LDEORLB — LDEORALB	FEAT_LSE
00	0	1	1	0	011	LDSETB, LDSETAB, LDSETALB, LDSETLB — LDSETALB	FEAT_LSE
00	0	1	1	0	100	LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB — LDSMAXALB	FEAT_LSE

size	V	A	R	03	opc	Instruction Details	Feature
00	0	1	1	0	101	LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB — LDSMINALB	FEAT_LSE
00	0	1	1	0	110	LDUMAXB, LDUMAXALB, LDUMAXALB	FEAT_LSE
00	0	1	1	0	111	LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB — LDUMINALB	FEAT_LSE
00	0	1	1	1	000	SWPB, SWPAB, SWPALB, SWPLB — SWPALB	FEAT_LSE
01	0	0	0	0	000	LDADDH, LDADDAH, LDADDALH, LDADDLH — LDADDH	FEAT_LSE
01	0	0	0	0	001	LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH — LDCLRH	FEAT_LSE
01	0	0	0	0	010	LDEORH, LDEORAH, LDEORALH, LDEORLH — LDEORH	FEAT_LSE
01	0	0	0	0	011	LDSETH, LDSETAH, LDSETALH, LDSETLH — LDSETH	FEAT_LSE
01	0	0	0	0	100	LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH — LDSMAXH	FEAT_LSE
01	0	0	0	0	101	LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH — LDSMINH	FEAT_LSE
01	0	0	0	0	110	LDUMAXH, LDUMAXALH, LDUMAXH	FEAT_LSE
01	0	0	0	0	111	LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH — LDUMINH	FEAT_LSE
01	0	0	0	1	000	SWPH, SWPAH, SWPALH, SWPLH — SWPH	FEAT_LSE
01	0	0	0	1	001	UNALLOCATED	-
01	0	0	0	1	010	UNALLOCATED	-
01	0	0	0	1	011	UNALLOCATED	-
01	0	0	0	1	101	UNALLOCATED	-
01	0	0	1	0	000	LDADDH, LDADDAH, LDADDALH, LDADDLH — LDADDLH	FEAT_LSE
01	0	0	1	0	001	LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH — LDCLRLH	FEAT_LSE
01	0	0	1	0	010	LDEORH, LDEORAH, LDEORALH, LDEORLH — LDEORLH	FEAT_LSE

size	V	A	R	о3	opc	Instruction Details	Feature
01	0	0	1	0	011	LDSETH, LDSETAH, LDSETALH, LDSETLH — LDSETLH	FEAT_LSE
01	0	0	1	0	100	LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH — LDSMAXLH	FEAT_LSE
01	0	0	1	0	101	LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH — LDSMINLH	FEAT_LSE
01	0	0	1	0	110	LDUMAXH, LDUMAXALH, LDUMAXLH	FEAT_LSE
01	0	0	1	0	111	LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH — LDUMINLH	FEAT_LSE
01	0	0	1	1	000	SWPH, SWPAH, SWPALH, SWPLH — SWPLH	FEAT_LSE
01	0	1	0	0	000	LDADDH, LDADDAH, LDADDALH, LDADDLH — LDADDAH	FEAT_LSE
01	0	1	0	0	001	LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH — LDCLRAH	FEAT_LSE
01	0	1	0	0	010	LDEORH, LDEORAH, LDEORALH, LDEORLH — LDEORAH	FEAT_LSE
01	0	1	0	0	011	LDSETH, LDSETAH, LDSETALH, LDSETLH — LDSETAH	FEAT_LSE
01	0	1	0	0	100	LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH — LDSMAXAH	FEAT_LSE
01	0	1	0	0	101	LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH — LDSMINAH	FEAT_LSE
01	0	1	0	0	110	LDUMAXH, LDUMAXALH, LDUMAXAH	FEAT_LSE
01	0	1	0	0	111	LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH — LDUMINAH	FEAT_LSE
01	0	1	0	1	000	SWPH, SWPAH, SWPALH, SWPLH — SWPAH	FEAT_LSE
01	0	1	0	1	100	LDAPRH	FEAT_LRCPC
01	0	1	1	0	000	LDADDH, LDADDAH, LDADDALH, LDADDLH — LDADDALH	FEAT_LSE
01	0	1	1	0	001	LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH — LDCLRALH	FEAT_LSE

size	V	A	R	о3	opc	Instruction Details	Feature
01	0	1	1	0	010	LDEORH, LDEORAH, LDEORALH, LDEORLH — LDEORALH	FEAT_LSE
01	0	1	1	0	011	LDSETH, LDSETAH, LDSETALH, LDSETLH — LDSETALH	FEAT_LSE
01	0	1	1	0	100	LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH — LDSMAXALH	FEAT_LSE
01	0	1	1	0	101	LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH — LDSMINALH	FEAT_LSE
01	0	1	1	0	110	LDUMAXH, LDUMAXALH, LDUMAXALH	FEAT_LSE
01	0	1	1	0	111	LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH — LDUMINALH	FEAT_LSE
01	0	1	1	1	000	SWPH, SWPAH, SWPALH, SWPLH — SWPALH	FEAT_LSE
10	0	0	0	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 32-bit LDADD	FEAT_LSE
10	0	0	0	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRL — 32-bit LDCLR	FEAT_LSE
10	0	0	0	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 32-bit LDEOR	FEAT_LSE
10	0	0	0	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 32-bit LDSET	FEAT_LSE
10	0	0	0	0	100	LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL — 32-bit LDSMAX	FEAT_LSE
10	0	0	0	0	101	LDSMIN, LDSMINA, LDSMINAL, LDSMINL — 32-bit LDSMIN	FEAT_LSE
10	0	0	0	0	110	LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL — 32-bit LDUMAX	FEAT_LSE
10	0	0	0	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 32-bit LDUMIN	FEAT_LSE
10	0	0	0	1	000	SWP, SWPA, SWPAL, SWPL — 32-bit SWP	FEAT_LSE
10	0	0	0	1	001	UNALLOCATED	
10	0	0	0	1	010	UNALLOCATED	
10	0	0	0	1	011	UNALLOCATED	-
10	0	0	0	1	101	UNALLOCATED	-
10	0	0	1	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 32-bit LDADDL	FEAT_LSE

size	v	A	R	03	opc	Instruction Details	Feature
10	0	0	1	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRL — 32-bit LDCLRL	FEAT_LSE
10	0	0	1	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 32-bit LDEORL	FEAT_LSE
10	0	0	1	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 32-bit LDSETL	FEAT_LSE
10	0	0	1	0	100	LDSMAXA, LDSMAXA, LDSMAXAL, LDSMAXL — 32-bit LDSMAXL	FEAT_LSE
10	0	0	1	0	101	LDSMIN, LDSMINA, LDSMINAL, LDSMINL — 32-bit LDSMINL	FEAT_LSE
10	0	0	1	0	110	LDUMAXA, LDUMAXA, LDUMAXAL, LDUMAXL — 32-bit LDUMAXL	FEAT_LSE
10	0	0	1	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 32-bit LDUMINL	FEAT_LSE
10	0	0	1	1	000	SWP, SWPA, SWPAL, SWPL — 32-bit SWPL	FEAT_LSE
10	0	1	0	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 32-bit LDADDA	FEAT_LSE
10	0	1	0	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRL — 32-bit LDCLRA	FEAT_LSE
10	0	1	0	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 32-bit LDEORA	FEAT_LSE
10	0	1	0	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 32-bit LDSETA	FEAT_LSE
10	0	1	0	0	100	LDSMAXA, LDSMAXA, LDSMAXAL, LDSMAXL — 32-bit LDSMAXA	FEAT_LSE
10	0	1	0	0	101	LDSMIN, LDSMINA, LDSMINAL, LDSMINL — 32-bit LDSMINA	FEAT_LSE
10	0	1	0	0	110	LDUMAXA, LDUMAXA, LDUMAXAL, LDUMAXL — 32-bit LDUMAXA	FEAT_LSE
10	0	1	0	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 32-bit LDUMINA	FEAT_LSE
10	0	1	0	1	000	SWP, SWPA, SWPAL, SWPL — 32-bit SWPA	FEAT_LSE
10	0	1	0	1	100	LDAPR — 32-bit	FEAT_LRCPC
10	0	1	1	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 32-bit LDADDAL	FEAT_LSE
10	0	1	1	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRL — 32-bit LDCLRAL	FEAT_LSE
10	0	1	1	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 32-bit LDEORAL	FEAT_LSE

size	v	A	R	03	opc	Instruction Details	Feature
10	0	1	1	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 32-bit LDSETAL	FEAT_LSE
10	0	1	1	0	100	LDSMAXA, LDSMAXA, LDSMAXAL, LDSMAXAL — 32-bit LDSMAXAL	FEAT_LSE
10	0	1	1	0	101	LDSMIN, LDSMINA, LDSMINAL, LDSMINL — 32-bit LDSMINAL	FEAT_LSE
10	0	1	1	0	110	LDUMAXA, LDUMAXA, LDUMAXAL, LDUMAXAL — 32-bit LDUMAXAL	FEAT_LSE
10	0	1	1	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 32-bit LDUMINAL	FEAT_LSE
10	0	1	1	1	000	SWP, SWPA, SWPAL, SWPL — 32-bit SWPAL	FEAT_LSE
11	0	0	0	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 64-bit LDADD	FEAT_LSE
11	0	0	0	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRL — 64-bit LDCLR	FEAT_LSE
11	0	0	0	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 64-bit LDEOR	FEAT_LSE
11	0	0	0	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 64-bit LDSET	FEAT_LSE
11	0	0	0	0	100	LDSMAXA, LDSMAXA, LDSMAXAL, LDSMAXL — 64-bit LDSMAX	FEAT_LSE
11	0	0	0	0	101	LDSMIN, LDSMINA, LDSMINAL, LDSMINL — 64-bit LDSMIN	FEAT_LSE
11	0	0	0	0	110	LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL — 64-bit LDUMAX	FEAT_LSE
11	0	0	0	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 64-bit LDUMIN	FEAT_LSE
11	0	0	0	1	000	SWP, SWPA, SWPAL, SWPL — 64-bit SWP	FEAT_LSE
11	0	0	1	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 64-bit LDADDL	FEAT_LSE
11	0	0	1	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRL — 64-bit LDCLRL	FEAT_LSE
11	0	0	1	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 64-bit LDEORL	FEAT_LSE
11	0	0	1	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 64-bit LDSETL	FEAT_LSE
11	0	0	1	0	100	LDSMAXA, LDSMAXA, LDSMAXAL — 64-bit LDSMAXL	FEAT_LSE

size	V	A	R	о3	opc	<b>Instruction Details</b>	Feature
11	0	0	1	0	101	LDSMIN, LDSMINA, LDSMINAL, LDSMINL — 64-bit LDSMINL	FEAT_LSE
11	0	0	1	0	110	LDUMAXA, LDUMAXA, LDUMAXAL, LDUMAXL — 64-bit LDUMAXL	FEAT_LSE
11	0	0	1	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 64-bit LDUMINL	FEAT_LSE
11	0	0	1	1	000	SWP, SWPA, SWPAL, SWPL — 64-bit SWPL	FEAT_LSE
11	0	1	0	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 64-bit LDADDA	FEAT_LSE
11	0	1	0	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRL — 64-bit LDCLRA	FEAT_LSE
11	0	1	0	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 64-bit LDEORA	FEAT_LSE
11	0	1	0	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 64-bit LDSETA	FEAT_LSE
11	0	1	0	0	100	LDSMAXA, LDSMAXA, LDSMAXAL, LDSMAXL — 64-bit LDSMAXA	FEAT_LSE
11	0	1	0	0	101	LDSMIN, LDSMINA, LDSMINAL, LDSMINL — 64-bit LDSMINA	FEAT_LSE
11	0	1	0	0	110	LDUMAXA, LDUMAXA, LDUMAXAL, LDUMAXL — 64-bit LDUMAXA	FEAT_LSE
11	0	1	0	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 64-bit LDUMINA	FEAT_LSE
11	0	1	0	1	000	SWP, SWPA, SWPAL, SWPL — 64-bit SWPA	FEAT_LSE
11	0	1	0	1	100	LDAPR — 64-bit	FEAT_LRCPC
11	0	1	1	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 64-bit LDADDAL	FEAT_LSE
11	0	1	1	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRL — 64-bit LDCLRAL	FEAT_LSE
11	0	1	1	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 64-bit LDEORAL	FEAT_LSE
11	0	1	1	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 64-bit LDSETAL	FEAT_LSE
11	0	1	1	0	100	LDSMAXA, LDSMAXA, LDSMAXAL, LDSMAXAL — 64-bit LDSMAXAL	FEAT_LSE
11	0	1	1	0	101	LDSMIN, LDSMINA, LDSMINAL, LDSMINL — 64-bit LDSMINAL	FEAT_LSE
11	0	1	1	0	110	LDUMAXA, LDUMAXA, LDUMAXAL, LDUMAXL — 64-bit LDUMAXAL	FEAT_LSE

size	V	A	R	03	opc	<b>Instruction Details</b>	Feature
11	0	1	1	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 64-bit LDUMINAL	FEAT_LSE
11	0	1	1	1	000	SWP, SWPA, SWPAL, SWPL — 64-bit SWPAL	FEAT_LSE

# Load/store register (register offset)

These instructions are under Loads and Stores.

31 3	θ,	29		27	26	25	24	23 22	21	20 16	15 13	12	11	10	9 5	. 4 Θ	1
size	:	1	1	1	٧	0	0	opc	1	Rm	option	S	1	0	Rn	Rt	]

size	V	opc	option	Instruction Details
x1	1	1x		UNALLOCATED
00	0	00	!= 011	STRB (register) — extended register
00	0	00	011	STRB (register) — shifted register
00	0	01	!= 011	LDRB (register) — extended register
00	0	01	011	LDRB (register) — shifted register
00	0	10	!= 011	LDRSB (register) — 64-bit with extended register offset
00	0	10	011	LDRSB (register) — 64-bit with shifted register offset
00	0	11	!= 011	LDRSB (register) — 32-bit with extended register offset
00	0	11	011	LDRSB (register) — 32-bit with shifted register offset
00	1	00	!= 011	STR (register, SIMD&FP)
00	1	00	011	STR (register, SIMD&FP)
00	1	01	!= 011	LDR (register, SIMD&FP)
00	1	01	011	LDR (register, SIMD&FP)
00	1	10		STR (register, SIMD&FP)
00	1	11		LDR (register, SIMD&FP)
01	0	00		STRH (register)
01	0	01		LDRH (register)
01	0	10		LDRSH (register) — 64-bit
01	0	11		LDRSH (register) — 32-bit
01	1	00		STR (register, SIMD&FP)
01	1	01		LDR (register, SIMD&FP)
1x	0	11		UNALLOCATED
1x	1	1x		UNALLOCATED

size	V	opc	option	<b>Instruction Details</b>
10	0	00		STR (register) — 32-bit
10	0	01		LDR (register) — 32-bit
10	0	10		LDRSW (register)
10	1	00		STR (register, SIMD&FP)
10	1	01		LDR (register, SIMD&FP)
11	0	00		STR (register) — 64-bit
11	0	01		LDR (register) — 64-bit
11	0	10		PRFM (register)
11	1	00		STR (register, SIMD&FP)
11	1	01		LDR (register, SIMD&FP)

#### Load/store register (pac)


These instructions are under Loads and Stores.



size	V	Instruction Details		
!= 11		UNALLOCATED		
11	1	UNALLOCATED		

## Load/store register (unsigned immediate)

These instructions are under Loads and Stores.




size	V	opc	<b>Instruction Details</b>			
x1	1	1x	UNALLOCATED			
00	0	00	STRB (immediate)			
00	0	01	LDRB (immediate)			
00	0	10	LDRSB (immediate) — 64-bit			
00	0	11	LDRSB (immediate) — 32-bit			
00	1	00	STR (immediate, SIMD&FP) — 8-bit			
00	1	01	LDR (immediate, SIMD&FP) — 8-bit			
00	1	10	STR (immediate, SIMD&FP) — 128-bit			
00	1	11	LDR (immediate, SIMD&FP) — 128-bit			
01	0	00	STRH (immediate)			

size	V	opc	<b>Instruction Details</b>			
01	0	01	LDRH (immediate)			
01	0	10	LDRSH (immediate) — 64-bit			
01	0	11	LDRSH (immediate) — 32-bit			
01	1	00	STR (immediate, SIMD&FP) — 16-bit			
01	1	01	LDR (immediate, SIMD&FP) — 16-bit			
1x	0	11	UNALLOCATED			
1x	1	1x	UNALLOCATED			
10	0	00	STR (immediate) — 32-bit			
10	0	01	LDR (immediate) — 32-bit			
10	0	10	LDRSW (immediate)			
10	1	00	STR (immediate, SIMD&FP) — 32-bit			
10	1	01	LDR (immediate, SIMD&FP) — 32-bit			
11	0	00	STR (immediate) — 64-bit			
11	0	01	LDR (immediate) — 64-bit			
11	0	10	PRFM (immediate)			
11	1	00	STR (immediate, SIMD&FP) — 64-bit			
11	1	01	LDR (immediate, SIMD&FP) — 64-bit			

# **Data Processing – Register**


These instructions are under the top-level.



op0	op1	op2	op3	Instruction details
0	1	0110		Data-processing (2 source)
1	1	0110		Data-processing (1 source)
	0	0xxx		Logical (shifted register)
	0	1xx0		Add/subtract (shifted register)
	0	1xx1		Add/subtract (extended register)
	1	0000	000000	Add/subtract (with carry)
	1	0000	000011	UNALLOCATED
	1	0000	0001xx	UNALLOCATED
	1	0000	001xxx	UNALLOCATED

op0	op1	op2	op3	Instruction details
	1	0000	x00001	Rotate right into flags
	1	0000	xx0010	Evaluate into flags
	1	0010	xxxx0x	Conditional compare (register)
	1	0010	xxxx1x	Conditional compare (immediate)
	1	0100		Conditional select
	1	0xx1		UNALLOCATED
	1	1xxx		Data-processing (3 source)

## **Data-processing (2 source)**



sf	$\mathbf{S}$	opcode	<b>Instruction Details</b>
		000001	UNALLOCATED
		011xxx	UNALLOCATED
		1xxxxx	UNALLOCATED
	0	00011x	UNALLOCATED
	0	001101	UNALLOCATED
	0	00111x	UNALLOCATED
	1	00001x	UNALLOCATED
	1	0001xx	UNALLOCATED
	1	001xxx	UNALLOCATED
	1	01xxxx	UNALLOCATED
0		000000	UNALLOCATED
0	0	000010	UDIV — 32-bit
0	0	000011	SDIV — 32-bit
0	0	00010x	UNALLOCATED
0	0	001000	LSLV — 32-bit
0	0	001001	LSRV — 32-bit
0	0	001010	ASRV — 32-bit
0	0	001011	RORV — 32-bit
0	0	001100	UNALLOCATED
0	0	010x11	UNALLOCATED
0	0	010000	CRC32B, CRC32H, CRC32W, CRC32X — CRC32B

sf	S	opcode	Instruction Details
0	0	010001	CRC32B, CRC32H, CRC32W, CRC32X — CRC32H
0	0	010010	CRC32B, CRC32H, CRC32W, CRC32X — CRC32W
0	0	010100	CRC32CB, CRC32CH, CRC32CW, CRC32CX — CRC32CB
0	0	010101	CRC32CB, CRC32CH, CRC32CW, CRC32CX — CRC32CH
0	0	010110	CRC32CB, CRC32CH, CRC32CW, CRC32CX — CRC32CW
1	0	000010	UDIV — 64-bit
1	0	000011	SDIV — 64-bit
1	0	001000	LSLV — 64-bit
1	0	001001	LSRV — 64-bit
1	0	001010	ASRV — 64-bit
1	0	001011	RORV — 64-bit
1	0	010xx0	UNALLOCATED
1	0	010x0x	UNALLOCATED
1	0	010011	CRC32B, CRC32H, CRC32W, CRC32X — CRC32X
1	0	010111	CRC32CB, CRC32CH, CRC32CW, CRC32CX — CRC32CX

# **Data-processing (1 source)**



sf	S	opcode2	opcode	Instruction Details
			1xxxxx	UNALLOCATED
		xxx1x		UNALLOCATED
		xx1xx		UNALLOCATED
		x1xxx		UNALLOCATED
		1xxxx		UNALLOCATED
	0	00000	00011x	UNALLOCATED
	0	00000	001xxx	UNALLOCATED
	0	00000	01xxxx	UNALLOCATED
	1			UNALLOCATED
0		00001		UNALLOCATED

sf	S	opcode2	opcode	<b>Instruction Details</b>
0	0	00000	000000	RBIT — 32-bit
0	0	00000	000001	REV16 — 32-bit
0	0	00000	000010	REV — 32-bit
0	0	00000	000011	UNALLOCATED
0	0	00000	000100	CLZ — 32-bit
0	0	00000	000101	CLS — 32-bit
1	0	00000	000000	RBIT — 64-bit
1	0	00000	000001	REV16 — 64-bit
1	0	00000	000010	REV32
1	0	00000	000011	REV — 64-bit
1	0	00000	000100	CLZ — 64-bit
1	0	00000	000101	CLS — 64-bit
1	0	00001	01001x	UNALLOCATED
1	0	00001	0101xx	UNALLOCATED
1	0	00001	011xxx	UNALLOCATED

# Logical (shifted register)




1xxxxx	UNALLOCATED
)	AND (shifted register) — 32-bit
1	BIC (shifted register) — 32-bit
)	ORR (shifted register) — 32-bit
1	ORN (shifted register) — 32-bit
)	EOR (shifted register) — 32-bit
1	EON (shifted register) — 32-bit
)	ANDS (shifted register) — 32-bit
1	BICS (shifted register) — 32-bit
)	AND (shifted register) — 64-bit
1	BIC (shifted register) — 64-bit
)	ORR (shifted register) — 64-bit
1	ORN (shifted register) — 64-bit
)	EOR (shifted register) — 64-bit

sf	opc	N	imm6	Instruction Details
1	10	1		EON (shifted register) — 64-bit
1	11	0		ANDS (shifted register) — 64-bit
1	11	1		BICS (shifted register) — 64-bit


# Add/subtract (shifted register)

These instructions are under Data Processing – Register.



sf	op	$\mathbf{S}$	shift	imm6	<b>Instruction Details</b>
			11		UNALLOCATED
0				1xxxxx	UNALLOCATED
0	0	0			ADD (shifted register) — 32-bit
0	0	1			ADDS (shifted register) — 32-bit
0	1	0			SUB (shifted register) — 32-bit
0	1	1			SUBS (shifted register) — 32-bit
1	0	0			ADD (shifted register) — 64-bit
1	0	1			ADDS (shifted register) — 64-bit
1	1	0			SUB (shifted register) — 64-bit
1	1	1			SUBS (shifted register) — 64-bit

## Add/subtract (extended register)




sf	op	$\mathbf{S}$	opt	imm3	Instruction Details
				1x1	UNALLOCATED
				11x	UNALLOCATED
			x1		UNALLOCATED
			1x		UNALLOCATED
0	0	0	00		ADD (extended register) — 32-bit
0	0	1	00		ADDS (extended register) — 32-bit
0	1	0	00		SUB (extended register) — 32-bit
0	1	1	00		SUBS (extended register) — 32-bit
1	0	0	00		ADD (extended register) — 64-bit
1	0	1	00		ADDS (extended register) — 64-bit

sf	op	S	opt	imm3	Instruction Details
1	1	0	00		SUB (extended register) — 64-bit
1	1	1	00		SUBS (extended register) — 64-bit

## Add/subtract (with carry)

These instructions are under Data Processing – Register.



sf	op	S	Instruction Details
0	0	0	ADC — 32-bit
0	0	1	ADCS — 32-bit
0	1	0	SBC — 32-bit
0	1	1	SBCS — 32-bit
1	0	0	ADC — 64-bit
1	0	1	ADCS — 64-bit
1	1	0	SBC — 64-bit
1	1	1	SBCS — 64-bit

## Rotate right into flags

These instructions are under Data Processing – Register.



sf	op	$\mathbf{S}$	02	Instruction Details
0				UNALLOCATED
1	0	0		UNALLOCATED
1	0	1	1	UNALLOCATED
1	1			UNALLOCATED

## **Evaluate into flags**




sf	op	S	opcode2	о3	mask	Instruction Details
0	0	0				UNALLOCATED
0	0	1	!= 000000			UNALLOCATED
0	0	1	000000	0	!= 1101	UNALLOCATED

sf	op	S	opcode2	03	mask	Instruction Details
0	0	1	000000	1		UNALLOCATED
0	1					UNALLOCATED
1						UNALLOCATED

## **Conditional compare (register)**


These instructions are under Data Processing – Register.



sf	op	$\mathbf{S}$	ο2	03	<b>Instruction Details</b>
				1	UNALLOCATED
			1		UNALLOCATED
		0			UNALLOCATED
0	0	1	0	0	CCMN (register) — 32-bit
0	1	1	0	0	CCMP (register) — 32-bit
1	0	1	0	0	CCMN (register) — 64-bit
1	1	1	0	0	CCMP (register) — 64-bit

## **Conditional compare (immediate)**

These instructions are under Data Processing – Register.



sf	op	$\mathbf{S}$	ο2	о3	<b>Instruction Details</b>
				1	UNALLOCATED
			1		UNALLOCATED
		0			UNALLOCATED
0	0	1	0	0	CCMN (immediate) — 32-bit
0	1	1	0	0	CCMP (immediate) — 32-bit
1	0	1	0	0	CCMN (immediate) — 64-bit
1	1	1	0	0	CCMP (immediate) — 64-bit

#### **Conditional select**



	sf	op	S	op2	Instruction Details
				1x	UNALLOCATED
_			1		UNALLOCATED
	0	0	0	00	CSEL — 32-bit
	0	0	0	01	CSINC — 32-bit
	0	1	0	00	CSINV — 32-bit
	0	1	0	01	CSNEG — 32-bit
_	1	0	0	00	CSEL — 64-bit
	1	0	0	01	CSINC — 64-bit
	1	1	0	00	CSINV — 64-bit
-	1	1	0	01	CSNEG — 64-bit

# **Data-processing (3 source)**

31	30 29	28				24	23 21	1 20 16	15	14 10	9 5	4 0
sf	op54	1	1	0	1	1	op31	Rm	00	Ra	Rn	Rd

sf	op54	op31	00	Instruction Details
	00	010	1	UNALLOCATED
	00	011		UNALLOCATED
	00	100		UNALLOCATED
	00	110	1	UNALLOCATED
	00	111		UNALLOCATED
	01			UNALLOCATED
	1x			UNALLOCATED
0	00	000	0	MADD — 32-bit
0	00	000	1	MSUB — 32-bit
0	00	001	0	UNALLOCATED
0	00	001	1	UNALLOCATED
0	00	010	0	UNALLOCATED
0	00	101	0	UNALLOCATED
0	00	101	1	UNALLOCATED
0	00	110	0	UNALLOCATED
1	00	000	0	MADD — 64-bit
1	00	000	1	MSUB — 64-bit
1	00	001	0	SMADDL
1	00	001	1	SMSUBL

sf	op54	op31	00	Instruction Details
1	00	010	0	SMULH
1	00	101	0	UMADDL
1	00	101	1	UMSUBL
1	00	110	0	UMULH

## Data Processing - Scalar Floating-Point and Advanced SIMD

These instructions are under the top-level.




op0	op1	op2	op3	Instruction details	Architecture version
0000	0x	x101	00xxxxx10	UNALLOCATED	-
0010	0x	x101	00xxxxx10	UNALLOCATED	-
0100	0x	x101	00xxxxx10	Cryptographic AES	-
0101	0x	x0xx	xxx0xxx00	Cryptographic three-register SHA	-
0101	0x	x0xx	xxx0xxx10	UNALLOCATED	-
0101	0x	x101	00xxxxx10	Cryptographic two-register SHA	-
0110	0x	x101	00xxxxx10	UNALLOCATED	-
0111	0x	x0xx	xxx0xxxx0	UNALLOCATED	-
0111	0x	x101	00xxxxx10	UNALLOCATED	-
01x1	00	00xx	xxx0xxxx1	Advanced SIMD scalar copy	-
01x1	01	00xx	xxx0xxxx1	UNALLOCATED	-
01x1	0x	0111	00xxxxx10	UNALLOCATED	-
01x1	0x	10xx	xxx00xxx1	Advanced SIMD scalar three same FP16	-
01x1	0x	10xx	xxx01xxx1	UNALLOCATED	-
01x1	0x	1111	00xxxxx10	Advanced SIMD scalar two-register miscellaneous FP16	-
01x1	0x	x0xx	xxx1xxxx0	UNALLOCATED	-
01x1	0x	x0xx	xxx1xxxx1	Advanced SIMD scalar three same extra	-
01x1	0x	x100	00xxxxx10	Advanced SIMD scalar two-register miscellaneous	-
01x1	Ox	x110	00xxxxx10	Advanced SIMD scalar pairwise	-
01x1	0x	x1xx	1xxxxxx10	UNALLOCATED	-
01x1	0x	x1xx	x1xxxxx10	UNALLOCATED	-
01x1	0x	x1xx	xxxxxxx00	Advanced SIMD scalar three different	-
01x1	0x	x1xx	xxxxxxxx1	Advanced SIMD scalar three same	-

01x1   10	op0	op1	op2	op3	Instruction details	Architecture version
01x1	01x1	10		xxxxxxxx1	-	-
Ox00	01x1	11		xxxxxxxx1	UNALLOCATED	-
0x00         0x         x0xx         xxx0xxxx10         Advanced SIMD errute         -           0x10         0x         x0xx         xxx0xxxx1         Advanced SIMD extract         -           0xx0         00         00xx         xxx0xxxx1         Advanced SIMD copy         -           0xx0         01         00xx         xxx0x0xxx1         UNALLOCATED         -           0xx0         0x         10xx         xxx00xxx1         Advanced SIMD three same (FP16)         -           0xx0         0x         10xx         xxx01xxx1         UNALLOCATED         -           0xx0         0x         10xx         xxx01xxx1         UNALLOCATED         -           0xx0         0x         x0xx         xxx1xxxxx1         UNALLOCATED         -           0xx0         0x         x0xx         xxx1xxxxx         UNALLOCATED         -           0xx0         0x         x100         00xxxxxx10         Advanced SIMD two-register - extension           0xx0         0x         x100         00xxxxxx10         Advanced SIMD across lanes         -           0xx0         0x         x110         00xxxxxxx10         Advanced SIMD across lanes         -           0xx0         0x	01x1	1x		xxxxxxx0		-
0x10         0x         x0xx         xxx0xxxx1         Advanced SIMD copy         -           0xx0         00         00xx         xxx0xxxx1         LNALLOCATED         -           0xx0         0x         011         00xxxxx10         UNALLOCATED         -           0xx0         0x         10xx         xxx00xxx1         Advanced SIMD three same (FP16)         -           0xx0         0x         10xx         xxx01xxx1         UNALLOCATED         -           0xx0         0x         1111         00xxxxx10         Advanced SIMD two-register -           0xx0         0x         x0x         xxx1xxxx1         Advanced SIMD three-register -           0xx0         0x         x100         00xxxxx10         Advanced SIMD two-register -           0xx0         0x         x100         00xxxxx10         Advanced SIMD two-register -           0xx0         0x         x110         00xxxxx10         Advanced SIMD two-register -           0xx0         0x         x110         00xxxxx10         Advanced SIMD two-register -           0xx0         0x         x11x         1xxxxxxxx10         UNALLOCATED         -           0xx0         0x         x1xx         xxxxxxxxxxx         Advanced SIMD thr	0x00	0x	x0xx	xxx0xxx00	Advanced SIMD table lookup	-
0xx0         00         00xx         xxx0xxxx1         Advanced SIMD copy         -           0xx0         0x         01         00xx         xxx0xxxx1         UNALLOCATED         -           0xx0         0x         0111         00xxxxx10         UNALLOCATED         -           0xx0         0x         10xx         xxx01xxx1         UNALLOCATED         -           0xx0         0x         1111         00xxxxx10         Advanced SIMD two-register - miscellaneous (FP16)         -           0xx0         0x         x0xx         xxx1xxxx         UNALLOCATED         -           0xx0         0x         x0xx         xxx1xxxxx         UNALLOCATED         -           0xx0         0x         x100         00xxxxx10         Advanced SIMD two-register - extension         -           0xx0         0x         x100         00xxxxx10         Advanced SIMD two-register - extension         -           0xx0         0x         x100         00xxxxxx10         Advanced SIMD two-register - extension         -           0xx0         0x         x110         00xxxxxx10         Advanced SIMD two-register - extension         -           0xx0         0x         x11x         x1xxxxxxxx10         UNALLOCATED	0x00	0x	x0xx	xxx0xxx10	Advanced SIMD permute	-
0xx0         01         00xx         xxx0xxxx1         UNALLOCATED         -           0xx0         0x         0111         00xxxxx10         UNALLOCATED         -           0xx0         0x         10xx         xxx00xxx1         Advanced SIMD three same (FP16)         -           0xx0         0x         10xx         xxx01xxx1         UNALLOCATED         -           0xx0         0x         x0xx         xxx1xxxx1         Advanced SIMD two-register - miscellaneous (FP16)           0xx0         0x         x0xx         xxx1xxxx1         Advanced SIMD three-register - extension           0xx0         0x         x100         00xxxxx10         Advanced SIMD two-register - miscellaneous           0xx0         0x         x110         00xxxxx10         Advanced SIMD across lanes         -           0xx0         0x         x110         00xxxxx10         Advanced SIMD across lanes         -           0xx0         0x         x11x         1xxxxxxx10         UNALLOCATED         -           0xx0         0x         x1xx         xxxxxxxxx10         UNALLOCATED         -           0xx0         0x         x1xx         xxxxxxxxx1         Advanced SIMD three different         -           0xx0	0x10	0x	x0xx	xxx0xxxx0	Advanced SIMD extract	-
0xx0         0x         0111         00xxxxxx10         UNALLOCATED         -           0xx0         0x         10xx         xxx00xxx1         Advanced SIMD three same (FP16)         -           0xx0         0x         10xx         xxx01xxx1         UNALLOCATED         -           0xx0         0x         x0xx         xxx1xxxx0         UNALLOCATED         -           0xx0         0x         x0xx         xxx1xxxx1         Advanced SIMD three-register extension           0xx0         0x         x100         00xxxxx10         Advanced SIMD two-register extension           0xx0         0x         x110         00xxxxx10         Advanced SIMD across lanes         -           0xx0         0x         x110         00xxxxx10         Advanced SIMD across lanes         -           0xx0         0x         x11x         1xxxxxxx10         UNALLOCATED         -           0xx0         0x         x1xx         x1xxxxxxxx10         UNALLOCATED         -           0xx0         0x         x1xx         xxxxxxxxxx1         Advanced SIMD three same         -           0xx0         0x         x1xx         xxxxxxxxxx1         Advanced SIMD modified immediate         -           0xx0 <t< td=""><td>0xx0</td><td>00</td><td>00xx</td><td>xxx0xxxx1</td><td>Advanced SIMD copy</td><td>-</td></t<>	0xx0	00	00xx	xxx0xxxx1	Advanced SIMD copy	-
0xx0         0x         10xx         xxx00xxx1         Advanced SIMD three same (FP16)         -           0xx0         0x         10xx         xxx01xxx1         UNALLOCATED         -           0xx0         0x         x0xx         xxx1xxxx0         UNALLOCATED         -           0xx0         0x         x0xx         xxx1xxxx1         Advanced SIMD three-register -         -           0xx0         0x         x100         00xxxxx10         Advanced SIMD two-register -         -           0xx0         0x         x110         00xxxxx10         Advanced SIMD across lanes -         -           0xx0         0x         x11x         1xxxxxxx10         UNALLOCATED -         -           0xx0         0x         x1xx         x1xxxxxxx10         UNALLOCATED -         -           0xx0         0x         x1xx         xxxxxxxxx1         Advanced SIMD three different -         -           0xx0         0x         x1xx         xxxxxxxxxx1         Advanced SIMD three same -         -           0xx0         0x         x1xx         xxxxxxxxxx1         Advanced SIMD modified immediate -         -           0xx0         10         11         xxxxxxxxxx1         Advanced SIMD vector x indexed -         -	0xx0	01	00xx	xxx0xxxx1	UNALLOCATED	-
0xx0         0x         10xx         xxx01xxx1         UNALLOCATED         -           0xx0         0x         1111         00xxxxx10         Advanced SIMD two-register - miscellaneous (FP16)           0xx0         0x         x0xx         xxx1xxxx1         Advanced SIMD three-register - extension           0xx0         0x         x100         00xxxxx10         Advanced SIMD two-register - miscellaneous           0xx0         0x         x110         00xxxxx10         Advanced SIMD across lanes         -           0xx0         0x         x1xx         1xxxxxxx10         UNALLOCATED         -           0xx0         0x         x1xx         x1xxxxxx10         UNALLOCATED         -           0xx0         0x         x1xx         xxxxxxxxx0         Advanced SIMD three different         -           0xx0         0x         x1xx         xxxxxxxxx1         Advanced SIMD three same         -           0xx0         10         0000         xxxxxxxxx1         Advanced SIMD modified immediate         -           0xx0         10         != 0000         xxxxxxxxx1         Advanced SIMD wester x indexed element         -           1100         00         1xx         xxxxxxxxxxx         Advanced SIMD wester x indexed element	0xx0	0x	0111	00xxxxx10	UNALLOCATED	-
0xx0         0x         1111         00xxxxx10 miscellaneous (FP16)         two-register miscellaneous (FP16)           0xx0         0x         x0xx         xxx1xxxx1         Advanced SIMD three-register extension           0xx0         0x         x100         00xxxxx10         Advanced SIMD two-register miscellaneous           0xx0         0x         x110         00xxxxx10         Advanced SIMD across lanes         -           0xx0         0x         x11x         1xxxxxxx10         UNALLOCATED         -           0xx0         0x         x1xx         xxxxxxxxx10         UNALLOCATED         -           0xx0         0x         x1xx         xxxxxxxxx10         UNALLOCATED         -           0xx0         0x         x1xx         xxxxxxxxx10         Advanced SIMD three different         -           0xx0         0x         x1xx         xxxxxxxxx1         Advanced SIMD three same         -           0xx0         10         0000         xxxxxxxxx1         Advanced SIMD modified immediate         -           0xx0         10         !=0000         xxxxxxxxx1         Advanced SIMD wector x indexed         -           0xx0         11         xxxxxxxxxx1         Advanced SIMD wector x indexed         -	0xx0	0x	10xx	xxx00xxx1	Advanced SIMD three same (FP16)	-
Dax0	0xx0	0x	10xx	xxx01xxx1	UNALLOCATED	-
0xx0         0x         x0xx         xxx1xxxx1         Advanced SIMD three-register extension           0xx0         0x         x100         00xxxxx10         Advanced SIMD two-register miscellaneous           0xx0         0x         x110         00xxxxx10         Advanced SIMD across lanes         -           0xx0         0x         x1xx         1xxxxxxx10         UNALLOCATED         -           0xx0         0x         x1xx         x1xxxxxxx10         UNALLOCATED         -           0xx0         0x         x1xx         xxxxxxxxx1         Advanced SIMD three different         -           0xx0         0x         x1xx         xxxxxxxxx1         Advanced SIMD modified immediate         -           0xx0         10         0000         xxxxxxxxx1         Advanced SIMD shift by immediate         -           0xx0         11         xxxxxxxxxx1         UNALLOCATED         -           0xx0         1x         xxxxxxxxxx1         UNALLOCATED         -           1100         00         10xx         xxx10xxxx         Cryptographic three-register, imm2         -           1100         01         10xx         xxx10xxxx         Cryptographic four-register         -           1100         01	0xx0	0x	1111	00xxxxx10		-
Oxx0   Ox   x100   O0xxxxx10   Advanced   SIMD   two-register   -	0xx0	0x	x0xx	xxx1xxxx0	UNALLOCATED	-
Dax0	0xx0	0x	x0xx	xxx1xxxx1	e e e e e e e e e e e e e e e e e e e	-
0xx0         0x         x1xx         1xxxxxxx10         UNALLOCATED         -           0xx0         0x         x1xx         x1xxxxxx10         UNALLOCATED         -           0xx0         0x         x1xx         xxxxxxxxx1         Advanced SIMD three different         -           0xx0         0x         x1xx         xxxxxxxxx1         Advanced SIMD three same         -           0xx0         10         0000         xxxxxxxxx1         Advanced SIMD modified immediate         -           0xx0         10         != 0000         xxxxxxxxx1         Advanced SIMD shift by immediate         -           0xx0         11         xxxxxxxxxx1         UNALLOCATED         -           0xx0         1x         xxxxxxxxxx1         Advanced SIMD vector x indexed element         -           1100         00         10xx         xxx10xxxx         Cryptographic three-register, imm2         -           1100         00         11xx         xxx1x00xx         Cryptographic three-register SHA 512         -           1100         01         00xx         XAR         FEAT_SHA3           1100         01         1000         0001000xx         Cryptographic two-register SHA 512         -           11x1	0xx0	0x	x100	00xxxxx10		-
0xx0         0x         x1xx         x1xxxxxx10         UNALLOCATED         -           0xx0         0x         x1xx         xxxxxxxx00         Advanced SIMD three different         -           0xx0         0x         x1xx         xxxxxxxxx1         Advanced SIMD three same         -           0xx0         10         0000         xxxxxxxxx1         Advanced SIMD modified immediate         -           0xx0         10         != 0000         xxxxxxxxx1         Advanced SIMD shift by immediate         -           0xx0         11         xxxxxxxxxx1         UNALLOCATED         -           0xx0         1x         xxxxxxxxxx         Advanced SIMD vector x indexed relement         -           1100         00         10xx         xxx10xxxx         Cryptographic three-register, imm2         -           1100         00         11xx         xxx1x00xx         Cryptographic three-register SHA 512         -           1100         01         00xx         XAR         FEAT_SHA3           1100         01         1000         0001000xx         Cryptographic two-register SHA 512         -           11x1         UNALLOCATED         -         -	0xx0	0x	x110	00xxxxx10	Advanced SIMD across lanes	-
0xx0         0x         x1xx         xxxxxxxx00         Advanced SIMD three different         -           0xx0         0x         x1xx         xxxxxxxx1         Advanced SIMD three same         -           0xx0         10         0000         xxxxxxxx1         Advanced SIMD modified immediate         -           0xx0         10         != 0000         xxxxxxxx1         Advanced SIMD shift by immediate         -           0xx0         11         xxxxxxxxx1         UNALLOCATED         -           0xx0         1x         xxxxxxxxx0         Advanced SIMD vector x indexed element         -           1100         00         10xx         xxx10xxxx         Cryptographic three-register, imm2         -           1100         00         11xx         xxx10xxxx         Cryptographic three-register SHA 512         -           1100         01         00xx         XAR         FEAT_SHA3           1100         01         1000         0001000xx         Cryptographic two-register SHA 512         -           11x1         UNALLOCATED         -         UNALLOCATED         -	0xx0	0x	x1xx	1xxxxxx10	UNALLOCATED	-
0xx0         0x         x1xx         xxxxxxxxx1         Advanced SIMD three same         -           0xx0         10         0000         xxxxxxxx1         Advanced SIMD modified immediate         -           0xx0         10         != 0000         xxxxxxxx1         Advanced SIMD shift by immediate         -           0xx0         11         xxxxxxxxx1         UNALLOCATED         -           0xx0         1x         xxxxxxxxx0         Advanced SIMD vector x indexed element         -           1100         00         10xx         xxx10xxxx         Cryptographic three-register, imm2         -           1100         00         11xx         xxx1x00xx         Cryptographic three-register SHA 512         -           1100         01         00xx         XAR         FEAT_SHA3           1100         01         1000         0001000xx         Cryptographic two-register SHA 512         -           11x1         UNALLOCATED         -         UNALLOCATED         -	0xx0	0x	x1xx	x1xxxxx10	UNALLOCATED	-
0xx0         10         0000         xxxxxxxxx1         Advanced SIMD modified immediate         -           0xx0         10         != 0000         xxxxxxxxx1         Advanced SIMD shift by immediate         -           0xx0         11         xxxxxxxxxx1         UNALLOCATED         -           0xx0         1x         xxxxxxxxx0         Advanced SIMD vector x indexed element         -           1100         00         10xx         xxx10xxxx         Cryptographic three-register, imm2         -           1100         00         11xx         xxx1x00xx         Cryptographic three-register SHA 512         -           1100         01         00xx         XAR         FEAT_SHA3           1100         01         1000         0001000xx         Cryptographic two-register SHA 512         -           11x1         UNALLOCATED         -         UNALLOCATED         -	0xx0	0x	x1xx	xxxxxxx00	Advanced SIMD three different	-
0xx0         10         != 0000         xxxxxxxx1         Advanced SIMD shift by immediate         -           0xx0         11         xxxxxxxx1         UNALLOCATED         -           0xx0         1x         xxxxxxxxx0         Advanced SIMD vector x indexed element         -           1100         00         10xx         xxx10xxxx         Cryptographic three-register, imm2         -           1100         00         11xx         xxx1x00xx         Cryptographic three-register SHA 512         -           1100         01         00xx         XAR         FEAT_SHA3           1100         01         1000         0001000xx         Cryptographic two-register SHA 512         -           11x1         UNALLOCATED         -	0xx0	0x	x1xx	xxxxxxxx1	Advanced SIMD three same	-
0xx0         11         xxxxxxxxx1         UNALLOCATED         -           0xx0         1x         xxxxxxxxx0         Advanced SIMD vector x indexed element         -           1100         00         10xx         xxx10xxxx         Cryptographic three-register, imm2         -           1100         00         11xx         xxx1x00xx         Cryptographic three-register SHA 512         -           1100         01         00xx         XAR         FEAT_SHA3           1100         01         1000         0001000xx         Cryptographic two-register SHA 512         -           11x1         UNALLOCATED         -	0xx0	10	0000	xxxxxxxx1	Advanced SIMD modified immediate	-
0xx0         1x         xxxxxxxxx0         Advanced SIMD vector x indexed element         -           1100         00         10xx         xxx10xxxx         Cryptographic three-register, imm2         -           1100         00         11xx         xxx1x00xx         Cryptographic three-register SHA 512         -           1100         01         00xx         XAR         FEAT_SHA3           1100         01         1000         0001000xx         Cryptographic two-register SHA 512         -           11x1         UNALLOCATED         -	0xx0	10	!= 0000	xxxxxxxx1	Advanced SIMD shift by immediate	-
clement   1100   00   10xx   xxx10xxxx   Cryptographic three-register, imm2   -   1100   00   11xx   xxx1x00xx   Cryptographic three-register SHA 512   -   1100   00   xxx0xxxxx   Cryptographic four-register   -   1100   01   00xx   XAR   FEAT_SHA3   1100   01   1000   0001000xx   Cryptographic two-register SHA 512   -   11x1   UNALLOCATED   -     -     -	0xx0	11		xxxxxxxx1	UNALLOCATED	-
1100         00         11xx         xxx1x00xx         Cryptographic three-register SHA 512         -           1100         00         xxx0xxxxx         Cryptographic four-register         -           1100         01         00xx         XAR         FEAT_SHA3           1100         01         1000         0001000xx         Cryptographic two-register SHA 512         -           11x1         UNALLOCATED         -	0xx0	1x		xxxxxxx0		-
1100         00         xxx0xxxxx         Cryptographic four-register         -           1100         01         00xx         XAR         FEAT_SHA3           1100         01         1000         0001000xx         Cryptographic two-register SHA 512         -           11x1         UNALLOCATED         -	1100	00	10xx	xxx10xxxx	Cryptographic three-register, imm2	-
1100         01         00xx         XAR         FEAT_SHA3           1100         01         1000         0001000xx         Cryptographic two-register SHA 512         -           11x1         UNALLOCATED         -	1100	00	11xx	xxx1x00xx	Cryptographic three-register SHA 512	-
1100         01         1000         0001000xx         Cryptographic two-register SHA 512         -           11x1         UNALLOCATED         -	1100	00		xxx0xxxxx	Cryptographic four-register	-
11x1 UNALLOCATED -	1100	01	00xx		XAR	FEAT_SHA3
	1100	01	1000	0001000xx	Cryptographic two-register SHA 512	-
1xx0 1x UNALLOCATED -	11x1				UNALLOCATED	-
	1xx0	1x			UNALLOCATED	-

op0	op1	op2	op3	Instruction details	Architecture version
x0x1	0x	x0xx		Conversion between floating-point and fixed-point	-
x0x1	0x	x1xx	xxx000000	Conversion between floating-point and integer	-
x0x1	0x	x1xx	xxx100000	UNALLOCATED	-
x0x1	0x	x1xx	xxxx10000	Floating-point data-processing (1 source)	-
x0x1	0x	x1xx	xxxxx1000	Floating-point compare	-
x0x1	0x	x1xx	xxxxxx100	Floating-point immediate	-
x0x1	0x	x1xx	xxxxxxx01	Floating-point conditional compare	-
x0x1	0x	x1xx	xxxxxxx10	Floating-point data-processing (2 source)	-
x0x1	0x	x1xx	xxxxxxx11	Floating-point conditional select	-
x0x1	1x			Floating-point data-processing (3 source)	-

## Cryptographic AES

These instructions are under Data Processing – Scalar Floating-Point and Advanced SIMD.



size	opcode	Instruction Details
	x1xxx	UNALLOCATED
	000xx	UNALLOCATED
	1xxxx	UNALLOCATED
x1		UNALLOCATED
00	00100	AESE
00	00101	AESD
00	00110	AESMC
00	00111	AESIMC
1x		UNALLOCATED

## Cryptographic three-register SHA



_	size	opcode	Instruction Details
		111	UNALLOCATED

size	opcode	<b>Instruction Details</b>
x1		UNALLOCATED
00	000	SHA1C
00	001	SHA1P
00	010	SHA1M
00	011	SHA1SU0
00	100	SHA256H
00	101	SHA256H2
00	110	SHA256SU1
1x		UNALLOCATED


## Cryptographic two-register SHA

These instructions are under Data Processing – Scalar Floating-Point and Advanced SIMD.



size	opcode	Instruction Details
	xx1xx	UNALLOCATED
	x1xxx	UNALLOCATED
	1xxxx	UNALLOCATED
x1		UNALLOCATED
00	00000	SHA1H
00	00001	SHA1SU1
00	00010	SHA256SU0
00	00011	UNALLOCATED
1x		UNALLOCATED

## Advanced SIMD scalar copy




op	imm4	Instruction Details
0	xxx1	UNALLOCATED
0	xx1x	UNALLOCATED
0	x1xx	UNALLOCATED
0	0000	DUP (element)
0	1xxx	UNALLOCATED

op	imm4	Instruction Details
1		UNALLOCATED


#### Advanced SIMD scalar three same FP16

These instructions are under Data Processing – Scalar Floating-Point and Advanced SIMD.



U	a	opcode	<b>Instruction Details</b>	Feature
		110	UNALLOCATED	-
	1	011	UNALLOCATED	-
0	0	011	FMULX	FEAT_FP16
0	0	100	FCMEQ (register)	FEAT_FP16
0	0	101	UNALLOCATED	-
0	0	111	FRECPS	FEAT_FP16
0	1	100	UNALLOCATED	-
0	1	101	UNALLOCATED	-
0	1	111	FRSQRTS	FEAT_FP16
1	0	011	UNALLOCATED	-
1	0	100	FCMGE (register)	FEAT_FP16
1	0	101	FACGE	FEAT_FP16
1	0	111	UNALLOCATED	-
1	1	010	FABD	FEAT_FP16
1	1	100	FCMGT (register)	FEAT_FP16
1	1	101	FACGT	FEAT_FP16
1	1	111	UNALLOCATED	-


## Advanced SIMD scalar two-register miscellaneous FP16



U	a	opcode	<b>Instruction Details</b>	Feature
		00xxx	UNALLOCATED	-
		010xx	UNALLOCATED	-
		10xxx	UNALLOCATED	-
		1100x	UNALLOCATED	-
		11110	UNALLOCATED	-

U	a	opcode	<b>Instruction Details</b>	Feature
	0	011xx	UNALLOCATED	-
	0	11111	UNALLOCATED	-
	1	01111	UNALLOCATED	-
	1	11100	UNALLOCATED	-
0	0	11010	FCVTNS (vector)	FEAT_FP16
0	0	11011	FCVTMS (vector)	FEAT_FP16
0	0	11100	FCVTAS (vector)	FEAT_FP16
0	0	11101	SCVTF (vector, integer)	FEAT_FP16
0	1	01100	FCMGT (zero)	FEAT_FP16
0	1	01101	FCMEQ (zero)	FEAT_FP16
0	1	01110	FCMLT (zero)	FEAT_FP16
0	1	11010	FCVTPS (vector)	FEAT_FP16
0	1	11011	FCVTZS (vector, integer)	FEAT_FP16
0	1	11101	FRECPE	FEAT_FP16
0	1	11111	FRECPX	FEAT_FP16
1	0	11010	FCVTNU (vector)	FEAT_FP16
1	0	11011	FCVTMU (vector)	FEAT_FP16
1	0	11100	FCVTAU (vector)	FEAT_FP16
1	0	11101	UCVTF (vector, integer)	FEAT_FP16
1	1	01100	FCMGE (zero)	FEAT_FP16
1	1	01101	FCMLE (zero)	FEAT_FP16
1	1	01110	UNALLOCATED	-
1	1	11010	FCVTPU (vector)	FEAT_FP16
1	1	11011	FCVTZU (vector, integer)	FEAT_FP16
1	1	11101	FRSQRTE	FEAT_FP16
1	1	11111	UNALLOCATED	-


# Advanced SIMD scalar three same extra



U	opcode	<b>Instruction Details</b>	Feature
	001x	UNALLOCATED	-
	01xx	UNALLOCATED	-
	1xxx	UNALLOCATED	-

U	opcode	Instruction Details	Feature
0	0000	UNALLOCATED	-
0	0001	UNALLOCATED	-
1	0000	SQRDMLAH (vector)	FEAT_RDM
1	0001	SQRDMLSH (vector)	FEAT_RDM

## Advanced SIMD scalar two-register miscellaneous



U	size	opcode	Instruction Details
		0000x	UNALLOCATED
		00010	UNALLOCATED
		0010x	UNALLOCATED
		00110	UNALLOCATED
		01111	UNALLOCATED
		1000x	UNALLOCATED
		10011	UNALLOCATED
		10101	UNALLOCATED
		10111	UNALLOCATED
		1100x	UNALLOCATED
		11110	UNALLOCATED
	Ox	011xx	UNALLOCATED
	0x	11111	UNALLOCATED
	1x	10110	UNALLOCATED
	1x	11100	UNALLOCATED
0		00011	SUQADD
0		00111	SQABS
0		01000	CMGT (zero)
0		01001	CMEQ (zero)
0		01010	CMLT (zero)
0		01011	ABS
0		10010	UNALLOCATED
0		10100	SQXTN, SQXTN2
0	0x	10110	UNALLOCATED
0	0x	11010	FCVTNS (vector)

0 0	0x 0x 0x 1x	11011 11100 11101	FCVTMS (vector) FCVTAS (vector)
0 0	0x		FCVTAS (vector)
0		11101	
	1x	11101	SCVTF (vector, integer)
0		01100	FCMGT (zero)
U	1x	01101	FCMEQ (zero)
0	1x	01110	FCMLT (zero)
0	1x	11010	FCVTPS (vector)
0	1x	11011	FCVTZS (vector, integer)
0	1x	11101	FRECPE
0	1x	11111	FRECPX
1		00011	USQADD
1		00111	SQNEG
1		01000	CMGE (zero)
1		01001	CMLE (zero)
1		01010	UNALLOCATED
1		01011	NEG (vector)
1		10010	SQXTUN, SQXTUN2
1		10100	UQXTN, UQXTN2
1	0x	10110	FCVTXN, FCVTXN2
1	0x	11010	FCVTNU (vector)
1	0x	11011	FCVTMU (vector)
1	0x	11100	FCVTAU (vector)
1	0x	11101	UCVTF (vector, integer)
1	1x	01100	FCMGE (zero)
1	1x	01101	FCMLE (zero)
1	1x	01110	UNALLOCATED
1	1x	11010	FCVTPU (vector)
1	1x	11011	FCVTZU (vector, integer)
1	1x	11101	FRSQRTE
1	1x	11111	UNALLOCATED

## Advanced SIMD scalar pairwise



U	size	opcode	<b>Instruction Details</b>	Feature
		00xxx	UNALLOCATED	-
		010xx	UNALLOCATED	-
		01110	UNALLOCATED	-
		10xxx	UNALLOCATED	-
		1100x	UNALLOCATED	-
		11010	UNALLOCATED	-
		111xx	UNALLOCATED	-
	1x	01101	UNALLOCATED	-
0		11011	ADDP (scalar)	-
0	00	01100	FMAXNMP (scalar) — half-precision	FEAT_FP16
0	00	01101	FADDP (scalar) — half-precision	FEAT_FP16
0	00	01111	FMAXP (scalar) — half-precision	FEAT_FP16
0	01	01100	UNALLOCATED	-
0	01	01101	UNALLOCATED	-
0	01	01111	UNALLOCATED	-
0	10	01100	FMINNMP (scalar) — half-precision	FEAT_FP16
0	10	01111	FMINP (scalar) — half-precision	FEAT_FP16
0	11	01100	UNALLOCATED	-
0	11	01111	UNALLOCATED	-
1		11011	UNALLOCATED	-
1	0x	01100	FMAXNMP (scalar) — single-precision and double-precision	-
1	0x	01101	FADDP (scalar) — single-precision and double-precision	-
1	0x	01111	FMAXP (scalar) — single-precision and double-precision	-
1	1x	01100	FMINNMP (scalar) — single-precision and double-precision	-
1	1x	01111	FMINP (scalar) — single-precision and double-precision	-

## Advanced SIMD scalar three different



U	opcode	<b>Instruction Details</b>
	00xx	UNALLOCATED
	01xx	UNALLOCATED
	1000	UNALLOCATED
	1010	UNALLOCATED
	1100	UNALLOCATED
	111x	UNALLOCATED
0	1001	SQDMLAL, SQDMLAL2 (vector)
0	1011	SQDMLSL, SQDMLSL2 (vector)
0	1101	SQDMULL, SQDMULL2 (vector)
1	1001	UNALLOCATED
1	1011	UNALLOCATED
1	1101	UNALLOCATED

#### Advanced SIMD scalar three same


- 1	31	30	29	28				24	23 22	21	20 16	15	11	10	9 5	4 0	i
	0	1	U	1	1	1	1	0	size	1	Rm		opcode	1	Rn	Rd	]

U	size	opcode	Instruction Details
		00000	UNALLOCATED
		0001x	UNALLOCATED
		00100	UNALLOCATED
		011xx	UNALLOCATED
		1001x	UNALLOCATED
	1x	11011	UNALLOCATED
0		00001	SQADD
0		00101	SQSUB
0		00110	CMGT (register)
0		00111	CMGE (register)
0		01000	SSHL
0		01001	SQSHL (register)
0		01010	SRSHL
0		01011	SQRSHL
0		10000	ADD (vector)
0		10001	CMTST
0		10100	UNALLOCATED

0         10101         UNALLOCATED           0         10110         SQDMULH (vector)           0         10111         UNALLOCATED           0         0x         11000         UNALLOCATED           0         0x         11010         UNALLOCATED           0         0x         11011         FMULX           0         0x         11100         FCMEQ (register)           0         0x         11110         UNALLOCATED           0         0x         11111         FRECPS           0         1x         11000         UNALLOCATED           0         1x         11001         UNALLOCATED           0         1x         11100         UNALLOCATED           0         1x         11100         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQADD           1         00110         CMHI (re	U	size	opcode	Instruction Details
0         10111         UNALLOCATED           0         0x         11000         UNALLOCATED           0         0x         11010         UNALLOCATED           0         0x         11011         UNALLOCATED           0         0x         11100         FCMEQ (register)           0         0x         11110         UNALLOCATED           0         0x         11111         FRECPS           0         1x         11000         UNALLOCATED           0         1x         11001         UNALLOCATED           0         1x         11101         UNALLOCATED           0         1x         11101         UNALLOCATED           0         1x         11101         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00101         UQSUB           1         00101         UQSHL (register)           1         01001         UQSHL (register)           1         01011         UQRSHL	0		10101	UNALLOCATED
0         0x         11000         UNALLOCATED           0         0x         11001         UNALLOCATED           0         0x         11010         UNALLOCATED           0         0x         11101         UNALLOCATED           0         0x         11101         UNALLOCATED           0         0x         11111         FRECPS           0         1x         11000         UNALLOCATED           0         1x         11001         UNALLOCATED           0         1x         11010         UNALLOCATED           0         1x         11101         UNALLOCATED           0         1x         11101         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00101         UQSUB           1         01010         URSHL           1         01001         UQSHL (register)           1         01001         UQRULL (register) </td <td>0</td> <td></td> <td>10110</td> <td>SQDMULH (vector)</td>	0		10110	SQDMULH (vector)
0         0x         11001         UNALLOCATED           0         0x         11010         UNALLOCATED           0         0x         11101         FCMEQ (register)           0         0x         11101         UNALLOCATED           0         0x         11111         FRECPS           0         1x         11000         UNALLOCATED           0         1x         11001         UNALLOCATED           0         1x         11010         UNALLOCATED           0         1x         11101         UNALLOCATED           0         1x         11101         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00110         CMHI (register)           1         01010         URSHL           1         01010         URSHL           1         01010         URSHL           1         01011         UQRSHL           1         10000         SUB (vector)           1 <t< td=""><td>0</td><td></td><td>10111</td><td>UNALLOCATED</td></t<>	0		10111	UNALLOCATED
0         0x         11010         UNALLOCATED           0         0x         11011         FMULX           0         0x         11100         FCMEQ (register)           0         0x         11110         UNALLOCATED           0         0x         11111         FRECPS           0         1x         11000         UNALLOCATED           0         1x         11001         UNALLOCATED           0         1x         11100         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11111         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00101         UQSUB           1         00101         CMHI (register)           1         01000         USHL           1         01010         URSHL           1         01010         URSHL           1         10000         SUB (vector)           1         10001<	0	0x	11000	UNALLOCATED
0         0x         11011         FMULX           0         0x         11100         FCMEQ (register)           0         0x         11110         UNALLOCATED           0         0x         11111         FRECPS           0         1x         11000         UNALLOCATED           0         1x         11001         UNALLOCATED           0         1x         11100         UNALLOCATED           0         1x         11101         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00101         UQSUB           1         00101         CMHI (register)           1         01000         USHL           1         01010         URSHL           1         01010         URSHL           1         10001         UQRSHL           1         10000         SUB (vector)           1         10100         UNALLOCA	0	0x	11001	UNALLOCATED
0         0x         11100         FCMEQ (register)           0         0x         11101         UNALLOCATED           0         0x         11111         FRECPS           0         1x         11000         UNALLOCATED           0         1x         11001         UNALLOCATED           0         1x         11100         UNALLOCATED           0         1x         11101         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00110         CMHI (register)           1         01000         USHL           1         01001         UQSHL (register)           1         01010         URSHL           1         01011         UQRSHL           1         10000         SUB (vector)           1         10001         CMEQ (register)           1         10100         UNALLOCATED           1         10101         UNALLOCATED           1         10110         SQRDMULH (vector) <td>0</td> <td>0x</td> <td>11010</td> <td>UNALLOCATED</td>	0	0x	11010	UNALLOCATED
0         0x         11101         UNALLOCATED           0         0x         11110         UNALLOCATED           0         0x         11111         FRECPS           0         1x         11000         UNALLOCATED           0         1x         11010         UNALLOCATED           0         1x         11100         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00110         CMHI (register)           1         01000         USHL           1         01001         UQSHL (register)           1         01010         URSHL           1         01011         UQRSHL           1         10000         SUB (vector)           1         10001         CMEQ (register)           1         10100         UNALLOCATED           1         10110         SQRDMULH (vector)           1         10111         UNALLOCATED	0	0x	11011	FMULX
0         0x         11110         UNALLOCATED           0         0x         11111         FRECPS           0         1x         11000         UNALLOCATED           0         1x         11010         UNALLOCATED           0         1x         11100         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00110         CMHI (register)           1         01000         USHL           1         01001         UQSHL (register)           1         01010         URSHL           1         01011         UQRSHL           1         10001         URSHL           1         10000         SUB (vector)           1         10001         CMEQ (register)           1         10100         UNALLOCATED           1         10110         SQRDMULH (vector)           1         10111         UNALLOCATED	0	0x	11100	FCMEQ (register)
0         0x         11111         FRECPS           0         1x         11000         UNALLOCATED           0         1x         11001         UNALLOCATED           0         1x         11100         UNALLOCATED           0         1x         11101         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00110         CMHI (register)           1         01010         USHL           1         01001         UQSHL (register)           1         01010         URSHL           1         01011         UQRSHL           1         10000         SUB (vector)           1         10000         SUB (vector)           1         10100         UNALLOCATED           1         10110         SQRDMULH (vector)           1         10111         UNALLOCATED	0	0x	11101	UNALLOCATED
0         1x         11000         UNALLOCATED           0         1x         11001         UNALLOCATED           0         1x         11100         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00110         CMHI (register)           1         00111         CMHS (register)           1         01000         USHL           1         01010         URSHL           1         01011         UQRSHL           1         01011         UQRSHL           1         10000         SUB (vector)           1         10001         CMEQ (register)           1         10100         UNALLOCATED           1         10110         SQRDMULH (vector)           1         10111         UNALLOCATED	0	0x	11110	UNALLOCATED
0         1x         11001         UNALLOCATED           0         1x         11010         UNALLOCATED           0         1x         11101         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00110         CMHI (register)           1         01010         USHL           1         01001         UQSHL (register)           1         01010         URSHL           1         01011         UQRSHL           1         01011         UQRSHL           1         10000         SUB (vector)           1         10001         CMEQ (register)           1         10100         UNALLOCATED           1         10110         SQRDMULH (vector)           1         10111         UNALLOCATED	0	0x	11111	FRECPS
0         1x         11010         UNALLOCATED           0         1x         11100         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00110         CMHI (register)           1         01010         USHL           1         01001         UQSHL (register)           1         01010         URSHL           1         01011         UQRSHL           1         01011         UQRSHL           1         10000         SUB (vector)           1         10001         CMEQ (register)           1         10100         UNALLOCATED           1         10110         SQRDMULH (vector)           1         10111         UNALLOCATED	0	1x	11000	UNALLOCATED
0         1x         11100         UNALLOCATED           0         1x         11101         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00110         CMHI (register)           1         01010         USHL           1         01000         USHL           1         01010         URSHL           1         01011         UQRSHL           1         10000         SUB (vector)           1         10000         SUB (vector)           1         10100         UNALLOCATED           1         10110         SQRDMULH (vector)           1         10111         UNALLOCATED	0	1x	11001	UNALLOCATED
0         1x         11101         UNALLOCATED           0         1x         11110         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00110         CMHI (register)           1         01011         CMHS (register)           1         01000         USHL           1         01010         URSHL           1         01011         UQRSHL           1         01011         UQRSHL           1         10000         SUB (vector)           1         10001         CMEQ (register)           1         10100         UNALLOCATED           1         10110         SQRDMULH (vector)           1         10111         UNALLOCATED	0	1x	11010	UNALLOCATED
0         1x         11110         UNALLOCATED           0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00110         CMHI (register)           1         01010         USHL           1         01001         UQSHL (register)           1         01010         URSHL           1         01011         UQRSHL           1         10000         SUB (vector)           1         10001         CMEQ (register)           1         10100         UNALLOCATED           1         10110         SQRDMULH (vector)           1         10111         UNALLOCATED	0	1x	11100	UNALLOCATED
0         1x         11111         FRSQRTS           1         00001         UQADD           1         00101         UQSUB           1         00110         CMHI (register)           1         00111         CMHS (register)           1         01000         USHL           1         01010         URSHL           1         01011         UQRSHL           1         10000         SUB (vector)           1         10001         CMEQ (register)           1         10100         UNALLOCATED           1         10110         SQRDMULH (vector)           1         10111         UNALLOCATED	0	1x	11101	UNALLOCATED
1       00001       UQADD         1       00101       UQSUB         1       00110       CMHI (register)         1       00111       CMHS (register)         1       01000       USHL         1       01010       URSHL         1       01011       UQRSHL         1       10000       SUB (vector)         1       10001       CMEQ (register)         1       10100       UNALLOCATED         1       10110       SQRDMULH (vector)         1       10111       UNALLOCATED	0	1x	11110	UNALLOCATED
1       00101       UQSUB         1       00110       CMHI (register)         1       00111       CMHS (register)         1       01000       USHL         1       01001       UQSHL (register)         1       01010       URSHL         1       01011       UQRSHL         1       10000       SUB (vector)         1       10001       CMEQ (register)         1       10100       UNALLOCATED         1       10110       SQRDMULH (vector)         1       10111       UNALLOCATED	0	1x	11111	FRSQRTS
1       00110       CMHI (register)         1       00111       CMHS (register)         1       01000       USHL         1       01001       UQSHL (register)         1       01010       URSHL         1       01011       UQRSHL         1       10000       SUB (vector)         1       10001       CMEQ (register)         1       10100       UNALLOCATED         1       10110       SQRDMULH (vector)         1       10111       UNALLOCATED	1		00001	UQADD
1       00111       CMHS (register)         1       01000       USHL         1       01001       UQSHL (register)         1       01010       URSHL         1       01011       UQRSHL         1       10000       SUB (vector)         1       10001       CMEQ (register)         1       10100       UNALLOCATED         1       10110       SQRDMULH (vector)         1       10111       UNALLOCATED	1		00101	UQSUB
1       01000       USHL         1       01001       UQSHL (register)         1       01010       URSHL         1       01011       UQRSHL         1       10000       SUB (vector)         1       10001       CMEQ (register)         1       10100       UNALLOCATED         1       10110       SQRDMULH (vector)         1       10111       UNALLOCATED	1		00110	CMHI (register)
1       01001       UQSHL (register)         1       01010       URSHL         1       01011       UQRSHL         1       10000       SUB (vector)         1       10001       CMEQ (register)         1       10100       UNALLOCATED         1       10101       UNALLOCATED         1       10110       SQRDMULH (vector)         1       10111       UNALLOCATED	1		00111	CMHS (register)
1       01010       URSHL         1       01011       UQRSHL         1       10000       SUB (vector)         1       10001       CMEQ (register)         1       10100       UNALLOCATED         1       10101       UNALLOCATED         1       10110       SQRDMULH (vector)         1       10111       UNALLOCATED	1		01000	USHL
1       01011       UQRSHL         1       10000       SUB (vector)         1       10001       CMEQ (register)         1       10100       UNALLOCATED         1       10101       UNALLOCATED         1       10110       SQRDMULH (vector)         1       10111       UNALLOCATED	1		01001	UQSHL (register)
1       10000       SUB (vector)         1       10001       CMEQ (register)         1       10100       UNALLOCATED         1       10101       UNALLOCATED         1       10110       SQRDMULH (vector)         1       10111       UNALLOCATED	1		01010	URSHL
1 10001 CMEQ (register) 1 10100 UNALLOCATED 1 10101 UNALLOCATED 1 10110 SQRDMULH (vector) 1 10111 UNALLOCATED	1		01011	UQRSHL
1         10100         UNALLOCATED           1         10101         UNALLOCATED           1         10110         SQRDMULH (vector)           1         10111         UNALLOCATED	1		10000	SUB (vector)
1         10101         UNALLOCATED           1         10110         SQRDMULH (vector)           1         10111         UNALLOCATED	1		10001	CMEQ (register)
1 10110 SQRDMULH (vector) 1 10111 UNALLOCATED	1		10100	UNALLOCATED
1 10111 UNALLOCATED	1		10101	UNALLOCATED
	1		10110	SQRDMULH (vector)
	1		10111	UNALLOCATED
1 0x 11000 UNALLOCATED	1	0x	11000	UNALLOCATED
1 0x 11001 UNALLOCATED	1	0x	11001	UNALLOCATED

U	size	opcode	Instruction Details
1	0x	11010	UNALLOCATED
1	0x	11011	UNALLOCATED
1	0x	11100	FCMGE (register)
1	0x	11101	FACGE
1	0x	11110	UNALLOCATED
1	0x	11111	UNALLOCATED
1	1x	11000	UNALLOCATED
1	1x	11001	UNALLOCATED
1	1x	11010	FABD
1	1x	11100	FCMGT (register)
1	1x	11101	FACGT
1	1x	11110	UNALLOCATED
1	1x	11111	UNALLOCATED


# Advanced SIMD scalar shift by immediate



U	immh	opcode	Instruction Details
	!= 0000	00001	UNALLOCATED
	!= 0000	00011	UNALLOCATED
	!= 0000	00101	UNALLOCATED
	!= 0000	00111	UNALLOCATED
	!= 0000	01001	UNALLOCATED
	!= 0000	01011	UNALLOCATED
	!= 0000	01101	UNALLOCATED
	!= 0000	01111	UNALLOCATED
	!= 0000	101xx	UNALLOCATED
	!= 0000	110xx	UNALLOCATED
	!= 0000	11101	UNALLOCATED
	!= 0000	11110	UNALLOCATED
	0000		UNALLOCATED
0	!= 0000	00000	SSHR
0	!= 0000	00010	SSRA
0	!= 0000	00100	SRSHR

U	immh	opcode	Instruction Details
0	!= 0000	00110	SRSRA
0	!= 0000	01000	UNALLOCATED
0	!= 0000	01010	SHL
0	!= 0000	01100	UNALLOCATED
0	!= 0000	01110	SQSHL (immediate)
0	!= 0000	10000	UNALLOCATED
0	!= 0000	10001	UNALLOCATED
0	!= 0000	10010	SQSHRN, SQSHRN2
0	!= 0000	10011	SQRSHRN, SQRSHRN2
0	!= 0000	11100	SCVTF (vector, fixed-point)
0	!= 0000	11111	FCVTZS (vector, fixed-point)
1	!= 0000	00000	USHR
1	!= 0000	00010	USRA
1	!= 0000	00100	URSHR
1	!= 0000	00110	URSRA
1	!= 0000	01000	SRI
1	!= 0000	01010	SLI
1	!= 0000	01100	SQSHLU
1	!= 0000	01110	UQSHL (immediate)
1	!= 0000	10000	SQSHRUN, SQSHRUN2
1	!= 0000	10001	SQRSHRUN, SQRSHRUN2
1	!= 0000	10010	UQSHRN, UQSHRN2
1	!= 0000	10011	UQRSHRN, UQRSHRN2
1	!= 0000	11100	UCVTF (vector, fixed-point)
1	!= 0000	11111	FCVTZU (vector, fixed-point)
			·

#### Advanced SIMD scalar x indexed element




U	size	opcode	Instruction Details	Feature
		0000	UNALLOCATED	-
		0010	UNALLOCATED	-
		0100	UNALLOCATED	-
		0110	UNALLOCATED	-

1000 UNALLOCATED	
1110         UNALLOCATED         -           01         0001         UNALLOCATED         -           01         0101         UNALLOCATED         -           0         0011         SQDMLAL, SQDMLAL2 (by element)         -           0         0111         SQDMLSL, SQDMLSL2 (by element)         -           0         1011         SQDMULL, SQDMULL2 (by element)         -           0         1100         SQDMULH (by element)         -           0         1101         SQRDMULH (by element)         -	
01         0001         UNALLOCATED         -           01         0101         UNALLOCATED         -           0         0011         SQDMLAL, SQDMLAL2 (by - element)         -           0         0111         SQDMLSL, SQDMLSL2 (by element)         -           0         1011         SQDMULL, SQDMULL2 (by - element)         -           0         1100         SQDMULH (by element)         -           0         1101         SQRDMULH (by element)         -	
01         0101         UNALLOCATED         -           01         1001         UNALLOCATED         -           0         0011         SQDMLAL, SQDMLAL2 (by - element)         -           0         0111         SQDMLSL, SQDMLSL2 (by element)         -           0         1011         SQDMULL, SQDMULL2 (by - element)         -           0         1100         SQDMULH (by element)         -           0         1101         SQRDMULH (by element)         -	
01         1001         UNALLOCATED         -           0         0011         SQDMLAL, SQDMLAL2 (by element)         -           0         0111         SQDMLSL, SQDMLSL2 (by element)         -           0         1011         SQDMULL, SQDMULL2 (by element)         -           0         1100         SQDMULH (by element)         -           0         1101         SQRDMULH (by element)         -	
0         0011         SQDMLAL, element)         SQDMLAL2 (by element)         -           0         0111         SQDMLSL, SQDMLSL2 (by element)         -           0         1011         SQDMULL, SQDMULL2 (by element)         -           0         1100         SQDMULH (by element)         -           0         1101         SQRDMULH (by element)         -	
element	
0 1011 SQDMULL, SQDMULL2 (by - element)  0 1100 SQDMULH (by element) -  0 1101 SQRDMULH (by element) -	
element)           0         1100         SQDMULH (by element)         -           0         1101         SQRDMULH (by element)         -	
0 1101 SQRDMULH (by element) -	
0 1111 UNALLOCATED -	
0 00 0001 FMLA (by element) — half-precision FEAT_F	FP16
0 00 0101 FMLS (by element) — half-precision FEAT_F	FP16
0 00 1001 FMUL (by element) — half-precision FEAT_F	FP16
0 1x 0001 FMLA (by element) — - single-precision and double-precision	
0 1x 0101 FMLS (by element) — - single-precision and double-precision	
0 1x 1001 FMUL (by element) — - single-precision and double-precision	
1 0011 UNALLOCATED -	
1 0111 UNALLOCATED -	
1 1011 UNALLOCATED -	
1 1100 UNALLOCATED -	
1 1101 SQRDMLAH (by element) FEAT_F	RDM
1 1111 SQRDMLSH (by element) FEAT_F	RDM
1 00 0001 UNALLOCATED -	
1 00 0101 UNALLOCATED -	
1 00 1001 FMULX (by element) — FEAT_F half-precision	FP16
1 1x 0001 UNALLOCATED -	
1 1x 0101 UNALLOCATED -	

U	size	opcode	Instruction	n Details	1		Feature
1	1x	1001	FMULX	(by	element)	_	-
			single-preci	single-precision and double-precision			

#### Advanced SIMD table lookup


These instructions are under Data Processing – Scalar Floating-Point and Advanced SIMD.



op2	len	op	Instruction Details
x1			UNALLOCATED
00	00	0	TBL — single register table
00	00	1	TBX — single register table
00	01	0	TBL — two register table
00	01	1	TBX — two register table
00	10	0	TBL — three register table
00	10	1	TBX — three register table
00	11	0	TBL — four register table
00	11	1	TBX — four register table
1x			UNALLOCATED


#### **Advanced SIMD permute**

These instructions are under Data Processing – Scalar Floating-Point and Advanced SIMD.



opcode	Instruction Details
000	UNALLOCATED
001	UZP1
010	TRN1
011	ZIP1
100	UNALLOCATED
101	UZP2
110	TRN2
111	ZIP2
111	ZIP2


#### **Advanced SIMD extract**



op2	Instruction Details
x1	UNALLOCATED
00	EXT
1x	UNALLOCATED


#### **Advanced SIMD copy**

These instructions are under Data Processing – Scalar Floating-Point and Advanced SIMD.



Q	op	imm5	imm4	<b>Instruction Details</b>
		x0000		UNALLOCATED
	0		0000	DUP (element)
	0		0001	DUP (general)
	0		0010	UNALLOCATED
	0		0100	UNALLOCATED
	0		0110	UNALLOCATED
	0		1xxx	UNALLOCATED
0	0		0011	UNALLOCATED
0	0		0101	SMOV
0	0		0111	UMOV
0	1			UNALLOCATED
1	0		0011	INS (general)
1	0		0101	SMOV
1	0	x1000	0111	UMOV
1	1			INS (element)

#### Advanced SIMD three same (FP16)



U	a	opcode	Instruction Details	Feature
0	0	000	FMAXNM (vector)	FEAT_FP16
0	0	001	FMLA (vector)	FEAT_FP16
0	0	010	FADD (vector)	FEAT_FP16

0         0         011         FMULX         FEAT_FP16           0         0         100         FCMEQ (register)         FEAT_FP16           0         0         101         UNALLOCATED         -           0         0         110         FMAX (vector)         FEAT_FP16           0         0         111         FRECPS         FEAT_FP16           0         1         000         FMINNM (vector)         FEAT_FP16           0         1         001         FMLS (vector)         FEAT_FP16           0         1         001         FMLS (vector)         FEAT_FP16           0         1         010         FSUB (vector)         FEAT_FP16           0         1         010         FSUB (vector)         FEAT_FP16           0         1         101         UNALLOCATED         -           0         1         110         UNALLOCATED         -           1         0         001         UNALLOCATED         -           1         0         001         FADDP (vector)         FEAT_FP16           1         0         010         FADDP (vector)         FEAT_FP16           1         0	U	a	opcode	<b>Instruction Details</b>	Feature
0         0         101         UNALLOCATED         -           0         0         110         FMAX (vector)         FEAT_FP16           0         0         111         FRECPS         FEAT_FP16           0         1         000         FMINNM (vector)         FEAT_FP16           0         1         001         FMLS (vector)         FEAT_FP16           0         1         010         FSUB (vector)         FEAT_FP16           0         1         011         UNALLOCATED         -           0         1         100         UNALLOCATED         -           0         1         101         UNALLOCATED         -           0         1         110         FMIN (vector)         FEAT_FP16           1         0         000         FMAXNMP (vector)         FEAT_FP16           1         0         001         UNALLOCATED         -           1         0         010         FADDP (vector)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         11	0	0	011	FMULX	FEAT_FP16
0         0         110         FMAX (vector)         FEAT_FP16           0         0         111         FRECPS         FEAT_FP16           0         1         000         FMINNM (vector)         FEAT_FP16           0         1         001         FMLS (vector)         FEAT_FP16           0         1         010         FSUB (vector)         FEAT_FP16           0         1         011         UNALLOCATED         -           0         1         100         UNALLOCATED         -           0         1         101         UNALLOCATED         -           0         1         110         FMINN (vector)         FEAT_FP16           1         0         000         FMAXNMP (vector)         FEAT_FP16           1         0         001         UNALLOCATED         -           1         0         010         FADDP (vector)         FEAT_FP16           1         0         011         FMUL (vector)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         1	0	0	100	FCMEQ (register)	FEAT_FP16
0         0         111         FRECPS         FEAT_FP16           0         1         000         FMINNM (vector)         FEAT_FP16           0         1         001         FMLS (vector)         FEAT_FP16           0         1         010         FSUB (vector)         FEAT_FP16           0         1         011         UNALLOCATED         -           0         1         100         UNALLOCATED         -           0         1         101         UNALLOCATED         -           0         1         110         FMIN (vector)         FEAT_FP16           1         0         000         FMAXNMP (vector)         FEAT_FP16           1         0         001         UNALLOCATED         -           1         0         001         FADDP (vector)         FEAT_FP16           1         0         010         FADDP (vector)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         101	0	0	101	UNALLOCATED	-
0         1         000         FMINNM (vector)         FEAT_FP16           0         1         001         FMLS (vector)         FEAT_FP16           0         1         010         FSUB (vector)         FEAT_FP16           0         1         011         UNALLOCATED         -           0         1         100         UNALLOCATED         -           0         1         110         FMIN (vector)         FEAT_FP16           0         1         110         FMIN (vector)         FEAT_FP16           1         0         000         FMAXNMP (vector)         FEAT_FP16           1         0         001         UNALLOCATED         -           1         0         010         FADDP (vector)         FEAT_FP16           1         0         011         FMUL (vector)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         111         FDIV (vector)         FEAT_FP16           1         1         001         UNALLOCATED         -           1         1	0	0	110	FMAX (vector)	FEAT_FP16
0         1         001         FMLS (vector)         FEAT_FP16           0         1         010         FSUB (vector)         FEAT_FP16           0         1         011         UNALLOCATED         -           0         1         100         UNALLOCATED         -           0         1         101         UNALLOCATED         -           0         1         110         FMIN (vector)         FEAT_FP16           1         0         000         FMAXNMP (vector)         FEAT_FP16           1         0         001         UNALLOCATED         -           1         0         010         FADDP (vector)         FEAT_FP16           1         0         010         FADDP (vector)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         111         FDIV (vector)         FEAT_FP16           1         0         111         FDIV (vector)         FEAT_FP16           1         1         000         FMINNMP (vector)         FEAT_FP16           1         1	0	0	111	FRECPS	FEAT_FP16
0         1         010         FSUB (vector)         FEAT_FP16           0         1         011         UNALLOCATED         -           0         1         100         UNALLOCATED         -           0         1         101         UNALLOCATED         -           0         1         110         FMIN (vector)         FEAT_FP16           0         1         111         FRSQRTS         FEAT_FP16           1         0         000         FMAXNMP (vector)         FEAT_FP16           1         0         001         UNALLOCATED         -           1         0         010         FADDP (vector)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         101         FMAXP (vector)         FEAT_FP16           1         0         111         FDIV (vector)         FEAT_FP16           1         1         000         FMINNMP (vector)         FEAT_FP16           1         1         001         UNALLOCATED         -           1         1         001	0	1	000	FMINNM (vector)	FEAT_FP16
0         1         011         UNALLOCATED         -           0         1         100         UNALLOCATED         -           0         1         101         UNALLOCATED         -           0         1         110         FMIN (vector)         FEAT_FP16           0         1         111         FRSQRTS         FEAT_FP16           1         0         000         FMAXNMP (vector)         FEAT_FP16           1         0         001         UNALLOCATED         -           1         0         010         FADDP (vector)         FEAT_FP16           1         0         011         FMUL (vector)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         111         FDIV (vector)         FEAT_FP16           1         0         111         FDIV (vector)         FEAT_FP16           1         1         000         FMINNMP (vector)         FEAT_FP16           1         1         010         FABD         FEAT_FP16           1         1         100	0	1	001	FMLS (vector)	FEAT_FP16
0         1         100         UNALLOCATED         -           0         1         101         UNALLOCATED         -           0         1         110         FMIN (vector)         FEAT_FP16           0         1         111         FRSQRTS         FEAT_FP16           1         0         000         FMAXNMP (vector)         FEAT_FP16           1         0         001         UNALLOCATED         -           1         0         010         FADDP (vector)         FEAT_FP16           1         0         011         FMUL (vector)         FEAT_FP16           1         0         100         FCMGE (register)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         110         FMAXP (vector)         FEAT_FP16           1         1         000         FMINNMP (vector)         FEAT_FP16           1         1         001         UNALLOCATED         -           1         1         010         FABD         FEAT_FP16           1         1         011         UNALLOCATED         -           1         1         100 <td>0</td> <td>1</td> <td>010</td> <td>FSUB (vector)</td> <td>FEAT_FP16</td>	0	1	010	FSUB (vector)	FEAT_FP16
0         1         101         UNALLOCATED         -           0         1         110         FMIN (vector)         FEAT_FP16           0         1         111         FRSQRTS         FEAT_FP16           1         0         000         FMAXNMP (vector)         FEAT_FP16           1         0         001         UNALLOCATED         -           1         0         010         FADDP (vector)         FEAT_FP16           1         0         011         FMUL (vector)         FEAT_FP16           1         0         100         FCMGE (register)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         110         FMAXP (vector)         FEAT_FP16           1         0         111         FDIV (vector)         FEAT_FP16           1         1         000         FMINNMP (vector)         FEAT_FP16           1         1         010         FABD         FEAT_FP16           1         1         011         UNALLOCATED         -           1         1         010         FCMGT (register)         FEAT_FP16           1         1 </td <td>0</td> <td>1</td> <td>011</td> <td>UNALLOCATED</td> <td>-</td>	0	1	011	UNALLOCATED	-
0         1         110         FMIN (vector)         FEAT_FP16           0         1         111         FRSQRTS         FEAT_FP16           1         0         000         FMAXNMP (vector)         FEAT_FP16           1         0         001         UNALLOCATED         -           1         0         010         FADDP (vector)         FEAT_FP16           1         0         011         FMUL (vector)         FEAT_FP16           1         0         100         FCMGE (register)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         110         FMAXP (vector)         FEAT_FP16           1         0         111         FDIV (vector)         FEAT_FP16           1         1         000         FMINNMP (vector)         FEAT_FP16           1         1         010         FABD         FEAT_FP16           1         1         011         UNALLOCATED         -           1         1         010         FCMGT (register)         FEAT_FP16           1         1         101         FACGT         FEAT_FP16           1         1	0	1	100	UNALLOCATED	-
0         1         111         FRSQRTS         FEAT_FP16           1         0         000         FMAXNMP (vector)         FEAT_FP16           1         0         001         UNALLOCATED         -           1         0         010         FADDP (vector)         FEAT_FP16           1         0         011         FMUL (vector)         FEAT_FP16           1         0         100         FCMGE (register)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         110         FMAXP (vector)         FEAT_FP16           1         0         111         FDIV (vector)         FEAT_FP16           1         1         000         FMINNMP (vector)         FEAT_FP16           1         1         001         UNALLOCATED         -           1         1         011         UNALLOCATED         -           1         1         100         FCMGT (register)         FEAT_FP16           1         1         101         FACGT         FEAT_FP16           1         1         101         FMINP (vector)         FEAT_FP16	0	1	101	UNALLOCATED	-
1         0         000         FMAXNMP (vector)         FEAT_FP16           1         0         001         UNALLOCATED         -           1         0         010         FADDP (vector)         FEAT_FP16           1         0         011         FMUL (vector)         FEAT_FP16           1         0         100         FCMGE (register)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         110         FMAXP (vector)         FEAT_FP16           1         0         111         FDIV (vector)         FEAT_FP16           1         1         000         FMINNMP (vector)         FEAT_FP16           1         1         001         UNALLOCATED         -           1         1         010         FABD         FEAT_FP16           1         1         011         UNALLOCATED         -           1         1         100         FCMGT (register)         FEAT_FP16           1         1         101         FACGT         FEAT_FP16           1         1         101         FMINP (vector)         FEAT_FP16	0	1	110	FMIN (vector)	FEAT_FP16
1         0         001         UNALLOCATED         -           1         0         010         FADDP (vector)         FEAT_FP16           1         0         011         FMUL (vector)         FEAT_FP16           1         0         100         FCMGE (register)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         110         FMAXP (vector)         FEAT_FP16           1         0         111         FDIV (vector)         FEAT_FP16           1         1         000         FMINNMP (vector)         FEAT_FP16           1         1         010         FABD         FEAT_FP16           1         1         011         UNALLOCATED         -           1         1         011         UNALLOCATED         -           1         1         100         FCMGT (register)         FEAT_FP16           1         1         101         FACGT         FEAT_FP16           1         1         101         FMINP (vector)         FEAT_FP16	0	1	111	FRSQRTS	FEAT_FP16
1         0         010         FADDP (vector)         FEAT_FP16           1         0         011         FMUL (vector)         FEAT_FP16           1         0         100         FCMGE (register)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         110         FMAXP (vector)         FEAT_FP16           1         0         111         FDIV (vector)         FEAT_FP16           1         1         000         FMINNMP (vector)         FEAT_FP16           1         1         010         FABD         FEAT_FP16           1         1         011         UNALLOCATED         -           1         1         010         FCMGT (register)         FEAT_FP16           1         1         100         FCMGT (register)         FEAT_FP16           1         1         101         FACGT         FEAT_FP16           1         1         100         FMINP (vector)         FEAT_FP16	1	0	000	FMAXNMP (vector)	FEAT_FP16
1         0         011         FMUL (vector)         FEAT_FP16           1         0         100         FCMGE (register)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         110         FMAXP (vector)         FEAT_FP16           1         0         111         FDIV (vector)         FEAT_FP16           1         1         000         FMINNMP (vector)         FEAT_FP16           1         1         001         UNALLOCATED         -           1         1         011         UNALLOCATED         -           1         1         100         FCMGT (register)         FEAT_FP16           1         1         101         FACGT         FEAT_FP16           1         1         101         FMINP (vector)         FEAT_FP16	1	0	001	UNALLOCATED	-
1         0         100         FCMGE (register)         FEAT_FP16           1         0         101         FACGE         FEAT_FP16           1         0         110         FMAXP (vector)         FEAT_FP16           1         0         111         FDIV (vector)         FEAT_FP16           1         1         000         FMINNMP (vector)         FEAT_FP16           1         1         001         UNALLOCATED         -           1         1         010         FABD         FEAT_FP16           1         1         011         UNALLOCATED         -           1         1         100         FCMGT (register)         FEAT_FP16           1         1         101         FACGT         FEAT_FP16           1         1         101         FMINP (vector)         FEAT_FP16	1	0	010	FADDP (vector)	FEAT_FP16
1       0       101       FACGE       FEAT_FP16         1       0       110       FMAXP (vector)       FEAT_FP16         1       0       111       FDIV (vector)       FEAT_FP16         1       1       000       FMINNMP (vector)       FEAT_FP16         1       1       001       UNALLOCATED       -         1       1       010       FABD       FEAT_FP16         1       1       011       UNALLOCATED       -         1       1       100       FCMGT (register)       FEAT_FP16         1       1       101       FACGT       FEAT_FP16         1       1       110       FMINP (vector)       FEAT_FP16	1	0	011	FMUL (vector)	FEAT_FP16
1         0         110         FMAXP (vector)         FEAT_FP16           1         0         111         FDIV (vector)         FEAT_FP16           1         1         000         FMINNMP (vector)         FEAT_FP16           1         1         001         UNALLOCATED         -           1         1         010         FABD         FEAT_FP16           1         1         011         UNALLOCATED         -           1         1         100         FCMGT (register)         FEAT_FP16           1         1         101         FACGT         FEAT_FP16           1         1         110         FMINP (vector)         FEAT_FP16	1	0	100	FCMGE (register)	FEAT_FP16
1       0       111       FDIV (vector)       FEAT_FP16         1       1       000       FMINNMP (vector)       FEAT_FP16         1       1       001       UNALLOCATED       -         1       1       010       FABD       FEAT_FP16         1       1       011       UNALLOCATED       -         1       1       100       FCMGT (register)       FEAT_FP16         1       1       101       FACGT       FEAT_FP16         1       1       110       FMINP (vector)       FEAT_FP16	1	0	101	FACGE	FEAT_FP16
1       1       000       FMINNMP (vector)       FEAT_FP16         1       1       001       UNALLOCATED       -         1       1       010       FABD       FEAT_FP16         1       1       011       UNALLOCATED       -         1       1       100       FCMGT (register)       FEAT_FP16         1       1       101       FACGT       FEAT_FP16         1       1       110       FMINP (vector)       FEAT_FP16	1	0	110	FMAXP (vector)	FEAT_FP16
1       1       001       UNALLOCATED       -         1       1       010       FABD       FEAT_FP16         1       1       011       UNALLOCATED       -         1       1       100       FCMGT (register)       FEAT_FP16         1       1       101       FACGT       FEAT_FP16         1       1       110       FMINP (vector)       FEAT_FP16	1	0	111	FDIV (vector)	FEAT_FP16
1       1       010       FABD       FEAT_FP16         1       1       011       UNALLOCATED       -         1       1       100       FCMGT (register)       FEAT_FP16         1       1       101       FACGT       FEAT_FP16         1       1       110       FMINP (vector)       FEAT_FP16	1	1	000	FMINNMP (vector)	FEAT_FP16
1       1       011       UNALLOCATED       -         1       1       100       FCMGT (register)       FEAT_FP16         1       1       101       FACGT       FEAT_FP16         1       1       110       FMINP (vector)       FEAT_FP16	1	1	001	UNALLOCATED	-
1       1       100       FCMGT (register)       FEAT_FP16         1       1       101       FACGT       FEAT_FP16         1       1       110       FMINP (vector)       FEAT_FP16	1	1	010	FABD	FEAT_FP16
1         1         101         FACGT         FEAT_FP16           1         1         110         FMINP (vector)         FEAT_FP16	1	1	011	UNALLOCATED	-
1 1 110 FMINP (vector) FEAT_FP16	1	1	100	FCMGT (register)	FEAT_FP16
	1	1	101	FACGT	FEAT_FP16
1 1 111 UNALLOCATED -	1	1	110	FMINP (vector)	FEAT_FP16
	1	1	111	UNALLOCATED	-

## Advanced SIMD two-register miscellaneous (FP16)



00xxx UNALLOCATED   -	U	a	opcode	Instruction Details	Feature
10xxx			00xxx	UNALLOCATED	-
11110			010xx	UNALLOCATED	-
0         0111xx         UNALLOCATED         -           0         11111         UNALLOCATED         -           1         11100         UNALLOCATED         -           0         0         11000         FRINTN (vector)         FEAT_FP16           0         0         11010         FCVTNS (vector)         FEAT_FP16           0         0         11011         FCVTMS (vector)         FEAT_FP16           0         0         11100         FCVTAS (vector)         FEAT_FP16           0         0         11101         FCVTAS (vector)         FEAT_FP16           0         0         11101         SCVTF (vector)         FEAT_FP16           0         1         01100         FCMGT (zero)         FEAT_FP16           0         1         01101         FCMEQ (zero)         FEAT_FP16           0         1         11000         FRINTP (vector)         FEAT_FP16           0         1			10xxx	UNALLOCATED	-
0         11111         UNALLOCATED         -           1         11100         UNALLOCATED         -           0         0         11000         FRINTN (vector)         FEAT_FP16           0         0         11001         FRINTM (vector)         FEAT_FP16           0         0         11010         FCVTNS (vector)         FEAT_FP16           0         0         11011         FCVTAS (vector)         FEAT_FP16           0         0         11101         FCVTAS (vector)         FEAT_FP16           0         0         11101         SCVTF (vector)         FEAT_FP16           0         1         01100         FCMGT (zero)         FEAT_FP16           0         1         01101         FCMEQ (zero)         FEAT_FP16           0         1         01101         FCMEQ (zero)         FEAT_FP16           0         1         0110         FCMLT (zero)         FEAT_FP16           0         1         0110         FCMLT (zero)         FEAT_FP16           0         1         0110         FRINTP (vector)         FEAT_FP16           0         1         1100         FCVTPS (vector)         FEAT_FP16           0 <td></td> <td></td> <td>11110</td> <td>UNALLOCATED</td> <td>-</td>			11110	UNALLOCATED	-
1         11100         UNALLOCATED         -           0         0         11000         FRINTN (vector)         FEAT_FP16           0         0         11001         FRINTM (vector)         FEAT_FP16           0         0         11010         FCVTNS (vector)         FEAT_FP16           0         0         11011         FCVTMS (vector)         FEAT_FP16           0         0         11101         FCVTAS (vector)         FEAT_FP16           0         0         11101         SCVTF (vector, integer)         FEAT_FP16           0         1         01100         FCMGT (zero)         FEAT_FP16           0         1         01101         FCMGT (zero)         FEAT_FP16           0         1         01101         FCMEQ (zero)         FEAT_FP16           0         1         01101         FCMLT (zero)         FEAT_FP16           0         1         01101         FCMLT (zero)         FEAT_FP16           0         1         01100         FRINTP (vector)         FEAT_FP16           0         1         01100         FRINTZ (vector)         FEAT_FP16           0         1         01101         FCVTZS (vector, integer) <t< td=""><td></td><td>0</td><td>011xx</td><td>UNALLOCATED</td><td>-</td></t<>		0	011xx	UNALLOCATED	-
0         0         11000         FRINTN (vector)         FEAT_FP16           0         0         11001         FRINTM (vector)         FEAT_FP16           0         0         11010         FCVTNS (vector)         FEAT_FP16           0         0         11011         FCVTMS (vector)         FEAT_FP16           0         0         11100         FCVTAS (vector)         FEAT_FP16           0         0         11101         SCVTF (vector, integer)         FEAT_FP16           0         1         01100         FCMGT (zero)         FEAT_FP16           0         1         01101         FCMEQ (zero)         FEAT_FP16           0         1         01101         FCMEQ (zero)         FEAT_FP16           0         1         01101         FCMLT (zero)         FEAT_FP16           0         1         01101         FCMLT (zero)         FEAT_FP16           0         1         01100         FRINTP (vector)         FEAT_FP16           0         1         01100         FRINTZ (vector)         FEAT_FP16           0         1         01101         FCVTZS (vector, integer)         FEAT_FP16           0         1         01101		0	11111	UNALLOCATED	-
0         0         11001         FRINTM (vector)         FEAT_FP16           0         0         11010         FCVTNS (vector)         FEAT_FP16           0         0         11011         FCVTMS (vector)         FEAT_FP16           0         0         11100         FCVTAS (vector)         FEAT_FP16           0         0         11101         SCVTF (vector, integer)         FEAT_FP16           0         1         01100         FCMGT (zero)         FEAT_FP16           0         1         01101         FCMEQ (zero)         FEAT_FP16           0         1         01101         FCMLT (zero)         FEAT_FP16           0         1         01100         FRINTP (vector)         FEAT_FP16           0         1         01101         FCVTSS (vector, integer)         FEAT_FP16           0         1         0         11010         FCVTZS (vector, integer)         FEAT_FP16           1         0 <t< td=""><td></td><td>1</td><td>11100</td><td>UNALLOCATED</td><td>-</td></t<>		1	11100	UNALLOCATED	-
0         0         11010         FCVTNS (vector)         FEAT_FP16           0         0         11011         FCVTMS (vector)         FEAT_FP16           0         0         11100         FCVTAS (vector)         FEAT_FP16           0         0         11101         SCVTF (vector, integer)         FEAT_FP16           0         1         01100         FCMGT (zero)         FEAT_FP16           0         1         01101         FCMEQ (zero)         FEAT_FP16           0         1         01101         FCMEQ (zero)         FEAT_FP16           0         1         01101         FCMLT (zero)         FEAT_FP16           0         1         01101         FCMLT (zero)         FEAT_FP16           0         1         01100         FRINTP (vector)         FEAT_FP16           0         1         01100         FRINTP (vector)         FEAT_FP16           0         1         01101         FCVTPS (vector)         FEAT_FP16           0         1         01101         FCVTZS (vector, integer)         FEAT_FP16           0         1         01101         FRINTA (vector)         FEAT_FP16           1         0         01100	0	0	11000	FRINTN (vector)	FEAT_FP16
0         0         11011         FCVTMS (vector)         FEAT_FP16           0         0         11100         FCVTAS (vector)         FEAT_FP16           0         0         11101         SCVTF (vector, integer)         FEAT_FP16           0         1         01100         FCMGT (zero)         FEAT_FP16           0         1         01101         FCMEQ (zero)         FEAT_FP16           0         1         01110         FCMLT (zero)         FEAT_FP16           0         1         01101         FCMLT (zero)         FEAT_FP16           0         1         01101         FCMLT (zero)         FEAT_FP16           0         1         01100         FRINTP (vector)         FEAT_FP16           0         1         01100         FRINTZ (vector)         FEAT_FP16           0         1         01101         FCVTZS (vector, integer)         FEAT_FP16           0         1         01101         FRECPE         FEAT_FP16           0         1         01100         FRINTA (vector)         FEAT_FP16           1         0         01101         FCVTMU (vector)         FEAT_FP16           1         0         01101         FCVTMU (v	0	0	11001	FRINTM (vector)	FEAT_FP16
0         0         11100         FCVTAS (vector)         FEAT_FP16           0         0         11101         SCVTF (vector, integer)         FEAT_FP16           0         1         01100         FCMGT (zero)         FEAT_FP16           0         1         01101         FCMEQ (zero)         FEAT_FP16           0         1         01110         FCMLT (zero)         FEAT_FP16           0         1         01111         FABS (vector)         FEAT_FP16           0         1         01100         FRINTP (vector)         FEAT_FP16           0         1         01100         FRINTZ (vector)         FEAT_FP16           0         1         01101         FCVTPS (vector)         FEAT_FP16           0         1         01101         FCVTZS (vector, integer)         FEAT_FP16           0         1         01101         FROTZS (vector)         FEAT_FP16           1         0         011000         FRINTA (vector)         FEAT_FP16           1         0         011001         FRINTX (vector)         FEAT_FP16           1         0         011001         FCVTNU (vector)         FEAT_FP16           1         0         011001	0	0	11010	FCVTNS (vector)	FEAT_FP16
0         0         11101         SCVTF (vector, integer)         FEAT_FP16           0         1         01100         FCMGT (zero)         FEAT_FP16           0         1         01101         FCMEQ (zero)         FEAT_FP16           0         1         01110         FCMLT (zero)         FEAT_FP16           0         1         01111         FABS (vector)         FEAT_FP16           0         1         011000         FRINTP (vector)         FEAT_FP16           0         1         011001         FRINTZ (vector)         FEAT_FP16           0         1         01101         FCVTPS (vector)         FEAT_FP16           0         1         01101         FCVTZS (vector, integer)         FEAT_FP16           0         1         01101         FCCTZS (vector, integer)         FEAT_FP16           0         1         01100         FRINTA (vector)         FEAT_FP16           1         0         01100         FRINTA (vector)         FEAT_FP16           1         0         01100         FCVTNU (vector)         FEAT_FP16           1         0         0         01100         FCVTAU (vector)         FEAT_FP16           1         0	0	0	11011	FCVTMS (vector)	FEAT_FP16
0         1         01100         FCMGT (zero)         FEAT_FP16           0         1         01101         FCMEQ (zero)         FEAT_FP16           0         1         01110         FCMLT (zero)         FEAT_FP16           0         1         01111         FABS (vector)         FEAT_FP16           0         1         01100         FRINTP (vector)         FEAT_FP16           0         1         011001         FRINTZ (vector)         FEAT_FP16           0         1         01101         FCVTPS (vector)         FEAT_FP16           0         1         01101         FCVTPS (vector)         FEAT_FP16           0         1         01101         FCVTZS (vector, integer)         FEAT_FP16           0         1         01101         FRECPE         FEAT_FP16           0         1         01100         FRINTA (vector)         FEAT_FP16           1         0         01100         FRINTA (vector)         FEAT_FP16           1         0         01101         FCVTNU (vector)         FEAT_FP16           1         0         0         0         0         FEAT_FP16           1         0         0         0	0	0	11100	FCVTAS (vector)	FEAT_FP16
0         1         01101         FCMEQ (zero)         FEAT_FP16           0         1         01110         FCMLT (zero)         FEAT_FP16           0         1         01111         FABS (vector)         FEAT_FP16           0         1         11000         FRINTP (vector)         FEAT_FP16           0         1         11001         FCVTPS (vector)         FEAT_FP16           0         1         11010         FCVTPS (vector)         FEAT_FP16           0         1         11011         FCVTZS (vector, integer)         FEAT_FP16           0         1         11101         FRECPE         FEAT_FP16           0         1         11111         UNALLOCATED         -           1         0         11000         FRINTA (vector)         FEAT_FP16           1         0         11010         FCVTNU (vector)         FEAT_FP16           1         0         11010         FCVTMU (vector)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         0         1100         FCMGE (	0	0	11101	SCVTF (vector, integer)	FEAT_FP16
0         1         01110         FCMLT (zero)         FEAT_FP16           0         1         01111         FABS (vector)         FEAT_FP16           0         1         11000         FRINTP (vector)         FEAT_FP16           0         1         11001         FRINTZ (vector)         FEAT_FP16           0         1         11010         FCVTPS (vector)         FEAT_FP16           0         1         11011         FCVTZS (vector, integer)         FEAT_FP16           0         1         11101         FRECPE         FEAT_FP16           0         1         11111         UNALLOCATED         -           1         0         11000         FRINTA (vector)         FEAT_FP16           1         0         11001         FCVTNU (vector)         FEAT_FP16           1         0         11010         FCVTMU (vector)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         1         01100         FCMGE (zero)         FEAT_FP16           1         1         01101         FCMLE	0	1	01100	FCMGT (zero)	FEAT_FP16
0         1         01111         FABS (vector)         FEAT_FP16           0         1         11000         FRINTP (vector)         FEAT_FP16           0         1         11001         FRINTZ (vector)         FEAT_FP16           0         1         11010         FCVTPS (vector)         FEAT_FP16           0         1         11011         FCVTZS (vector, integer)         FEAT_FP16           0         1         11101         FRECPE         FEAT_FP16           0         1         11111         UNALLOCATED         -           1         0         11000         FRINTA (vector)         FEAT_FP16           1         0         11001         FCVTNU (vector)         FEAT_FP16           1         0         11010         FCVTMU (vector)         FEAT_FP16           1         0         11101         FCVTAU (vector)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         1         01100         FCMGE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01110         UNALLOCATED <td>0</td> <td>1</td> <td>01101</td> <td>FCMEQ (zero)</td> <td>FEAT_FP16</td>	0	1	01101	FCMEQ (zero)	FEAT_FP16
0         1         11000         FRINTP (vector)         FEAT_FP16           0         1         11001         FRINTZ (vector)         FEAT_FP16           0         1         11010         FCVTPS (vector)         FEAT_FP16           0         1         11011         FCVTZS (vector, integer)         FEAT_FP16           0         1         11101         FRECPE         FEAT_FP16           0         1         11111         UNALLOCATED         -           1         0         11000         FRINTA (vector)         FEAT_FP16           1         0         11001         FCVTNU (vector)         FEAT_FP16           1         0         11010         FCVTNU (vector)         FEAT_FP16           1         0         11101         FCVTAU (vector)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         1         01100         FCMGE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero) <td>0</td> <td>1</td> <td>01110</td> <td>FCMLT (zero)</td> <td>FEAT_FP16</td>	0	1	01110	FCMLT (zero)	FEAT_FP16
0         1         11001         FRINTZ (vector)         FEAT_FP16           0         1         11010         FCVTPS (vector)         FEAT_FP16           0         1         11011         FCVTZS (vector, integer)         FEAT_FP16           0         1         11101         FRECPE         FEAT_FP16           0         1         11111         UNALLOCATED         -           1         0         11000         FRINTA (vector)         FEAT_FP16           1         0         11001         FRINTX (vector)         FEAT_FP16           1         0         11010         FCVTNU (vector)         FEAT_FP16           1         0         1101         FCVTMU (vector)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01110         UNALLOCATED         -           1         1         01111         FNEG (vector) <td>0</td> <td>1</td> <td>01111</td> <td>FABS (vector)</td> <td>FEAT_FP16</td>	0	1	01111	FABS (vector)	FEAT_FP16
0         1         11010         FCVTPS (vector)         FEAT_FP16           0         1         11011         FCVTZS (vector, integer)         FEAT_FP16           0         1         11101         FRECPE         FEAT_FP16           0         1         11111         UNALLOCATED         -           1         0         11000         FRINTA (vector)         FEAT_FP16           1         0         11001         FRINTX (vector)         FEAT_FP16           1         0         11010         FCVTNU (vector)         FEAT_FP16           1         0         1101         FCVTMU (vector)         FEAT_FP16           1         0         11101         FCVTAU (vector)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         1         01100         FCMGE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01110         UNALLOCATED         -           1         1         01111         FNEG (vector)         FEAT_FP16	0	1	11000	FRINTP (vector)	FEAT_FP16
0         1         11011         FCVTZS (vector, integer)         FEAT_FP16           0         1         11101         FRECPE         FEAT_FP16           0         1         11111         UNALLOCATED         -           1         0         11000         FRINTA (vector)         FEAT_FP16           1         0         11001         FRINTX (vector)         FEAT_FP16           1         0         11010         FCVTNU (vector)         FEAT_FP16           1         0         11101         FCVTMU (vector)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         1         01100         FCMGE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01110         UNALLOCATED         -           1         1         01111         FNEG (vector)         FEAT_FP16	0	1	11001	FRINTZ (vector)	FEAT_FP16
0         1         11101         FRECPE         FEAT_FP16           0         1         11111         UNALLOCATED         -           1         0         11000         FRINTA (vector)         FEAT_FP16           1         0         11001         FRINTX (vector)         FEAT_FP16           1         0         11010         FCVTNU (vector)         FEAT_FP16           1         0         11101         FCVTMU (vector)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         1         01100         FCMGE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01110         UNALLOCATED         -           1         1         01111         FNEG (vector)         FEAT_FP16	0	1	11010	FCVTPS (vector)	FEAT_FP16
0         1         11111         UNALLOCATED         -           1         0         11000         FRINTA (vector)         FEAT_FP16           1         0         11001         FRINTX (vector)         FEAT_FP16           1         0         11010         FCVTNU (vector)         FEAT_FP16           1         0         11011         FCVTMU (vector)         FEAT_FP16           1         0         11100         FCVTAU (vector)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         1         01100         FCMGE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01110         UNALLOCATED         -           1         1         01111         FNEG (vector)         FEAT_FP16	0	1	11011	FCVTZS (vector, integer)	FEAT_FP16
1         0         11000         FRINTA (vector)         FEAT_FP16           1         0         11001         FRINTX (vector)         FEAT_FP16           1         0         11010         FCVTNU (vector)         FEAT_FP16           1         0         11011         FCVTMU (vector)         FEAT_FP16           1         0         11100         FCVTAU (vector)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         1         01100         FCMGE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01110         UNALLOCATED         -           1         1         01111         FNEG (vector)         FEAT_FP16	0	1	11101	FRECPE	FEAT_FP16
1         0         11001         FRINTX (vector)         FEAT_FP16           1         0         11010         FCVTNU (vector)         FEAT_FP16           1         0         11011         FCVTMU (vector)         FEAT_FP16           1         0         11100         FCVTAU (vector)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         1         01100         FCMGE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01110         UNALLOCATED         -           1         1         01111         FNEG (vector)         FEAT_FP16	0	1	11111	UNALLOCATED	-
1         0         11010         FCVTNU (vector)         FEAT_FP16           1         0         11011         FCVTMU (vector)         FEAT_FP16           1         0         11100         FCVTAU (vector)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         1         01100         FCMGE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01110         UNALLOCATED         -           1         1         01111         FNEG (vector)         FEAT_FP16	1	0	11000	FRINTA (vector)	FEAT_FP16
1         0         11011         FCVTMU (vector)         FEAT_FP16           1         0         11100         FCVTAU (vector)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         1         01100         FCMGE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01110         UNALLOCATED         -           1         1         01111         FNEG (vector)         FEAT_FP16	1	0	11001	FRINTX (vector)	FEAT_FP16
1         0         11100         FCVTAU (vector)         FEAT_FP16           1         0         11101         UCVTF (vector, integer)         FEAT_FP16           1         1         01100         FCMGE (zero)         FEAT_FP16           1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01110         UNALLOCATED         -           1         1         01111         FNEG (vector)         FEAT_FP16	1	0	11010	FCVTNU (vector)	FEAT_FP16
1       0       11101       UCVTF (vector, integer)       FEAT_FP16         1       1       01100       FCMGE (zero)       FEAT_FP16         1       1       01101       FCMLE (zero)       FEAT_FP16         1       1       01110       UNALLOCATED       -         1       1       01111       FNEG (vector)       FEAT_FP16	1	0	11011	FCVTMU (vector)	FEAT_FP16
1       1       01100       FCMGE (zero)       FEAT_FP16         1       1       01101       FCMLE (zero)       FEAT_FP16         1       1       01110       UNALLOCATED       -         1       1       01111       FNEG (vector)       FEAT_FP16	1	0	11100	FCVTAU (vector)	FEAT_FP16
1         1         01101         FCMLE (zero)         FEAT_FP16           1         1         01110         UNALLOCATED         -           1         1         01111         FNEG (vector)         FEAT_FP16	1	0	11101	UCVTF (vector, integer)	FEAT_FP16
1         1         01110         UNALLOCATED         -           1         1         01111         FNEG (vector)         FEAT_FP16	1	1	01100	FCMGE (zero)	FEAT_FP16
1 1 01111 FNEG (vector) FEAT_FP16	1	1	01101	FCMLE (zero)	FEAT_FP16
	1	1	01110	UNALLOCATED	-
1 1 11000 UNALLOCATED -	1	1	01111	FNEG (vector)	FEAT_FP16
	1	1	11000	UNALLOCATED	-

U	a	opcode	Instruction Details	Feature
1	1	11001	FRINTI (vector)	FEAT_FP16
1	1	11010	FCVTPU (vector)	FEAT_FP16
1	1	11011	FCVTZU (vector, integer)	FEAT_FP16
1	1	11101	FRSQRTE	FEAT_FP16
1	1	11111	FSQRT (vector)	FEAT_FP16


## Advanced SIMD three-register extension

These instructions are under Data Processing – Scalar Floating-Point and Advanced SIMD.

31	30	29	28				24	23 22	21	20 16	15	14 11	10	9 5	4 0	1
0	Q	U	0	1	1	1	0	size	0	Rm	1	opcode	1	Rn	Rd	

Q	U	size	opcode	<b>Instruction Details</b>	Feature
		0x	0011	UNALLOCATED	-
		11	0011	UNALLOCATED	-
	0		0000	UNALLOCATED	-
	0		0001	UNALLOCATED	-
	0		0010	SDOT (vector)	FEAT_DotProd
	0		1xxx	UNALLOCATED	-
	1		0000	SQRDMLAH (vector)	FEAT_RDM
	1		0001	SQRDMLSH (vector)	FEAT_RDM
	1		0010	UDOT (vector)	FEAT_DotProd
	1	00	1101	UNALLOCATED	-
	1	00	1111	UNALLOCATED	-
	1	1x	1101	UNALLOCATED	-
	1	10	0011	UNALLOCATED	-
	1	10	1111	UNALLOCATED	-
0			01xx	UNALLOCATED	-
0	1	01	1101	UNALLOCATED	-
1		0x	01xx	UNALLOCATED	-
1		1x	011x	UNALLOCATED	-
1	1	10	0101	UNALLOCATED	-

#### Advanced SIMD two-register miscellaneous



U	size	opcode	Instruction Details
		1000x	UNALLOCATED
		10101	UNALLOCATED
	0x	011xx	UNALLOCATED
	1x	10111	UNALLOCATED
	1x	11110	UNALLOCATED
	11	10110	UNALLOCATED
0		00000	REV64
0		00001	REV16 (vector)
0		00010	SADDLP
0		00011	SUQADD
0		00100	CLS (vector)
0		00101	CNT
0		00110	SADALP
0		00111	SQABS
0		01000	CMGT (zero)
0		01001	CMEQ (zero)
0		01010	CMLT (zero)
0		01011	ABS
0		10010	XTN, XTN2
0		10011	UNALLOCATED
0		10100	SQXTN, SQXTN2
0	0x	10110	FCVTN, FCVTN2
0	0x	10111	FCVTL, FCVTL2
0	0x	11000	FRINTN (vector)
0	0x	11001	FRINTM (vector)
0	0x	11010	FCVTNS (vector)
0	0x	11011	FCVTMS (vector)
0	0x	11100	FCVTAS (vector)
0	0x	11101	SCVTF (vector, integer)
0	1x	01100	FCMGT (zero)
0	1x	01101	FCMEQ (zero)
0	1x	01110	FCMLT (zero)
0	1x	01111	FABS (vector)
0	1x	11000	FRINTP (vector)

U	size	opcode	Instruction Details
0	1x	11001	FRINTZ (vector)
0	1x	11010	FCVTPS (vector)
0	1x	11011	FCVTZS (vector, integer)
0	1x	11100	URECPE
0	1x	11101	FRECPE
0	1x	11111	UNALLOCATED
1		00000	REV32 (vector)
1		00001	UNALLOCATED
1		00010	UADDLP
1		00011	USQADD
1		00100	CLZ (vector)
1		00110	UADALP
1		00111	SQNEG
1		01000	CMGE (zero)
1		01001	CMLE (zero)
1		01010	UNALLOCATED
1		01011	NEG (vector)
1		10010	SQXTUN, SQXTUN2
1		10011	SHLL, SHLL2
1		10100	UQXTN, UQXTN2
1	0x	10110	FCVTXN, FCVTXN2
1	0x	10111	UNALLOCATED
1	0x	11000	FRINTA (vector)
1	0x	11001	FRINTX (vector)
1	0x	11010	FCVTNU (vector)
1	0x	11011	FCVTMU (vector)
1	0x	11100	FCVTAU (vector)
1	0x	11101	UCVTF (vector, integer)
1	00	00101	NOT
1	01	00101	RBIT (vector)
1	1x	00101	UNALLOCATED
1	1x	01100	FCMGE (zero)
1	1x	01101	FCMLE (zero)
1	1x	01110	UNALLOCATED

U	size	opcode	<b>Instruction Details</b>
1	1x	01111	FNEG (vector)
1	1x	11000	UNALLOCATED
1	1x	11001	FRINTI (vector)
1	1x	11010	FCVTPU (vector)
1	1x	11011	FCVTZU (vector, integer)
1	1x	11100	URSQRTE
1	1x	11101	FRSQRTE
1	1x	11111	FSQRT (vector)
1	10	10110	UNALLOCATED

#### **Advanced SIMD across lanes**



U	size	opcode	<b>Instruction Details</b>	Feature
		0000x	UNALLOCATED	-
		00010	UNALLOCATED	-
		001xx	UNALLOCATED	-
		0100x	UNALLOCATED	-
		01011	UNALLOCATED	-
		01101	UNALLOCATED	-
		01110	UNALLOCATED	-
		10xxx	UNALLOCATED	-
		1100x	UNALLOCATED	-
		111xx	UNALLOCATED	-
0		00011	SADDLV	-
0		01010	SMAXV	-
0		11010	SMINV	-
0		11011	ADDV	-
0	00	01100	FMAXNMV — half-precision	FEAT_FP16
0	00	01111	FMAXV — half-precision	FEAT_FP16
0	01	01100	UNALLOCATED	-
0	01	01111	UNALLOCATED	-
0	10	01100	FMINNMV — half-precision	FEAT_FP16
0	10	01111	FMINV — half-precision	FEAT_FP16

U	size	opcode	Instruction Details	Feature
0	11	01100	UNALLOCATED	-
0	11	01111	UNALLOCATED	-
1		00011	UADDLV	-
1		01010	UMAXV	-
1		11010	UMINV	-
1		11011	UNALLOCATED	-
1	0x	01100	FMAXNMV — single-precision and double-precision	-
1	0x	01111	FMAXV — single-precision and double-precision	-
1	1x	01100	FMINNMV — single-precision and double-precision	-
1	1x	01111	FMINV — single-precision and double-precision	-

## **Advanced SIMD three different**

 31	30	29	28				24	23 22	21	20 16	15 12	11	10	<sub>1</sub> 9 5	4 0
0	Q	U	0	1	1	1	0	size	1	Rm	opcode	0	0	Rn	Rd

U	opcode	<b>Instruction Details</b>
	1111	UNALLOCATED
0	0000	SADDL, SADDL2
0	0001	SADDW, SADDW2
0	0010	SSUBL, SSUBL2
0	0011	SSUBW, SSUBW2
0	0100	ADDHN, ADDHN2
0	0101	SABAL, SABAL2
0	0110	SUBHN, SUBHN2
0	0111	SABDL, SABDL2
0	1000	SMLAL, SMLAL2 (vector)
0	1001	SQDMLAL, SQDMLAL2 (vector)
0	1010	SMLSL, SMLSL2 (vector)
0	1011	SQDMLSL, SQDMLSL2 (vector)
0	1100	SMULL, SMULL2 (vector)
0	1101	SQDMULL, SQDMULL2 (vector)
0	1110	PMULL, PMULL2

U	opcode	Instruction Details
1	0000	UADDL, UADDL2
1	0001	UADDW, UADDW2
1	0010	USUBL, USUBL2
1	0011	USUBW, USUBW2
1	0100	RADDHN, RADDHN2
1	0101	UABAL, UABAL2
1	0110	RSUBHN, RSUBHN2
1	0111	UABDL, UABDL2
1	1000	UMLAL, UMLAL2 (vector)
1	1001	UNALLOCATED
1	1010	UMLSL, UMLSL2 (vector)
1	1011	UNALLOCATED
1	1100	UMULL, UMULL2 (vector)
1	1101	UNALLOCATED
1	1110	UNALLOCATED

## **Advanced SIMD three same**

1	31	30	29	28				24	23 22	21	20 16	15 11	10	9 5	4 0	1
	0	Q	U	0	1	1	1	0	size	1	Rm	opcode	1	Rn	Rd	


U	size	opcode	<b>Instruction Details</b>	Feature
0		00000	SHADD	-
0		00001	SQADD	-
0		00010	SRHADD	-
0		00100	SHSUB	-
0		00101	SQSUB	-
0		00110	CMGT (register)	-
0		00111	CMGE (register)	-
0		01000	SSHL	-
0		01001	SQSHL (register)	-
0		01010	SRSHL	-
0		01011	SQRSHL	-
0		01100	SMAX	-
0		01101	SMIN	-
0		01110	SABD	-

U	size	opcode	Instruction Details	Feature
0		01111	SABA	-
0		10000	ADD (vector)	-
0		10001	CMTST	-
0		10010	MLA (vector)	-
0		10011	MUL (vector)	-
0		10100	SMAXP	-
0		10101	SMINP	-
0		10110	SQDMULH (vector)	-
0		10111	ADDP (vector)	-
0	0x	11000	FMAXNM (vector)	-
0	0x	11001	FMLA (vector)	-
0	0x	11010	FADD (vector)	-
0	0x	11011	FMULX	-
0	0x	11100	FCMEQ (register)	-
0	0x	11110	FMAX (vector)	-
0	0x	11111	FRECPS	-
0	00	00011	AND (vector)	-
0	00	11101	FMLAL, FMLAL2 (vector) — FMLAL	FEAT_FHM
0	01	00011	BIC (vector, register)	-
0	01	11101	UNALLOCATED	-
0	1x	11000	FMINNM (vector)	-
0	1x	11001	FMLS (vector)	-
0	1x	11010	FSUB (vector)	-
0	1x	11011	UNALLOCATED	-
0	1x	11100	UNALLOCATED	-
0	1x	11110	FMIN (vector)	-
0	1x	11111	FRSQRTS	-
0	10	00011	ORR (vector, register)	-
0	10	11101	FMLSL, FMLSL2 (vector) — FMLSL	FEAT_FHM
0	11	00011	ORN (vector)	-
0	11	11101	UNALLOCATED	-
1		00000	UHADD	-
1		00001	UQADD	-

U	size	opcode	Instruction Details	Feature
1		00010	URHADD	-
1		00100	UHSUB	-
1		00101	UQSUB	-
1		00110	CMHI (register)	-
1		00111	CMHS (register)	-
1		01000	USHL	-
1		01001	UQSHL (register)	-
1		01010	URSHL	-
1		01011	UQRSHL	-
1		01100	UMAX	-
1		01101	UMIN	-
1		01110	UABD	-
1		01111	UABA	-
1		10000	SUB (vector)	-
1		10001	CMEQ (register)	-
1		10010	MLS (vector)	-
1		10011	PMUL	-
1		10100	UMAXP	-
1		10101	UMINP	-
1		10110	SQRDMULH (vector)	-
1		10111	UNALLOCATED	-
1	0x	11000	FMAXNMP (vector)	-
1	0x	11010	FADDP (vector)	-
1	0x	11011	FMUL (vector)	-
1	0x	11100	FCMGE (register)	-
1	0x	11101	FACGE	-
1	0x	11110	FMAXP (vector)	-
1	0x	11111	FDIV (vector)	-
1	00	00011	EOR (vector)	-
1	00	11001	FMLAL, FMLAL2 (vector) - FMLAL2	– FEAT_FHM
1	01	00011	BSL	-
1	01	11001	UNALLOCATED	-
1	1x	11000	FMINNMP (vector)	-
1	1x	11010	FABD	-

U	size	opcode	Instruction Details	Feature
1	1x	11011	UNALLOCATED	-
1	1x	11100	FCMGT (register)	-
1	1x	11101	FACGT	-
1	1x	11110	FMINP (vector)	-
1	1x	11111	UNALLOCATED	-
1	10	00011	BIT	-
1	10	11001	FMLSL, FMLSL2 (vector) FMLSL2	— FEAT_FHM
1	11	00011	BIF	-
1	11	11001	UNALLOCATED	-

#### Advanced SIMD modified immediate



Q	op	cmode	<b>o2</b>	Instruction Details	Feature
	0	0xxx	1	UNALLOCATED	-
	0	0xx0	0	MOVI — 32-bit shifted immediate	-
	0	0xx1	0	ORR (vector, immediate) — 32-bit	-
	0	10xx	1	UNALLOCATED	-
	0	10x0	0	MOVI — 16-bit shifted immediate	-
	0	10x1	0	ORR (vector, immediate) — 16-bit	-
	0	110x	0	MOVI — 32-bit shifting ones	-
	0	110x	1	UNALLOCATED	-
	0	1110	0	MOVI — 8-bit	-
	0	1110	1	UNALLOCATED	-
	0	1111	0	FMOV (vector, immediate) — single-precision	-
	0	1111	1	FMOV (vector, immediate) — half-precision	FEAT_FP16
	1		1	UNALLOCATED	-
	1	0xx0	0	MVNI — 32-bit shifted immediate	-
	1	0xx1	0	BIC (vector, immediate) — 32-bit	-
	1	10x0	0	MVNI — 16-bit shifted immediate	-
	1	10x1	0	BIC (vector, immediate) — 16-bit	-
	1	110x	0	MVNI — 32-bit shifting ones	-

Q	op	cmode	ο2	Instruction Details	Feature
0	1	1110	0	MOVI — 64-bit scalar	-
0	1	1111	0	UNALLOCATED	-
1	1	1110	0	MOVI — 64-bit vector	-
1	1	1111	0	FMOV (vector, immediate) double-precision	

#### Advanced SIMD shift by immediate

These instructions are under Data Processing – Scalar Floating-Point and Advanced SIMD.




The following constraints also apply to this encoding: immh != 0000 && immh != 0000

U	opcode	<b>Instruction Details</b>
	00001	UNALLOCATED
	00011	UNALLOCATED
	00101	UNALLOCATED
	00111	UNALLOCATED
	01001	UNALLOCATED
	01011	UNALLOCATED
	01101	UNALLOCATED
	01111	UNALLOCATED
	10101	UNALLOCATED
	1011x	UNALLOCATED
	110xx	UNALLOCATED
	11101	UNALLOCATED
	11110	UNALLOCATED
0	00000	SSHR
0	00010	SSRA
0	00100	SRSHR
0	00110	SRSRA
0	01000	UNALLOCATED
0	01010	SHL
0	01100	UNALLOCATED
0	01110	SQSHL (immediate)
0	10000	SHRN, SHRN2
0	10001	RSHRN, RSHRN2

U	opcode	<b>Instruction Details</b>
0	10010	SQSHRN, SQSHRN2
0	10011	SQRSHRN, SQRSHRN2
0	10100	SSHLL, SSHLL2
0	11100	SCVTF (vector, fixed-point)
0	11111	FCVTZS (vector, fixed-point)
1	00000	USHR
1	00010	USRA
1	00100	URSHR
1	00110	URSRA
1	01000	SRI
1	01010	SLI
1	01100	SQSHLU
1	01110	UQSHL (immediate)
1	10000	SQSHRUN, SQSHRUN2
1	10001	SQRSHRUN, SQRSHRUN2
1	10010	UQSHRN, UQSHRN2
1	10011	UQRSHRN, UQRSHRN2
1	10100	USHLL, USHLL2
1	11100	UCVTF (vector, fixed-point)
1	11111	FCVTZU (vector, fixed-point)

#### Advanced SIMD vector x indexed element




U	size	opcode	Instruction Details	Feature
	01	1001	UNALLOCATED	-
0		0010	SMLAL, SMLAL2 (by element)	-
0		0011	SQDMLAL, SQDMLAL2 (by element)	-
0		0110	SMLSL, SMLSL2 (by element)	-
0		0111	SQDMLSL, SQDMLSL2 (by element)	-
0		1000	MUL (by element)	-
0		1010	SMULL, SMULL2 (by element)	-

U	size	opcode	Instruction Details	Feature
0		1011	SQDMULL, SQDMULL2 (by element)	-
0		1100	SQDMULH (by element)	-
0		1101	SQRDMULH (by element)	-
0		1110	SDOT (by element)	FEAT_DotProd
0	0x	0000	UNALLOCATED	-
0	0x	0100	UNALLOCATED	-
0	00	0001	FMLA (by element) — half-precision	FEAT_FP16
0	00	0101	FMLS (by element) — half-precision	FEAT_FP16
0	00	1001	FMUL (by element) — half-precision	FEAT_FP16
0	01	0001	UNALLOCATED	-
0	01	0101	UNALLOCATED	-
0	1x	0001	FMLA (by element) — single-precision and double-precision	-
0	1x	0101	FMLS (by element) — single-precision and double-precision	-
0	1x	1001	FMUL (by element) — single-precision and double-precision	-
0	10	0000	FMLAL, FMLAL2 (by element) — FMLAL	FEAT_FHM
0	10	0100	FMLSL, FMLSL2 (by element) — FMLSL	FEAT_FHM
0	11	0000	UNALLOCATED	-
0	11	0100	UNALLOCATED	-
1		0000	MLA (by element)	-
1		0010	UMLAL, UMLAL2 (by element)	-
1		0100	MLS (by element)	-
1		0110	UMLSL, UMLSL2 (by element)	-
1		1010	UMULL, UMULL2 (by element)	-
1		1011	UNALLOCATED	-
1		1101	SQRDMLAH (by element)	FEAT_RDM
1		1110	UDOT (by element)	FEAT_DotProd
1		1111	SQRDMLSH (by element)	FEAT_RDM
1	0x	1000	UNALLOCATED	-
1	0x	1100	UNALLOCATED	-
1	00	0001	UNALLOCATED	-
1	00	0011	UNALLOCATED	-

U	size	opcode	Instruction Details	Feature
1	00	0101	UNALLOCATED	-
1	00	0111	UNALLOCATED	-
1	00	1001	FMULX (by element) — half-precision	FEAT_FP16
1	1x	1001	FMULX (by element) — single-precision and double-precision	-
1	10	1000	FMLAL, FMLAL2 (by element) — FMLAL2	FEAT_FHM
1	10	1100	FMLSL, FMLSL2 (by element) — FMLSL2	FEAT_FHM
1	11	0001	UNALLOCATED	-
1	11	0011	UNALLOCATED	-
1	11	0101	UNALLOCATED	-
1	11	0111	UNALLOCATED	-
1	11	1000	UNALLOCATED	-
1	11	1100	UNALLOCATED	-


#### Cryptographic three-register, imm2

These instructions are under Data Processing – Scalar Floating-Point and Advanced SIMD.



opcode	Instruction Details	Feature
00	SM3TT1A	FEAT_SM3
01	SM3TT1B	FEAT_SM3
10	SM3TT2A	FEAT_SM3
11	SM3TT2B	FEAT_SM3

#### Cryptographic three-register SHA 512



О	opcode	Instruction Details	Feature
0	00	SHA512H	FEAT_SHA512
0	01	SHA512H2	FEAT_SHA512
0	10	SHA512SU1	FEAT_SHA512
0	11	RAX1	FEAT_SHA3
1	00	SM3PARTW1	FEAT_SM3

O	opcode	Instruction Details	Feature
1	01	SM3PARTW2	FEAT_SM3
1	10	SM4EKEY	FEAT_SM4
1	11	UNALLOCATED	-

#### Cryptographic four-register


These instructions are under Data Processing – Scalar Floating-Point and Advanced SIMD.



Op0	Instruction Details	Feature
00	EOR3	FEAT_SHA3
01	BCAX	FEAT_SHA3
10	SM3SS1	FEAT_SM3
11	UNALLOCATED	-


#### Cryptographic two-register SHA 512

These instructions are under Data Processing – Scalar Floating-Point and Advanced SIMD.



opcode	<b>Instruction Details</b>	Feature
00	SHA512SU0	FEAT_SHA512
01	SM4E	FEAT_SM4
1x	UNALLOCATED	-

#### Conversion between floating-point and fixed-point



sf	S	ptype	rmode	opcode	scale	Instruction Details	Feature
				1xx		UNALLOCATED	-
			x0	00x		UNALLOCATED	-
			x1	01x		UNALLOCATED	-
			0x	00x		UNALLOCATED	-
			1x	01x		UNALLOCATED	-
		10				UNALLOCATED	-
	1					UNALLOCATED	-

sf	S	ptype	rmode	opcode	scale	Instruction Details	Feature
0					0xxxxx	UNALLOCATED	-
0	0	00	00	010		SCVTF (scalar, fixed-point) — 32-bit to single-precision	-
0	0	00	00	011		UCVTF (scalar, fixed-point) — 32-bit to single-precision	-
0	0	00	11	000		FCVTZS (scalar, fixed-point) — single-precision to 32-bit	-
0	0	00	11	001		FCVTZU (scalar, fixed-point) — single-precision to 32-bit	-
0	0	01	00	010		SCVTF (scalar, fixed-point) — 32-bit to double-precision	-
0	0	01	00	011		UCVTF (scalar, fixed-point) — 32-bit to double-precision	-
0	0	01	11	000		FCVTZS (scalar, fixed-point) — double-precision to 32-bit	-
0	0	01	11	001		FCVTZU (scalar, fixed-point) — double-precision to 32-bit	-
0	0	11	00	010		SCVTF (scalar, fixed-point) — 32-bit to half-precision	FEAT_FP16
0	0	11	00	011		UCVTF (scalar, fixed-point) — 32-bit to half-precision	FEAT_FP16
0	0	11	11	000		FCVTZS (scalar, fixed-point) — half-precision to 32-bit	FEAT_FP16
0	0	11	11	001		FCVTZU (scalar, fixed-point) — half-precision to 32-bit	FEAT_FP16
1	0	00	00	010		SCVTF (scalar, fixed-point) — 64-bit to single-precision	-
1	0	00	00	011		UCVTF (scalar, fixed-point) — 64-bit to single-precision	-
1	0	00	11	000		FCVTZS (scalar, fixed-point) — single-precision to 64-bit	-
1	0	00	11	001		FCVTZU (scalar, fixed-point) — single-precision to 64-bit	-
1	0	01	00	010		SCVTF (scalar, fixed-point) — 64-bit to double-precision	-
1	0	01	00	011		UCVTF (scalar, fixed-point) — 64-bit to double-precision	-
1	0	01	11	000		FCVTZS (scalar, fixed-point) — double-precision to 64-bit	-
1	0	01	11	001		FCVTZU (scalar, fixed-point) — double-precision to 64-bit	-

sf	$\mathbf{S}$	ptype	rmode	opcode sca	le Instruction Details	Feature
1	0	11	00	010	SCVTF (scalar, fixed-point) — 64-bit to half-precision	FEAT_FP16
1	0	11	00	011	UCVTF (scalar, fixed-point) — 64-bit to half-precision	FEAT_FP16
1	0	11	11	000	FCVTZS (scalar, fixed-point) — half-precision to 64-bit	FEAT_FP16
1	0	11	11	001	FCVTZU (scalar, fixed-point) — half-precision to 64-bit	FEAT_FP16

#### Conversion between floating-point and integer

1.3	31	30	29	28				24	23 22	21	20	19	18 16	15					10	9 5	4 Θ	1
9	sf	0	S	1	1	1	1	0	ptype	1	rmod	de	opcode	0	0	0	0	0	0	Rn	Rd	1

sf	$\mathbf{S}$	ptype	rmode	opcode	Instruction Details	Feature
			x1	01x	UNALLOCATED	-
			x1	10x	UNALLOCATED	-
			1x	01x	UNALLOCATED	-
			1x	10x	UNALLOCATED	-
	0	10		0xx	UNALLOCATED	-
	0	10		10x	UNALLOCATED	-
	1				UNALLOCATED	-
0	0	00	x1	11x	UNALLOCATED	-
0	0	00	00	000	FCVTNS (scalar) — single-precision to 32-bit	-
0	0	00	00	001	FCVTNU (scalar) — single-precision to 32-bit	-
0	0	00	00	010	SCVTF (scalar, integer) — 32-bit to single-precision	-
0	0	00	00	011	UCVTF (scalar, integer) — 32-bit to single-precision	-
0	0	00	00	100	FCVTAS (scalar) — single-precision to 32-bit	-
0	0	00	00	101	FCVTAU (scalar) — single-precision to 32-bit	-
0	0	00	00	110	FMOV (general) — single-precision to 32-bit	-
0	0	00	00	111	FMOV (general) — 32-bit to single-precision	-
0	0	00	01	000	FCVTPS (scalar) — single-precision to 32-bit	-

sf	S	ptype	rmode	opcode	Instruction Details	Feature
0	0	00	01	001	FCVTPU (scalar) — single-precision to 32-bit	-
0	0	00	1x	11x	UNALLOCATED	-
0	0	00	10	000	FCVTMS (scalar) — single-precision to 32-bit	-
0	0	00	10	001	FCVTMU (scalar) — single-precision to 32-bit	-
0	0	00	11	000	FCVTZS (scalar, integer) — single-precision to 32-bit	-
0	0	00	11	001	FCVTZU (scalar, integer) — single-precision to 32-bit	-
0	0	01	0x	11x	UNALLOCATED	-
0	0	01	00	000	FCVTNS (scalar) — double-precision to 32-bit	-
0	0	01	00	001	FCVTNU (scalar) — double-precision to 32-bit	-
0	0	01	00	010	SCVTF (scalar, integer) — 32-bit to double-precision	-
0	0	01	00	011	UCVTF (scalar, integer) — 32-bit to double-precision	-
0	0	01	00	100	FCVTAS (scalar) — double-precision to 32-bit	-
0	0	01	00	101	FCVTAU (scalar) — double-precision to 32-bit	-
0	0	01	01	000	FCVTPS (scalar) — double-precision to 32-bit	-
0	0	01	01	001	FCVTPU (scalar) — double-precision to 32-bit	-
0	0	01	10	000	FCVTMS (scalar) — double-precision to 32-bit	-
0	0	01	10	001	FCVTMU (scalar) — double-precision to 32-bit	-
0	0	01	10	11x	UNALLOCATED	-
0	0	01	11	000	FCVTZS (scalar, integer) — double-precision to 32-bit	<u>-</u>
0	0	01	11	001	FCVTZU (scalar, integer) — double-precision to 32-bit	-
0	0	01	11	111	UNALLOCATED	-
0	0	10		11x	UNALLOCATED	-
0	0	11	00	000	FCVTNS (scalar) — half-precision to 32-bit	FEAT_FP16
0	0	11	00	001	FCVTNU (scalar) — half-precision to 32-bit	FEAT_FP16

half-precision	sf	S	ptype	rmode	opcode	Instruction Details	Feature
half-precision   half-precision to   FEAT_FP16   32-bit	0	0	11	00	010		FEAT_FP16
32-bit   32-bit   32-bit   32-bit   32-bit   32-bit   32-bit   32-bit   0 0 11 00 110   FCVTAU (scalar) — half-precision to   FEAT_FP16   32-bit   0 0 11 00 111   FMOV (general) — 32-bit   52-bit   5	0	0	11	00	011		FEAT_FP16
32-bit	0	0	11	00	100		FEAT_FP16
32-bit	0	0	11	00	101		FEAT_FP16
half-precision	0	0	11	00	110		FEAT_FP16
32-bit	0	0	11	00	111		FEAT_FP16
32-bit     0	0	0	11	01	000		FEAT_FP16
32-bit     0	0	0	11	01	001		FEAT_FP16
32-bit	0	0	11	10	000		FEAT_FP16
half-precision to 32-bit	0	0	11	10	001		FEAT_FP16
half-precision to 32-bit	0	0	11	11	000		FEAT_FP16
1         0         00         00         FCVTNS (scalar) — single-precision - to 64-bit           1         0         00         00         001         FCVTNU (scalar) — single-precision - to 64-bit           1         0         00         00         010         SCVTF (scalar, integer) — 64-bit to - single-precision           1         0         00         00         11         UCVTF (scalar, integer) — 64-bit to - single-precision           1         0         00         00         100         FCVTAS (scalar) — single-precision - to 64-bit           1         0         00         00         101         FCVTAU (scalar) — single-precision - to 64-bit           1         0         00         01         000         FCVTPS (scalar) — single-precision - to 64-bit           1         0         00         01         001         FCVTPU (scalar) — single-precision - to 64-bit           1         0         00         10         000         FCVTPU (scalar) — single-precision - to 64-bit	0	0	11	11	001	· · · · · · · · · · · · · · · · · · ·	FEAT_FP16
to 64-bit  1 0 00 00 00 001 FCVTNU (scalar) — single-precision - to 64-bit  1 0 00 00 00 010 SCVTF (scalar, integer) — 64-bit to - single-precision  1 0 00 00 01 UCVTF (scalar, integer) — 64-bit to - single-precision  1 0 00 00 FCVTAS (scalar) — single-precision - to 64-bit  1 0 00 00 101 FCVTAU (scalar) — single-precision - to 64-bit  1 0 00 01 000 FCVTPS (scalar) — single-precision - to 64-bit  1 0 00 01 FCVTPU (scalar) — single-precision - to 64-bit  1 0 00 01 FCVTPU (scalar) — single-precision - to 64-bit  1 0 00 FCVTPU (scalar) — single-precision - to 64-bit	1	0	00		11x	UNALLOCATED	-
to 64-bit  1 0 00 00 010 SCVTF (scalar, integer) — 64-bit to single-precision  1 0 00 00 011 UCVTF (scalar, integer) — 64-bit to single-precision  1 0 00 00 100 FCVTAS (scalar) — single-precision to 64-bit  1 0 00 00 101 FCVTAU (scalar) — single-precision to 64-bit  1 0 00 01 000 FCVTPS (scalar) — single-precision to 64-bit  1 0 00 01 FCVTPU (scalar) — single-precision to 64-bit  1 0 00 01 FCVTPU (scalar) — single-precision to 64-bit  1 0 00 01 FCVTPU (scalar) — single-precision to 64-bit	1	0	00	00	000		-
Single-precision   1   0   00   00   011   UCVTF (scalar, integer) — 64-bit to - single-precision   1   0   00   00   100   FCVTAS (scalar) — single-precision - to 64-bit   1   0   00   00   101   FCVTAU (scalar) — single-precision - to 64-bit   1   0   00   01   000   FCVTPS (scalar) — single-precision - to 64-bit   1   0   00   01   001   FCVTPU (scalar) — single-precision - to 64-bit   1   0   00   10   000   FCVTMS (scalar) — single-precision - to 64-bit   1   0   00   10   000   FCVTMS (scalar) — single-precision - to 64-bit   1   0   000   10   000   FCVTMS (scalar) — single-precision - to 64-bit   1   0   000   10   000   FCVTMS (scalar) — single-precision - to 64-bit   1   0   000   10   000   FCVTMS (scalar) — single-precision - to 64-bit   1   0   000   10   000   FCVTMS (scalar) — single-precision - to 64-bit   1   0   000   10   000   FCVTMS (scalar) — single-precision - to 64-bit   1   0   000   10   000   FCVTMS (scalar) — single-precision - to 64-bit   1   0   000   10	1	0	00	00	001		-
Single-precision   1   0   00   00   100   FCVTAS (scalar) — single-precision   - to 64-bit   1   0   00   00   101   FCVTAU (scalar) — single-precision   - to 64-bit   1   0   00   01   000   FCVTPS (scalar) — single-precision   - to 64-bit   1   0   00   01   001   FCVTPU (scalar) — single-precision   - to 64-bit   1   0   00   10   000   FCVTMS (scalar) — single-precision   - to 64-bit   1   0   00   10   000   FCVTMS (scalar) — single-precision   - to 64-bit   1   0   000   10   000   FCVTMS (scalar) — single-precision   - to 64-bit   1   0   000   10   000   FCVTMS (scalar) — single-precision   - to 64-bit   1   0   000   10   000   FCVTMS (scalar) — single-precision   - to 64-bit   1   0   000   10   000   FCVTMS (scalar) — single-precision   - to 64-bit   1   0   000   10   000   FCVTMS (scalar) — single-precision   - to 64-bit   1   0   000   10   000   FCVTMS (scalar) — single-precision   - to 64-bit   0   000	1	0	00	00	010		-
to 64-bit  1 0 00 00 101 FCVTAU (scalar) — single-precision - to 64-bit  1 0 00 01 000 FCVTPS (scalar) — single-precision - to 64-bit  1 0 00 01 001 FCVTPU (scalar) — single-precision - to 64-bit  1 0 00 10 000 FCVTMS (scalar) — single-precision -	1	0	00	00	011		-
to 64-bit  1 0 00 01 000 FCVTPS (scalar) — single-precision - to 64-bit  1 0 00 01 001 FCVTPU (scalar) — single-precision - to 64-bit  1 0 00 10 000 FCVTMS (scalar) — single-precision -	1	0	00	00	100		-
to 64-bit  1 0 00 01 001 FCVTPU (scalar) — single-precision - to 64-bit  1 0 00 10 000 FCVTMS (scalar) — single-precision -	1	0	00	00	101		-
to 64-bit  1 0 00 10 000 FCVTMS (scalar) — single-precision -	1	0	00	01	000	, , , , , , , , , , , , , , , , , , , ,	-
	1	0	00	01	001		-
	1	0	00	10	000		-

sf	S	ptype	rmode	opcode	<b>Instruction Details</b>	Feature
1	0	00	10	001	FCVTMU (scalar) — single-precision to 64-bit	-
1	0	00	11	000	FCVTZS (scalar, integer) — single-precision to 64-bit	-
1	0	00	11	001	FCVTZU (scalar, integer) — single-precision to 64-bit	-
1	0	01	x1	11x	UNALLOCATED	-
1	0	01	00	000	FCVTNS (scalar) — double-precision to 64-bit	-
1	0	01	00	001	FCVTNU (scalar) — double-precision to 64-bit	-
1	0	01	00	010	SCVTF (scalar, integer) — 64-bit to double-precision	-
1	0	01	00	011	UCVTF (scalar, integer) — 64-bit to double-precision	-
1	0	01	00	100	FCVTAS (scalar) — double-precision to 64-bit	-
1	0	01	00	101	FCVTAU (scalar) — double-precision to 64-bit	-
1	0	01	00	110	FMOV (general) — double-precision to 64-bit	-
1	0	01	00	111	FMOV (general) — 64-bit to double-precision	-
1	0	01	01	000	FCVTPS (scalar) — double-precision to 64-bit	-
1	0	01	01	001	FCVTPU (scalar) — double-precision to 64-bit	-
1	0	01	1x	11x	UNALLOCATED	-
1	0	01	10	000	FCVTMS (scalar) — double-precision to 64-bit	-
1	0	01	10	001	FCVTMU (scalar) — double-precision to 64-bit	-
1	0	01	11	000	FCVTZS (scalar, integer) — double-precision to 64-bit	-
1	0	01	11	001	FCVTZU (scalar, integer) — double-precision to 64-bit	-
1	0	10	x0	11x	UNALLOCATED	-
1	0	10	01	110	FMOV (general) — top half of 128-bit to 64-bit	-
1	0	10	01	111	FMOV (general) — 64-bit to top half of 128-bit	-
1	0	10	1x	11x	UNALLOCATED	-

sf	S	ptype	rmode	opcode	Instruction Details	Feature
1	0	11	00	000	FCVTNS (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	00	001	FCVTNU (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	00	010	SCVTF (scalar, integer) — 64-bit to half-precision	FEAT_FP16
1	0	11	00	011	UCVTF (scalar, integer) — 64-bit to half-precision	FEAT_FP16
1	0	11	00	100	FCVTAS (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	00	101	FCVTAU (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	00	110	FMOV (general) — half-precision to 64-bit	FEAT_FP16
1	0	11	00	111	FMOV (general) — 64-bit to half-precision	FEAT_FP16
1	0	11	01	000	FCVTPS (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	01	001	FCVTPU (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	10	000	FCVTMS (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	10	001	FCVTMU (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	11	000	FCVTZS (scalar, integer) — half-precision to 64-bit	FEAT_FP16
1	0	11	11	001	FCVTZU (scalar, integer) — half-precision to 64-bit	FEAT_FP16

#### Floating-point data-processing (1 source)




S	ptype	opcode	<b>Instruction Details</b>	Feature
		1xxxxx	UNALLOCATED	-
1			UNALLOCATED	-
0	00	000000	FMOV (register) — single-precision	-
0	00	000001	FABS (scalar) — single-precision	-
0	00	000010	FNEG (scalar) — single-precision	-
0	00	000011	FSQRT (scalar) — single-precision	-
0	00	000100	UNALLOCATED	-
	1 0 0 0	1 0 00 00 00 00 00 00 00 00 00	1xxxxx  1  0 00 00 000000  0 00 000001  0 00 000010  0 00 000011	1xxxxx         UNALLOCATED           1         UNALLOCATED           0         00         000000         FMOV (register) — single-precision           0         00         000001         FABS (scalar) — single-precision           0         00         000010         FNEG (scalar) — single-precision           0         00         000011         FSQRT (scalar) — single-precision

M	S	ptype	opcode	Instruction Details	Feature
0	0	00	000101	FCVT — single-precision to double-precision	-
0	0	00	000110	UNALLOCATED	-
0	0	00	000111	FCVT — single-precision to half-precision	-
0	0	00	001000	FRINTN (scalar) — single-precision	-
0	0	00	001001	FRINTP (scalar) — single-precision	-
0	0	00	001010	FRINTM (scalar) — single-precision	-
0	0	00	001011	FRINTZ (scalar) — single-precision	-
0	0	00	001100	FRINTA (scalar) — single-precision	-
0	0	00	001101	UNALLOCATED	-
0	0	00	001110	FRINTX (scalar) — single-precision	-
0	0	00	001111	FRINTI (scalar) — single-precision	-
0	0	00	0101xx	UNALLOCATED	-
0	0	00	011xxx	UNALLOCATED	-
0	0	01	000000	FMOV (register) — double-precision	-
0	0	01	000001	FABS (scalar) — double-precision	-
0	0	01	000010	FNEG (scalar) — double-precision	-
0	0	01	000011	FSQRT (scalar) — double-precision	-
0	0	01	000100	FCVT — double-precision to single-precision	-
0	0	01	000101	UNALLOCATED	-
0	0	01	000111	FCVT — double-precision to half-precision	-
0	0	01	001000	FRINTN (scalar) — double-precision	-
0	0	01	001001	FRINTP (scalar) — double-precision	-
0	0	01	001010	FRINTM (scalar) — double-precision	-
0	0	01	001011	FRINTZ (scalar) — double-precision	-
0	0	01	001100	FRINTA (scalar) — double-precision	-
0	0	01	001101	UNALLOCATED	-
0	0	01	001110	FRINTX (scalar) — double-precision	-
0	0	01	001111	FRINTI (scalar) — double-precision	-
0	0	01	0101xx	UNALLOCATED	
0	0	01	011xxx	UNALLOCATED	-
0	0	10	0xxxxx	UNALLOCATED	-
0	0	11	000000	FMOV (register) — half-precision	FEAT_FP16

M	S	ptype	opcode	<b>Instruction Details</b>	Feature
0	0	11	000001	FABS (scalar) — half-precision	FEAT_FP16
0	0	11	000010	FNEG (scalar) — half-precision	FEAT_FP16
0	0	11	000011	FSQRT (scalar) — half-precision	FEAT_FP16
0	0	11	000100	FCVT — half-precision to single-precision	-
0	0	11	000101	FCVT — half-precision to double-precision	-
0	0	11	00011x	UNALLOCATED	-
0	0	11	001000	FRINTN (scalar) — half-precision	FEAT_FP16
0	0	11	001001	FRINTP (scalar) — half-precision	FEAT_FP16
0	0	11	001010	FRINTM (scalar) — half-precision	FEAT_FP16
0	0	11	001011	FRINTZ (scalar) — half-precision	FEAT_FP16
0	0	11	001100	FRINTA (scalar) — half-precision	FEAT_FP16
0	0	11	001101	UNALLOCATED	-
0	0	11	001110	FRINTX (scalar) — half-precision	FEAT_FP16
0	0	11	001111	FRINTI (scalar) — half-precision	FEAT_FP16
0	0	11	01xxxx	UNALLOCATED	-
1				UNALLOCATED	-

#### Floating-point compare



M	S	ptype	op	opcode2	Instruction Details	Feature
				xxxx1	UNALLOCATED	-
				xxx1x	UNALLOCATED	-
				xx1xx	UNALLOCATED	-
			x1		UNALLOCATED	-
			1x		UNALLOCATED	-
		10			UNALLOCATED	-
	1				UNALLOCATED	-
0	0	00	00	00000	FCMP	-
0	0	00	00	01000	FCMP	-
0	0	00	00	10000	FCMPE	-
0	0	00	00	11000	FCMPE	-
0	0	01	00	00000	FCMP	-

S	ptype	op	opcode2	Instruction Details	Feature
0	01	00	01000	FCMP	-
0	01	00	10000	FCMPE	-
0	01	00	11000	FCMPE	-
0	11	00	00000	FCMP	FEAT_FP16
0	11	00	01000	FCMP	FEAT_FP16
0	11	00	10000	FCMPE	FEAT_FP16
0	11	00	11000	FCMPE	FEAT_FP16
				UNALLOCATED	-
	0 0 0 0 0	0 01 0 01 0 01 0 01 0 11 0 11	0     01     00       0     01     00       0     01     00       0     01     00       0     11     00       0     11     00       0     11     00	0     01     00     01000       0     01     00     10000       0     01     00     11000       0     11     00     00000       0     11     00     01000       0     11     00     10000	0       01       00       01000       FCMP         0       01       00       10000       FCMPE         0       01       00       11000       FCMPE         0       11       00       00000       FCMP         0       11       00       01000       FCMPE         0       11       00       10000       FCMPE         0       11       00       11000       FCMPE


#### Floating-point immediate

These instructions are under Data Processing – Scalar Floating-Point and Advanced SIMD.



M	S	ptype	imm5	<b>Instruction Details</b>		Feature
			xxxx1	UNALLOCATED		-
			xxx1x	UNALLOCATED		-
			xx1xx	UNALLOCATED		-
			x1xxx	UNALLOCATED		-
			1xxxx	UNALLOCATED		-
		10		UNALLOCATED		-
	1			UNALLOCATED		-
0	0	00	00000	FMOV (scalar, single-precision	immediate)	
0	0	01	00000	FMOV (scalar, double-precision	immediate)	
0	0	11	00000	FMOV (scalar, half-precision	immediate)	— FEAT_FP16
1				UNALLOCATED		-

#### Floating-point conditional compare



M	S	ptype	op	Instruction Details	Feature
		10		UNALLOCATED	-
	1			UNALLOCATED	-

M	S	ptype	op	Instruction Details	Feature
0	0	00	0	FCCMP — single-precision	-
0	0	00	1	FCCMPE — single-precision	-
0	0	01	0	FCCMP — double-precision	-
0	0	01	1	FCCMPE — double-precision	-
0	0	11	0	FCCMP — half-precision	FEAT_FP16
0	0	11	1	FCCMPE — half-precision	FEAT_FP16
1				UNALLOCATED	-

#### Floating-point data-processing (2 source)




M	S	ptype	opcode	Instruction Details	Feature
			1xx1	UNALLOCATED	-
			1x1x	UNALLOCATED	-
			11xx	UNALLOCATED	-
		10		UNALLOCATED	-
	1			UNALLOCATED	-
0	0	00	0000	FMUL (scalar) — single-precision	-
0	0	00	0001	FDIV (scalar) — single-precision	-
0	0	00	0010	FADD (scalar) — single-precision	-
0	0	00	0011	FSUB (scalar) — single-precision	-
0	0	00	0100	FMAX (scalar) — single-precision	-
0	0	00	0101	FMIN (scalar) — single-precision	-
0	0	00	0110	FMAXNM (scalar) — single-precision	-
0	0	00	0111	FMINNM (scalar) — single-precision	-
0	0	00	1000	FNMUL (scalar) — single-precision	-
0	0	01	0000	FMUL (scalar) — double-precision	-
0	0	01	0001	FDIV (scalar) — double-precision	-
0	0	01	0010	FADD (scalar) — double-precision	-
0	0	01	0011	FSUB (scalar) — double-precision	-
0	0	01	0100	FMAX (scalar) — double-precision	-
0	0	01	0101	FMIN (scalar) — double-precision	-
0	0	01	0110	FMAXNM (scalar) — double-precision	-

M	S	ptype	opcode	<b>Instruction Details</b>	Feature
0	0	01	0111	FMINNM (scalar) — double-precision	-
0	0	01	1000	FNMUL (scalar) — double-precision	-
0	0	11	0000	FMUL (scalar) — half-precision	FEAT_FP16
0	0	11	0001	FDIV (scalar) — half-precision	FEAT_FP16
0	0	11	0010	FADD (scalar) — half-precision	FEAT_FP16
0	0	11	0011	FSUB (scalar) — half-precision	FEAT_FP16
0	0	11	0100	FMAX (scalar) — half-precision	FEAT_FP16
0	0	11	0101	FMIN (scalar) — half-precision	FEAT_FP16
0	0	11	0110	FMAXNM (scalar) — half-precision	FEAT_FP16
0	0	11	0111	FMINNM (scalar) — half-precision	FEAT_FP16
0	0	11	1000	FNMUL (scalar) — half-precision	FEAT_FP16
1				UNALLOCATED	-


#### Floating-point conditional select

These instructions are under Data Processing – Scalar Floating-Point and Advanced SIMD.



M	S	ptype	Instruction Details	Feature
		10	UNALLOCATED	-
	1		UNALLOCATED	-
0	0	00	FCSEL — single-precision	-
0	0	01	FCSEL — double-precision	-
0	0	11	FCSEL — half-precision	FEAT_FP16
1			UNALLOCATED	-

#### Floating-point data-processing (3 source)



M	S	ptype	<b>o1</b>	00	Instruction Details	Feature
		10			UNALLOCATED	-
	1				UNALLOCATED	-
0	0	00	0	0	FMADD — single-precision	-
0	0	00	0	1	FMSUB — single-precision	-
0	0	00	1	0	FNMADD — single-precision	-

M	S	ptype	<b>o1</b>	00	<b>Instruction Details</b>	Feature
0	0	00	1	1	FNMSUB — single-precision	-
0	0	01	0	0	FMADD — double-precision	-
0	0	01	0	1	FMSUB — double-precision	-
0	0	01	1	0	FNMADD — double-precision	-
0	0	01	1	1	FNMSUB — double-precision	-
0	0	11	0	0	FMADD — half-precision	FEAT_FP16
0	0	11	0	1	FMSUB — half-precision	FEAT_FP16
0	0	11	1	0	FNMADD — half-precision	FEAT_FP16
0	0	11	1	1	FNMSUB — half-precision	FEAT_FP16
1					UNALLOCATED	-

Chapter 5	
Pseudoco	de definitions
This of See a	chapter contains pseudocode that describes many features of the Morello architecture.  Iso:
•	Appendix K13, Arm Pseudocode Definition, Arm® Architecture Reference Manual, Armv8-A: additional information for understanding the Arm pseudocode.

## 5.1 aarch64/debug/breakpoint/AArch64.BreakpointMatch

```
1
    // AArch64.BreakpointMatch()
2
3
    // Breakpoint matching in an AArch64 translation regime.
   boolean AArch64.BreakpointMatch(integer n, bits(64) vaddress, integer size)
        assert !ELUsingAArch32(S1TranslationRegime());
        assert n <= UInt(ID_AA64DFR0_EL1.BRPs);</pre>
8
        enabled = DBGBCR_EL1[n].E == '1';
10
        ispriv = PSTATE.EL != ELO;
        linked = DBGBCR_EL1[n].BT == '0x01';
12
        isbreakpnt = TRUE;
13
        linked_to = FALSE;
14
        15
16
        value_match = AArch64.BreakpointValueMatch(n, vaddress, linked_to);
19
        if HaveAnyAArch32() && size == 4 then
                                                               // Check second halfword
            // If the breakpoint address and BAS of an Address breakpoint match the address of the // second halfword of an instruction, but not the address of the first halfword, it is
20
21
22
            // CONSTRAINED UNPREDICTABLE whether or not this breakpoint generates a Breakpoint debug
23
            // event.
24
            match_i = AArch64.BreakpointValueMatch(n, vaddress + 2, linked_to);
25
            if !value_match && match_i then
26
                value_match = ConstrainUnpredictableBool(Unpredictable_BPMATCHHALF);
27
28
       if vaddress<1> == '1' && DBGBCR_EL1[n].BAS == '1111' then
            // The above notwithstanding, if DBGBCR_EL1[n].BAS == '1111', then it is CONSTRAINED
            // UNPREDICTABLE whether or not a Breakpoint debug event is generated for an instruction
31
               at the address DBGBVR_EL1[n]+2.
32
            if value_match then value_match = ConstrainUnpredictableBool(Unpredictable_BPMATCHHALF);
33
34
       match = value match && state match && enabled;
35
```

## 5.2 aarch64/debug/breakpoint/AArch64.BreakpointValueMatch

```
1
    // AArch64.BreakpointValueMatch()
2
    boolean AArch64.BreakpointValueMatch(integer n, bits(64) vaddress, boolean linked_to)
         // "n" is the identity of the breakpoint unit to match against.
         // "vaddress" is the current instruction address, ignored if linked_to is TRUE and for Context
        // matching breakpoints.
// "linked_to" is TRUE if this is a call from StateMatch for linking.
10
        // If a non-existent breakpoint then it is CONSTRAINED UNPREDICTABLE whether this gives
           no match or the breakpoint is mapped to another UNKNOWN implemented breakpoint.
13
        if n > UInt(ID_AA64DFR0_EL1.BRPs) then
             (c, n) = ConstrainUnpredictableInteger(0, UInt(ID_AA64DFR0_EL1.BRPs), Unpredictable_BPNOTIMPL);
assert c IN {Constraint_DISABLED, Constraint_UNKNOWN};
14
15
16
             if c == Constraint DISABLED then return FALSE;
17
        // If this breakpoint is not enabled, it cannot generate a match. (This could also happen on a
19
         // call from StateMatch for linking)
20
        if DBGBCR_EL1[n].E == '0' then return FALSE;
21
22
        context aware = (n >= UInt(ID AA64DFR0 EL1.BRPs) - UInt(ID AA64DFR0 EL1.CTX CMPs));
23
24
          / If BT is set to a reserved type, behaves either as disabled or as a not-reserved type.
25
        dbgtype = DBGBCR_EL1[n].BT;
26
27
        if ((dbgtvpe IN {'011x','11xx'} && !HaveVirtHostExt()) | |
                                                                                        // Context matching
               dbgtype == '010x' ||
(dbgtype != '0x0x' && !context_aware) ||
(dbgtype == '1xxx' && !HaveEL(EL2))) then
28
                                                                                        // Reserved
29
                                                                                        // Context matching
30
                                                                                        // EL2 extension
31
             (c, dbgtype) = ConstrainUnpredictableBits(Unpredictable_RESBPTYPE);
32
             assert c IN {Constraint_DISABLED, Constraint_UNKNOWN};
33
             if c == Constraint_DISABLED then return FALSE;
34
             // Otherwise the value returned by ConstrainUnpredictableBits must be a not-reserved value
35
    // Determine what to compare against.
```

```
match\_addr = (dbgtype == '0x0x');
         match_vmid = (dbgtype == '10xx');
         match_cid = (dbgtype == '001x');
39
         match_cid1 = (dbgtype IN { '101x', 'x11x'});
match_cid2 = (dbgtype == '11xx');
40
41
                     = (dbgtype == 'xxx1');
42
         linked
43
         // If this is a call from StateMatch, return FALSE if the breakpoint is not programmed for a // VMID and/or context ID match, of if not context-aware. The above assertions mean that the
45
          / code can just test for match_addr == TRUE to confirm all these things.
47
         if linked_to && (!linked || match_addr) then return FALSE;
48
49
         // If called from BreakpointMatch return FALSE for Linked context ID and/or VMID matches.
50
         if !linked_to && linked && !match_addr then return FALSE;
52
          // Do the comparison.
53
         if match_addr then
54
             byte = UInt (vaddress<1:0>);
55
             if HaveAnyAArch32() then
    // T32 instructions can be executed at ELO in an AArch64 translation regime.
56
                  assert byte IN {0,2};
                                                              // "vaddress" is halfword aligned
                  byte_select_match = (DBGBCR_EL1[n].BAS<byte> == '1');
59
                                                             // "vaddress" is word aligned
// DBGBCR_EL1[n].BAS<byte> is RES1
60
                  assert byte == 0;
                  byte_select_match = TRUE;
61
             top = AddrTop(vaddress, PSTATE.EL);
62
63
             BVR_match = vaddress<top:2> == DBGBVR_EL1[n]<top:2> && byte_select_match;
         elsif match_cid then
65
             if IsInHost() then
66
                  BVR_match = (CONTEXTIDR_EL2 == DBGBVR_EL1[n]<31:0>);
67
             else
                 BVR_match = (PSTATE.EL IN {EL0, EL1} && CONTEXTIDR_EL1 == DBGBVR_EL1[n] <31:0>);
68
69
         elsif match cid1 then
             BVR_match = (PSTATE.EL IN {EL0, EL1} && !IsInHost() && CONTEXTIDR_EL1 == DBGBVR_EL1[n]<31:0>);
71
         if match vmid then
72
             if !Have16bitVMID() || VTCR_EL2.VS == '0' then
73
74
75
                  vmid = ZeroExtend(VTTBR_EL2.VMID<7:0>, 16);
                 bvr_vmid = ZeroExtend(DBGBVR_EL1[n]<39:32>, 16);
             else
76
                  vmid = VTTBR_EL2.VMID;
77
                 bvr_vmid = DBGBVR_EL1[n]<47:32>;
78
79
             BXVR_match = (PSTATE.EL IN {EL0, EL1} && EL2Enabled() &&
                             !IsInHost() &&
80
                             vmid == bvr_vmid);
         elsif match cid2 then
81
             BXVR_match = (!IsSecure() && HaveVirtHostExt() &&
83
                             DBGBVR_EL1[n]<63:32> == CONTEXTIDR_EL2);
84
         bvr_match_valid = (match_addr || match_cid || match_cid1);
bxvr_match_valid = (match_vmid || match_cid2);
85
86
87
88
         match = (!bxvr match valid | BXVR match) && (!bvr match valid | BVR match);
```

## 5.3 aarch64/debug/breakpoint/AArch64.StateMatch

```
// AArch64.StateMatch()
 1
    // Determine whether a breakpoint or watchpoint is enabled in the current mode and state.
    boolean AArch64.StateMatch(bits(2) SSC, bit HMC, bits(2) PxC, boolean linked, bits(4) LBN,
         boolean isbreakpnt, boolean ispriv)
// "SSC", "HMC", "PxC" are the control fields from the DBGBCR[n] or DBGWCR[n] register.
         // "linked" is TRUE if this is a linked breakpoint/watchpoint type.
         // "LBN" is the linked breakpoint number from the DBGBCR[n] or DBGWCR[n] register.
          // "isbreakpnt" is TRUE for breakpoints, FALSE for watchpoints.
10
          // "ispriv" is valid for watchpoints, and selects between privileged and unprivileged accesses.
12
         // If parameters are set to a reserved type, behaves as either disabled or a defined type (c, SSC, HMC, PxC) = \frac{\text{CheckValidStateMatch}(SSC, HMC, PxC, isbreakpnt)};
13
14
         if c == Constraint_DISABLED then return FALSE;
15
          // Otherwise the HMC,SSC,PxC values are either valid or the values returned by
          // CheckValidStateMatch are valid.
17
18
         EL3_match = HaveEL(EL3) && HMC == '1' && SSC<0> == '0';

EL2_match = HaveEL(EL2) && ((HMC == '1' && (SSC:PxC != '1000')) || SSC == '11');

EL1_match = PxC<0> == '1';
19
20
21
         ELO_match = PxC<1> == '1';
```

```
if !ispriv && !isbreakpnt then
25
              priv_match = EL0_match;
26
27
               case PSTATE.EL of
28
                    when EL3 priv_match = EL3_match;
when EL2 priv_match = EL2_match;
29
                    when EL1 priv_match = EL1_match;
when EL0 priv_match = EL0_match;
33
          case SSC of
               when '00' security_state_match = TRUE;
when '01' security_state_match = !IsSecure();
34
                                                                                                 // Both
35
                                                                                                 // Non-secure only
               when '10' security_state_match = IsSecure();
when '11' security_state_match = (HMC == '1' | IsSecure());  // HMC=1 -> Both, 0 -> Secure only
36
38
39
         if linked then
              // "LBN" must be an enabled context-aware breakpoint unit. If it is not context-aware then // it is CONSTRAINED UNPREDICTABLE whether this gives no match, or LBN is mapped to some
40
41
42
               // UNKNOWN breakpoint that is context-aware.
               lbn = UInt(LBN);
               first_ctx_cmp = (UInt(ID_AA64DFR0_EL1.BRPs) - UInt(ID_AA64DFR0_EL1.CTX_CMPs));
last_ctx_cmp = UInt(ID_AA64DFR0_EL1.BRPs);
45
               if (lbn < first_ctx_cmp || lbn > last_ctx_cmp) then
    (c, lbn) = ConstrainUnpredictableInteger(first_ctx_cmp, last_ctx_cmp,
46
47
                           →Unpredictable_BPNOTCTXCMP);
                    assert c IN {Constraint_DISABLED, Constraint_NONE, Constraint_UNKNOWN};
49
                    case c of
                        when Constraint_DISABLED return FALSE;
                                                                                   // Disabled
                          when Constraint_NONE linked = FALSE; // No linking
51
52
                          //\ {\tt Otherwise\ ConstrainUnpredictableInteger\ returned\ a\ context-aware\ breakpoint}
53
54
        if linked then
               vaddress = bits(64) UNKNOWN;
               linked_to = TRUE;
               linked_match = AArch64.BreakpointValueMatch(lbn, vaddress, linked_to);
          return priv_match && security_state_match && (!linked || linked_match);
```

## 5.4 aarch64/debug/enables/AArch64.GenerateDebugExceptions

## 5.5 aarch64/debug/enables/AArch64.GenerateDebugExceptionsFrom

```
// AArch64.GenerateDebugExceptionsFrom()
   boolean AArch64.GenerateDebugExceptionsFrom(bits(2) from, boolean secure, bit mask)
        if OSLSR_EL1.OSLK == '1' || DoubleLockStatus() || Halted() then
            return FALSE:
8
        route_to_el2 = HaveEL(EL2) && !secure && (HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1');
        target = (if route_to_el2 then EL2 else EL1);
10
12
       enabled = !HaveEL(EL3) || !secure || MDCR_EL3.SDD == '0';
13
       if from == target then
14
           enabled = enabled && MDSCR_EL1.KDE == '1' && mask == '0';
15
17
            enabled = enabled && UInt(target) > UInt(from);
18
19
        return enabled;
```

# 5.6 aarch64/debug/pmu/AArch64.CheckForPMUOverflow

```
// AArch64.CheckForPMUOverflow()
    // Signal Performance Monitors overflow IRQ and CTI overflow events
   boolean AArch64.CheckForPMUOverflow()
        pmuirq = PMCR_ELO.E == '1' && PMINTENSET_EL1<31> == '1' && PMOVSSET_ELO<31> == '1';
        for n = 0 to UInt (PMCR_ELO.N) - 1
            if HaveEL(EL2) then
                E = (if n < UInt(MDCR_EL2.HPMN) then PMCR_EL0.E else MDCR_EL2.HPME);</pre>
10
11
            else
                E = PMCR ELO.E:
12
            if E == '1' && PMINTENSET EL1<n> == '1' && PMOVSSET EL0<n> == '1' then pmuirg = TRUE;
13
14
15
        SetInterruptRequestLevel(InterruptID_PMUIRQ, if pmuirq then HIGH else LOW);
16
17
        CTI_SetEventLevel(CrossTriggerIn_PMUOverflow, if pmuirq then HIGH else LOW);
18
        // The request remains set until the condition is cleared. (For example, an interrupt handler
19
        // or cross-triggered event handler clears the overflow status flag by writing to PMOVSCLR_ELO.)
20
```

## 5.7 aarch64/debug/pmu/AArch64.CountEvents

```
// AArch64.CountEvents()
 2
 3
    // Return TRUE if counter "n" should count its event. For the cycle counter, n == 31.
    boolean AArch64.CountEvents(integer n)
         assert n == 31 || n < UInt(PMCR_ELO.N);</pre>
         // Event counting is disabled in Debug state
8
         debug = Halted();
10
            In Non-secure state, some counters are reserved for EL2
12
         if HaveEL(EL2) then
13
             E = if n < UInt (MDCR_EL2.HPMN) | | n == 31 then PMCR_EL0.E else MDCR_EL2.HPME;
14
         else
         E = PMCR_ELO.E;
enabled = E == '1' && PMCNTENSET_ELO<n> == '1';
15
16
18
         // Event counting in Secure state is prohibited unless any one of:
         // \star EL3 is not implemented // \star EL3 is using AArch64 and MDCR_EL3.SPME == 1
19
20
         prohibited = HaveEL(EL3) && IsSecure() && MDCR_EL3.SPME == '0';
21
23
         // Event counting at EL2 is prohibited if all of:
24
         // * The HPMD Extension is implemented
25
         // * Executing at EL2
26
         // * PMNx is not reserved for EL2
// * MDCR_EL2.HPMD == 1
27
28
         if !prohibited && HaveEL(EL2) && HaveHPMDExt() && PSTATE.EL == EL2 && (n < UInt(MDCR_EL2.HPMN) || n ==
               →31) then
29
             prohibited = (MDCR_EL2.HPMD == '1');
30
31
         // The IMPLEMENTATION DEFINED authentication interface might override software controls
         if prohibited && !HaveNoSecurePMUDisableOverride() then
    prohibited = !ExternalSecureNoninvasiveDebugEnabled();
32
33
34
          // For the cycle counter, PMCR_ELO.DP enables counting when otherwise prohibited
35
         if prohibited && n == 31 then prohibited = (PMCR_ELO.DP == '1');
36
37
         // Event counting can be filtered by the {P, U, NSK, NSU, NSH, M} bits
38
         filter = if n == 31 then PMCCFILTR_EL0[31:0] else PMEVTYPER_EL0[n]<31:0>;
39
40
         P = filter<31>;
41
         U = filter<30>;
42
         NSK = if HaveEL(EL3) then filter<29> else '0';
         NSU = if HaveEL(EL3) then filter<28> else '0';
NSH = if HaveEL(EL2) then filter<27> else '0';
43
44
         M = if HaveEL(EL3) then filter<26> else '0';
45
46
47
48
             when ELO filtered = if IsSecure() then U == '1' else U != NSU;
             when EL1 filtered = if IsSecure() then P == '1' else P != NSK;
when EL2 filtered = (NSH == '0');
when EL3 filtered = (M != P);
49
50
51
52
         return !debug && enabled && !prohibited && !filtered;
```

## 5.8 aarch64/debug/statisticalprofiling/CheckProfilingBufferAccess

## 5.9 aarch64/debug/statisticalprofiling/CheckStatisticalProfilingAccess

## 5.10 aarch64/debug/statisticalprofiling/CollectContextIDR1

## 5.11 aarch64/debug/statisticalprofiling/CollectContextIDR2

# 5.12 aarch64/debug/statisticalprofiling/CollectPhysicalAddress

#### 5.13 aarch64/debug/statisticalprofiling/CollectRecord

```
// CollectRecord()
2
3
   boolean CollectRecord(bits(64) events, integer total_latency, OpType optype)
       assert StatisticalProfilingEnabled();
        // Filtering by event
       if HaveStatisticalProfiling() then
10
              mask<11> = '1';
                                                      // Alignment flag
11
           e = events AND mask;
12
           m = PMSEVFR_EL1 AND mask;
14
           if !IsZero(NOT(e) AND m) then return FALSE;
15
      // Filtering by type
if PMSFCR_EL1.FT == '1' && !IsZero(PMSFCR_EL1.<B,LD,ST>) then
16
17
18
          case optype of
19
               when OpType_Branch
20
                   if PMSFCR_EL1.B == '0' then return FALSE;
21
22
               when OpType_Load
                  if PMSFCR_EL1.LD == '0' then return FALSE;
23
               when OpType Store
24
                   if PMSFCR_EL1.ST == '0' then return FALSE;
25
               when OpType_LoadAtomic
26
                   if PMSFCR_EL1.<LD,ST> == '00' then return FALSE;
27
28
               otherwise
                   return FALSE;
29
       // Filtering by latency
if PMSFCR_EL1.FL == '1' && !IsZero(PMSLATFR_EL1.MINLAT) then
  if total_latency < UInt(PMSLATFR_EL1.MINLAT) then</pre>
30
31
32
33
               return FALSE;
34
       // Check for UNPREDICTABLE cases
35
      36
            (PMSFCR_EL1.FL == '1' && !IsZero(PMSLATFR_EL1.MINLAT))) then
           return ConstrainUnpredictableBool(Unpredictable_BADPMSFCR);
40
       return TRUE;
```

## 5.14 aarch64/debug/statisticalprofiling/CollectTimeStamp

## 5.15 aarch64/debug/statisticalprofiling/OpType

## 5.16 aarch64/debug/statisticalprofiling/ProfilingBufferEnabled

## 5.17 aarch64/debug/statisticalprofiling/ProfilingBufferOwner

## 5.18 aarch64/debug/statisticalprofiling/ProfilingSynchronizationBarrier

```
1 // Barrier to ensure that all existing profiling data has been formatted, and profiling buffer
2 // addresses have been translated such that writes to the profiling buffer have been initiated.
3 // A following DSB completes when writes to the profiling buffer have completed.
4 ProfilingSynchronizationBarrier();
```

## 5.19 aarch64/debug/statisticalprofiling/StatisticalProfilingEnabled

```
// StatisticalProfilingEnabled()
    boolean StatisticalProfilingEnabled()
        if !HaveStatisticalProfiling() || UsingAArch32() || !ProfilingBufferEnabled() then
            return FALSE;
       in_host = EL2Enabled() && HCR_EL2.TGE == '1';
       (secure, el) = ProfilingBufferOwner();
if UInt(el) < UInt(PSTATE.EL) || secure != IsSecure() || (in_host && el == ELl) then</pre>
10
            return FALSE:
11
12
      case PSTATE.EL of
           when EL3 Unreachable();
            when EL2 spe_bit = PMSCR_EL2.E2SPE;
16
            when EL1 spe_bit = PMSCR_EL1.E1SPE;
            when ELO spe_bit = (if in_host then PMSCR_EL2.E0HSPE else PMSCR_EL1.E0SPE);
17
     return spe_bit == '1';
```

## 5.20 aarch64/debug/statisticalprofiling/SysRegAccess

## 5.21 aarch64/debug/statisticalprofiling/TimeStamp

## 5.22 aarch64/debug/takeexceptiondbg/AArch64.TakeExceptionInDebugState

```
// AArch64.TakeExceptionInDebugState()
3
    // Take an exception in Debug state to an Exception Level using AArch64.
4
    AArch64.TakeExceptionInDebugState(bits(2) target_el, ExceptionRecord exception)
        assert HaveEL(target_el) && !ELUsingAArch32(target_el) && UInt(target_el) >= UInt(PSTATE.EL);
        sync_errors = HaveIESB() && SCTLR[].IESB == '1';
           SCTLR[].IESB might be ignored in Debug state.
10
        \textbf{if} \ ! \texttt{ConstrainUnpredictableBool} \ (\texttt{Unpredictable\_IESBinDebug}) \ \ \textbf{then}
11
            sync_errors = FALSE;
12
13
        SynchronizeContext();
15
        // If coming from AArch32 state, the top parts of the X[] registers might be set to zero
16
        from_32 = UsingAArch32();
17
        if from_32 then AArch64.MaybeZeroRegisterUppers();
18
        AArch64.ReportException(exception, target_el);
20
21
22
        PSTATE.EL = target_el;
        PSTATE.nRW = '0';
PSTATE.SP = '1';
23
24
        SPSR[] = bits(32) UNKNOWN;
26
27
        if IsAccessToCapabilitiesEnabledAtEL(PSTATE.EL) then
28
            CELR[] = CapSetValue(PCC, bits(64) UNKNOWN);
29
30
            ELR[] = bits(64) UNKNOWN;
31
32
         // PSTATE.{SS,D,A,I,F} are not observable and ignored in Debug state, so behave as if UNKNOWN.
33
        PSTATE. <SS, D, A, I, F> = bits(5) UNKNOWN;
        PSTATE.IL = '0';
34
35
        if from_32 then
                                                        // Coming from AArch32
            PSTATE.IT = '00000000';
PSTATE.T = '0';
36
                                                       // PSTATE.J is RESO
        if (HavePANExt() && (PSTATE.EL == EL1 || (PSTATE.EL == EL2 && ELISInHost(EL0))) &&
            SCTLR[].SPAN == '0') then
PSTATE.PAN = '1';
39
40
        if HaveUAOExt() then PSTATE.UAO = '0';
41
        if HaveSSBSExt() then PSTATE.SSBS = bit UNKNOWN;
42
43
        DSPSR_EL0 = bits(32) UNKNOWN;
45
        CDLR_ELO = Capability UNKNOWN;
46
47
        EDSCR.ERR = '1';
48
        UpdateEDSCRFields():
                                                       // Update EDSCR processor state flags.
49
50
        if sync errors then
             SynchronizeErrors();
52
        EndOfInstruction();
```

## 5.23 aarch64/debug/watchpoint/AArch64.WatchpointByteMatch

```
// If DBGWCR_EL1[n].MASK is non-zero value and DBGWCR_EL1[n].BAS is not set to '111111111', or
13
         // DBGWCR_ELI[n].BAS specifies a non-contiguous set of bytes behavior is CONSTRAINED
15
         if mask > 0 && !IsOnes(DBGWCR_EL1[n].BAS) then
16
             byte_select_match = ConstrainUnpredictableBool(Unpredictable_WPMASKANDBAS);
17
             LSB = (DBGWCR_EL1[n].BAS AND NOT(DBGWCR_EL1[n].BAS - 1)); MSB = (DBGWCR_EL1[n].BAS + LSB);
18
                                                                            // Not contiguous
19
             if !IsZero(MSB AND (MSB - 1)) then
20
                  byte_select_match = ConstrainUnpredictableBool(Unpredictable_WPBASCONTIGUOUS);
21
                                                                             // For the whole doubleword
22
23
         // If the address mask is set to a reserved value, the behavior is CONSTRAINED UNPREDICTABLE. if mask > 0 && mask <= 2 then
24
25
             (c, mask) = ConstrainUnpredictableInteger(3, 31, Unpredictable_RESWPMASK);
assert c IN {Constraint_DISABLED, Constraint_NONE, Constraint_UNKNOWN};
             case c of
28
                  when Constraint_DISABLED return FALSE;
29
                  when Constraint_NONE
                                               mask = 0;
                                                                            // No masking
30
                  // \ {\tt Otherwise} \ {\tt the} \ {\tt value} \ {\tt returned} \ {\tt by} \ {\tt ConstrainUnpredictableInteger} \ {\tt is} \ {\tt a} \ {\tt not-reserved} \ {\tt value}
31
32
        if mask > bottom then
             WVR_match = (vaddress<top:mask> == DBGWVR_EL1[n]<top:mask>);
34
              // If masked bits of DBGWVR_EL1[n] are not zero, the behavior is CONSTRAINED UNPREDICTABLE.
35
              if WVR_match && !IsZero(DBGWVR_EL1[n]<mask-1:bottom>) then
36
                  WVR_match = ConstrainUnpredictableBool(Unpredictable_WPMASKEDBITS);
37
             WVR_match = vaddress<top:bottom> == DBGWVR_EL1[n]<top:bottom>;
         return WVR_match && byte_select_match;
```

### 5.24 aarch64/debug/watchpoint/AArch64.WatchpointMatch

```
// AArch64.WatchpointMatch()
             // Watchpoint matching in an AArch64 translation regime.
            boolean AArch64.WatchpointMatch(integer n, bits(64) vaddress, integer size, boolean ispriv,
                                                                                                                        boolean iswrite)
                          assert !ELUsingAArch32(S1TranslationRegime());
                          assert n <= UInt(ID_AA64DFR0_EL1.WRPs);</pre>
                          // "ispriv" is FALSE for LDTR/STTR instructions executed at EL1 and all // load/stores at EL0, TRUE for all other load/stores. "iswrite" is TRUE for stores, FALSE for
10
11
                          // loads.
12
                          enabled = DBGWCR_EL1[n].E == '1';
13
14
                          linked = DBGWCR_EL1[n].WT == '1';
15
                          isbreakpnt = FALSE;
16
                          \verb|state_match| = \verb|AArch64.StateMatch| (DBGWCR_EL1[n].SSC, DBGWCR_EL1[n].HMC, DBGWCR_EL1[n].PAC, DBGWCR_EL
17
18
                                                                                                                                       linked, DBGWCR_EL1[n].LBN, isbreakpnt, ispriv);
19
                       ls_match = (DBGWCR_EL1[n].LSC<(if iswrite then 1 else 0)> == '1');
21
22
23
                          value_match = FALSE;
                          for byte = 0 to size - 1
24
                                       value_match = value_match || AArch64.WatchpointByteMatch(n, vaddress + byte);
25
                          return value_match && state_match && ls_match && enabled;
```

# 5.25 aarch64/exceptions/aborts/AArch64.Abort

```
// AArch64.Abort()
    // Abort and Debug exception handling in an AArch64 translation regime.
   AArch64.Abort(bits(64) vaddress, FaultRecord fault)
6
        if IsDebugException(fault) then
            if fault.acctype == AccType_IFETCH then
8
                AArch64.BreakpointException(fault);
10
                AArch64.WatchpointException(vaddress, fault);
12
        elsif fault.acctype == AccType_IFETCH then
            AArch64.InstructionAbort(vaddress, fault);
13
14
            AArch64.DataAbort(vaddress, fault);
```

## 5.26 aarch64/exceptions/aborts/AArch64.AbortSyndrome

```
1
   // AArch64.AbortSyndrome()
2
    // Creates an exception syndrome record for Abort and Watchpoint exceptions
3
   // from an AArch64 translation regime.
   ExceptionRecord AArch64.AbortSyndrome(Exception exceptype, FaultRecord fault, bits(64) vaddress)
        exception = ExceptionSyndrome(exceptype);
        d_side = exceptype IN {Exception_DataAbort, Exception_Watchpoint};
10
11
       exception.syndrome = AArch64.FaultSyndrome(d_side, fault);
        exception.vaddress = ZeroExtend(vaddress);
13
       if IPAValid(fault) then
14
            exception.ipavalid = TRUE;
           exception.ipaddress = fault.ipaddress;
15
16
            exception.ipavalid = FALSE;
       return exception;
```

## 5.27 aarch64/exceptions/aborts/AArch64.CheckPCAlignment

## 5.28 aarch64/exceptions/aborts/AArch64.DataAbort

```
// AArch64.DataAbort()
    AArch64.DataAbort(bits(64) vaddress, FaultRecord fault)
          bits(2) cap_target_el;
          if fault.statuscode IN {Fault_CapTag, Fault_CapSeal, Fault_CapPerm, Fault_CapBounds} then
              cap_target_el = TargetELForCapabilityExceptions();
 8
10
              cap_target_el = ELO;
         route_to_el3 = (HaveEL(EL3) && SCR_EL3.EA == '1' && IsExternalAbort(fault)) || (cap_target_el == EL3);
route_to_el2 = (PSTATE.EL IN {EL0, EL1} && EL2Enabled() && (HCR_EL2.TGE == '1' ||
11
                              (HaveRASExt() && HCR_EL2.TEA == '1' && IsExternalAbort(fault)) ||
13
14
                              (cap_target_el == EL2) ||
15
                              IsSecondStage(fault)));
16
17
         bits(64) preferred_exception_return = ThisInstrAddr();
18
          vect_offset = 0x0;
          exception = AArch64.AbortSyndrome(Exception_DataAbort, fault, vaddress);
20
         if PSTATE.EL == EL3 || route_to_el3 then
         AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
elsif PSTATE.EL == EL2 || route_to_el2 then
    AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
2.1
22
              AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
```

# 5.29 aarch64/exceptions/aborts/AArch64.InstructionAbort

```
else
           cap_target_el = ELO;
       route_to_el3 = (HaveEL(EL3) && SCR_EL3.EA == '1' && IsExternalAbort(fault)) || (cap_target_el == EL3);
       11
12
13
14
       bits(64) preferred_exception_return = ThisInstrAddr();
15
       vect_offset = 0x0;
18
       exception = AArch64.AbortSyndrome(Exception_InstructionAbort, fault, vaddress);
19
20
       if PSTATE.EL == EL3 || route_to_el3 then
       AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
elsif PSTATE.EL == EL2 || route_to_el2 then
21
23
           AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
24
           AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
```

#### 5.30 aarch64/exceptions/aborts/AArch64.PCAlignmentFault

```
// AArch64.PCAlignmentFault()
    // Called on unaligned program counter in AArch64 state.
    AArch64.PCAlignmentFault()
        bits(64) preferred_exception_return = ThisInstrAddr();
        vect_offset = 0x0;
10
        exception = ExceptionSyndrome(Exception_PCAlignment);
        exception.vaddress = ThisInstrAddr();
13
        if UInt(PSTATE.EL) > UInt(EL1) then
        AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
elsif EL2Enabled() && HCR_EL2.TGE == '1' then
14
15
            AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
16
17
        else
            AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
```

## 5.31 aarch64/exceptions/aborts/AArch64.SPAlignmentFault

```
// AArch64.SPAlignmentFault()
    // Called on an unaligned stack pointer in AArch64 state.
    AArch64.SPAlignmentFault()
5
6
        bits(64) preferred_exception_return = ThisInstrAddr();
        vect offset = 0x0;
10
        exception = ExceptionSyndrome(Exception_SPAlignment);
11
       if UInt(PSTATE.EL) > UInt(EL1) then
        AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
elsif EL2Enabled() && HCR_EL2.TGE == '1' then
13
15
            AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
16
            AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
```

## 5.32 aarch64/exceptions/aborts/CapabilityFault

```
11 extflag = bit UNKNOWN;

12 boolean ns = FAISE;

13 errortype = bits(2) UNKNOWN;

14 return AArch64.CreateFaultRecord(faulttype, ipaddress, level, acctype, iswrite,

15 extflag, errortype, secondstage, s2fslwalk);
```

## 5.33 aarch64/exceptions/aborts/CheckCapability

```
// CheckCapability()
2
   // Check whether a capability is valid for accessing a given range of memory
   // with a required set of permissions. If not generate an appropriate fault
   bits(64) CheckCapability(Capability c, bits(64) address, integer size, bits(64) requested_perms, AccType
7
8
        // The below replicates and condenses the logic used in address translation
        // to recover the address as used for translation for input to bounds checks.
10
        el = AArch64.AccessUsesEL(acctype);
        msbit = AddrTop(address, el);
        sl_enabled = AArch64.IsStageOneEnabled(acctype);
12
13
        bits(64) addressforbounds = address;
14
       if msbit != 63 then
15
16
            if s1 enabled then
                if (PSTATE.EL IN {EL0, EL1} || ELIsInHost(el)) && address<msbit> == '1' then
                    addressforbounds = SignExtend(address<msbit:0>);
19
20
                    addressforbounds = ZeroExtend(address<msbit:0>);
21
            else
22
                addressforbounds = ZeroExtend(address<msbit:0>);
23
24
        Fault fault_type = Fault_None;
25
        if CapIsTagClear(c) then
26
27
            fault_type = Fault_CapTag;
        elsif CapIsSealed(c) then
            fault type = Fault CapSeal;
        elsif !CapCheckPermissions(c, requested_perms) then
            fault_type = Fault_CapPerm;
        elsif ((requested_perms AND CAP_PERM_EXECUTE) != CAP_PERM_NONE) && !CapIsExecutePermitted(c) then
31
32
            fault_type = Fault_CapPerm;
33
        \textbf{elsif} \ \texttt{!CapIsRangeInBounds(c, addressforbounds, size} \texttt{<64:0>)} \ \textbf{then}
34
            fault_type = Fault_CapBounds;
        if fault_type != Fault_None then
            boolean is_store = CapPermsInclude(requested_perms, CAP_PERM_STORE);
38
            FaultRecord fault = CapabilityFault(fault_type, acctype, is_store);
39
            AArch64.Abort(address, fault);
40
        return address;
```

## 5.34 aarch64/exceptions/aborts/CheckPCCCapability

# 5.35 aarch64/exceptions/asynch/AArch64.TakePhysicalFIQException

#### 5.36 aarch64/exceptions/asynch/AArch64.TakePhysicalIRQException

```
// AArch64.TakePhysicalIRQException()
    // Take an enabled physical IRQ exception.
   AArch64.TakePhysicalIRQException()
       route_to_el3 = HaveEL(EL3) && SCR_EL3.IRQ == '1';
       bits(64) preferred_exception_return = ThisInstrAddr();
10
       vect offset = 0x80;
       exception = ExceptionSyndrome(Exception_IRQ);
14
15
       if route_to_el3 then
           AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
16
       elsif PSTATE.EL == EL2 || route_to_el2 then
   assert PSTATE.EL != EL3;
17
19
           AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
20
2.1
           assert PSTATE.EL IN {EL0, EL1};
           AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
```

## 5.37 aarch64/exceptions/asynch/AArch64.TakePhysicalSErrorException

```
// AArch64.TakePhysicalSErrorException()
    AArch64.TakePhysicalSErrorException(boolean impdef_syndrome, bits(24) syndrome)
          route_to_el3 = HaveEL(EL3) && SCR_EL3.EA == '1';
          route_to_e12 = (PSTATE.EL IN {EL0, EL1} && EL2Enabled() && (HCR_EL2.TGE == '1' || (!IsInHost() && HCR_EL2.AMO == '1')));
8
          bits(64) preferred_exception_return = ThisInstrAddr();
          vect_offset = 0x180;
11
          exception = ExceptionSyndrome(Exception_SError);
12
          exception.syndrome<24> = if impdef_syndrome then '1' else '0';
exception.syndrome<23:0> = syndrome;
13
14
15
16
          ClearPendingPhysicalSError();
18
          if PSTATE.EL == EL3 || route_to_el3 then
          AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
elsif PSTATE.EL == EL2 || route_to_el2 then
    AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
19
20
               AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
```

## 5.38 aarch64/exceptions/asynch/AArch64.TakeVirtualFIQException

```
bits(64) preferred_exception_return = ThisInstrAddr();

vect_offset = 0x100;

exception = ExceptionSyndrome(Exception_FIQ);

AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
```

#### 5.39 aarch64/exceptions/asynch/AArch64.TakeVirtualIRQException

## 5.40 aarch64/exceptions/asynch/AArch64.TakeVirtualSErrorException

```
1
    // AArch64.TakeVirtualSErrorException()
3
    AArch64.TakeVirtualSErrorException(boolean impdef_syndrome, bits(24) syndrome)
        assert PSTATE.EL IN {EL0, EL1} && EL2Enabled();
assert HCR_EL2.TGE == '0' && HCR_EL2.AMO == '1'; // Virtual SError enabled if TGE==0 and AMO==1
6
        bits(64) preferred_exception_return = ThisInstrAddr();
10
        vect_offset = 0x180;
11
        exception = ExceptionSyndrome(Exception_SError);
12
        if HaveRASExt() then
13
14
            exception.syndrome<24>
                                      = VSESR_EL2.IDS;
            exception.syndrome<23:0> = VSESR_EL2.ISS;
15
16
17
            exception.syndrome<24> = if impdef_syndrome then '1' else '0';
18
            if impdef_syndrome then exception.syndrome<23:0> = syndrome;
19
20
        ClearPendingVirtualSError();
        AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
```

## 5.41 aarch64/exceptions/debug/AArch64.BreakpointException

```
1
   // AArch64.BreakpointException()
2
   AArch64.BreakpointException(FaultRecord fault)
       assert PSTATE.EL != EL3;
       10
       bits(64) preferred_exception_return = ThisInstrAddr();
11
       vect_offset = 0x0;
12
       vaddress = bits(64) UNKNOWN;
13
14
       exception = AArch64.AbortSyndrome(Exception_Breakpoint, fault, vaddress);
       if PSTATE.EL == EL2 || route_to_el2 then
17
          AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
18
       6186
          AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
19
```

## 5.42 aarch64/exceptions/debug/AArch64.SoftwareBreakpoint

```
// AArch64.SoftwareBreakpoint()
2
3
   AArch64.SoftwareBreakpoint(bits(16) immediate)
        route_to_el2 = (PSTATE.EL IN {EL0, EL1} &&
                        EL2Enabled() && (HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1'));
9
       bits(64) preferred_exception_return = ThisInstrAddr();
       vect_offset = 0x0;
10
11
        exception = ExceptionSyndrome(Exception_SoftwareBreakpoint);
12
       exception.syndrome<15:0> = immediate;
14
15
       if UInt (PSTATE.EL) > UInt (EL1) then
16
            AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
        elsif route to el2 then
17
           AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
            AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
```

## 5.43 aarch64/exceptions/debug/AArch64.SoftwareStepException

```
// AArch64.SoftwareStepException()
   AArch64.SoftwareStepException()
       assert PSTATE.EL != EL3;
       10
       bits(64) preferred_exception_return = ThisInstrAddr();
11
       vect_offset = 0x0;
12
13
       exception = ExceptionSyndrome(Exception SoftwareStep);
       if SoftwareStep_DidNotStep() then
14
15
           exception.syndrome<24> = '0';
16
          exception.syndrome<24> = '1';
17
18
           exception.syndrome<6> = if SoftwareStep_SteppedEX() then '1' else '0';
19
20
       if PSTATE.EL == EL2 || route_to_el2 then
           AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
22
           AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
```

## 5.44 aarch64/exceptions/debug/AArch64.VectorCatchException

```
// AArch64.VectorCatchException()
2
    // Vector Catch taken from ELO or EL1 to EL2. This can only be called when debug exceptions are
    // being routed to EL2, as Vector Catch is a legacy debug event.
   AArch64.VectorCatchException(FaultRecord fault)
        assert PSTATE.EL != EL2;
8
        assert EL2Enabled() && (HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1');
10
       bits(64) preferred_exception_return = ThisInstrAddr();
11
       vect_offset = 0x0;
12
13
        vaddress = bits(64) UNKNOWN;
        exception = AArch64.AbortSyndrome(Exception_VectorCatch, fault, vaddress);
14
15
       AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
```

# 5.45 aarch64/exceptions/debug/AArch64.WatchpointException

## 5.46 aarch64/exceptions/exceptions/AArch64.ExceptionClass

```
// AArch64.ExceptionClass()
    // Returns the Exception Class and Instruction Length fields to be reported in ESR
    (integer, bit) AArch64.ExceptionClass(Exception exceptype, bits(2) target_el)
        il = if ThisInstrLength() == 32 then '1' else '0';
        from_32 = UsingAArch32();
        assert from_32 || i1 == '1';
                                                // AArch64 instructions always 32-bit
10
11
        case exceptype of
                                                ec = 0x00; il = '1';
            when Exception_Uncategorized
12
            when Exception_WFxTrap
                                                 ec = 0x01;
            when Exception_CP15RTTrap
14
                                                 ec = 0x03;
                                                                       assert from_32;
                                                 ec = 0x04;
15
            when Exception_CP15RRTTrap
                                                                       assert from_32;
            when Exception_CP14RTTrap ec = 0x05;
when Exception_CP14DTTrap ec = 0x06;
16
                                                                        assert from 32:
17
                                                                       assert from 32;
            when Exception_AdvSIMDFPAccessTrap ec = 0x07;
18
            when Exception_FPIDTrap
            when Exception_CP14RRTTrap
                                                 ec = 0x08;
            when Exception_CP14RRTTrap
when Exception_IllegalState
when Exception_SupervisorCall
when Exception_HypervisorCall
ec = 0x12;
ec = 0x18;
20
                                                                       assert from_32;
                                                 ec = 0x0E; i1 = '1';
21
22
23
24
25
            when Exception_SystemRegisterTrap ec = 0x18;
                                                                       assert !from_32;
            26
            when Exception_PCAlignment

**The DataAbort
27
28
            when Exception_DataAbort
when Exception_SPAlignment
                                                 ec = 0x24;
29
                                                  ec = 0x26; i1 = '1'; assert !from 32;
30
            when Exception_FPTrappedException ec = 0x28;
when Exception_CapabilityAccess ec = 0x29;
            when Exception_CapabilitySysRegTrap ec = 0x2A;
            33
34
35
                                                 ec = 0x32; i1 = '1';
            when Exception_SoftwareStep
36
            when Exception_Watchpoint
                                                 ec = 0x34; il = '1';
37
            when Exception_SoftwareBreakpoint ec = 0x38;
                                          ec = 0x3A; il = '1'; assert from_32;
Unreachable();
            when Exception_VectorCatch
            otherwise
40
41
       if ec IN \{0x20,0x24,0x30,0x32,0x34\} && target_el == PSTATE.EL then
            ec = ec + 1:
        if ec IN {0x11,0x12,0x13,0x28,0x38} && !from_32 then
        return (ec,il);
```

## 5.47 aarch64/exceptions/exceptions/AArch64.ReportException

```
AArch64.ReportException(ExceptionRecord exception, bits(2) target_el)
        Exception exceptype = exception.exceptype;
8
        (ec,il) = AArch64.ExceptionClass(exceptype, target_el);
10
        iss = exception.syndrome;
11
         / IL is not valid for Data Abort exceptions without valid instruction syndrome information
12
        if ec IN {0x24,0x25} && iss<24> == '0'
14
           il = '1';
15
16
        ESR[target_el] = ec<5:0>:il:iss;
17
18
       if exceptype IN {Exception_InstructionAbort, Exception_PCAlignment, Exception_DataAbort,
                   20
           FAR[target_el] = exception.vaddress;
21
22
           FAR[target_el] = bits(64) UNKNOWN;
23
24
       if target_el == EL2 then
25
           if exception.ipavalid then
               HPFAR_EL2<39:4> = exception.ipaddress<47:12>;
27
28
               HPFAR EL2<39:4> = bits(36) UNKNOWN;
29
```

## 5.48 aarch64/exceptions/exceptions/AArch64.ResetControlRegisters

```
1 // Resets System registers and memory-mapped control registers that have architecturally-defined
2 // reset values to those values.
3 AArch64.ResetControlRegisters(boolean cold_reset);
```

#### 5.49 aarch64/exceptions/exceptions/AArch64.TakeReset

```
// AArch64.TakeReset()
    // Reset into AArch64 state
3
   AArch64.TakeReset (boolean cold_reset)
        assert !HighestELUsingAArch32();
8
        // Enter the highest implemented Exception level in AArch64 state {\tt PSTATE.nRW} = {\tt '0';}
10
        if HaveEL(EL3) then
            PSTATE.EL = EL3;
12
        elsif HaveEL(EL2) then
13
            PSTATE.EL = EL2;
14
            PSTATE.EL = EL1:
15
16
17
        // Reset the system registers and other system components
        AArch64.ResetControlRegisters(cold_reset);
19
        20
                                      // Select stack pointer
21
22
                                        // All asynchronous exceptions masked
        PSTATE.SS = '0';
PSTATE.C64 = '0';
PSTATE.IL = '0';
23
                                        // Clear software step bit
24
                                        // Set default instruction set state
25
                                        // Clear Illegal Execution state bit
26
27
        // All registers, bits and fields not reset by the above pseudocode or by the BranchTo() call
        // below are UNKNOWN bitstrings after reset. In particular, the return information registers
29
        // ELR_ELx and SPSR_ELx have UNKNOWN values, so that it
        // is impossible to return from a reset in an architecturally defined way.
31
        AArch64.ResetGeneralRegisters();
32
        AArch64.ResetSIMDFPRegisters();
33
        AArch64.ResetSpecialRegisters();
34
        ResetExternalDebugRegisters(cold reset);
36
                                            // IMPLEMENTATION DEFINED reset vector
37
38
        if HaveEL(EL3) then
39
            rv = RVBAR_EL3;
        elsif HaveEL(EL2) then
```

```
rv = RVBAR_EL2;
else
rv = RVBAR_EL1;

// The reset vector must be correctly aligned
ssert IsZero(rv<63:PAMax()>) && IsZero(rv<1:0>);

BranchTo(rv, BranchType_RESET);
```

#### 5.50 aarch64/exceptions/ieeefp/AArch64.FPTrappedException

```
// AArch64.FPTrappedException()
3
    AArch64.FPTrappedException(boolean is_ase, integer element, bits(8) accumulated_exceptions)
        exception = ExceptionSyndrome(Exception_FPTrappedException);
        if is ase then
            if boolean IMPLEMENTATION_DEFINED "vector instructions set TFV to 1" then
                exception.syndrome<23> = '1';
8
10
                 exception.syndrome<23> = '0';
                                                                           // TFV
11
            exception.syndrome<23> = '1';
                                                                           // TFV
12
        exception.syndrome<10:8> = bits(3) UNKNOWN;
if exception.syndrome<23> == '1' then
                                                                           // VECITR
13
14
            exception.syndrome<7,4:0> = accumulated_exceptions<7,4:0>; // IDF,IXF,UFF,OFF,DZF,IOF
17
            exception.syndrome<7,4:0> = bits(6) UNKNOWN;
18
19
        route to el2 = EL2Enabled() && HCR EL2.TGE == '1';
20
21
        bits(64) preferred_exception_return = ThisInstrAddr();
22
        vect offset = 0x0;
23
24
25
        if UInt(PSTATE.EL) > UInt(EL1) then
            AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
26
        elsif route_to_el2 then
            AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
            AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
```

# 5.51 aarch64/exceptions/syscalls/AArch64.CallHypervisor

```
// AArch64.CallHypervisor()
    // Performs a HVC call
   AArch64.CallHypervisor(bits(16) immediate)
       assert HaveEL(EL2);
8
        SSAdvance();
       bits(64) preferred_exception_return = NextInstrAddr();
10
        vect_offset = 0x0;
11
12
        exception = ExceptionSyndrome(Exception_HypervisorCall);
        exception.syndrome<15:0> = immediate;
14
15
        if PSTATE.EL == EL3 then
16
            AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
        else
17
            AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
```

# 5.52 aarch64/exceptions/syscalls/AArch64.CallSecureMonitor

```
9
10     exception = ExceptionSyndrome(Exception_MonitorCall);
11     exception.syndrome<15:0> = immediate;
12
13     AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
```

### 5.53 aarch64/exceptions/syscalls/AArch64.CallSupervisor

```
// AArch64.CallSupervisor()
    // Calls the Supervisor
   AArch64.CallSupervisor(bits(16) immediate)
        route_to_el2 = PSTATE.EL == EL0 && EL2Enabled() && HCR_EL2.TGE == '1';
10
       bits(64) preferred_exception_return = NextInstrAddr();
        vect_offset = 0x0:
11
12
13
        exception = ExceptionSyndrome(Exception_SupervisorCall);
        exception.syndrome<15:0> = immediate;
15
16
        if UInt(PSTATE.EL) > UInt(EL1) then
            AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
17
        elsif route_to_el2 then
18
           AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
20
            AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
```

#### 5.54 aarch64/exceptions/takeexception/AArch64.TakeException

```
// AArch64.TakeException()
    // Take an exception to an Exception Level using AArch64.
    AArch64.TakeException(bits(2) target_el, ExceptionRecord exception,
         bits(64) preferred_exception_return, integer vect_offset)
assert HaveEL(target_el) && !ELUsingAArch32(target_el) && UInt(target_el) >= UInt(PSTATE.EL);
         sync_errors = HaveIESB() && SCTLR[].IESB == '1';
10
         if sync_errors && InsertIESBBeforeException(target_el) then
11
             SynchronizeErrors():
             iesb_req = FALSE;
12
13
             sync errors = FALSE;
             TakeUnmaskedPhysicalSErrorInterrupts(iesb_req);
15
16
        SynchronizeContext();
17
         // If coming from AArch32 state, the top parts of the X[] registers might be set to zero from _32 = UsingAArch32();
18
19
20
         if from_32 then AArch64.MaybeZeroRegisterUppers();
21
22
23
         if UInt(target_el) > UInt(PSTATE.EL) then
             boolean lower_32;
if target_el == EL3 then
24
25
                  if EL2Enabled() then
26
                      lower_32 = ELUsingAArch32(EL2);
27
28
29
                      lower_32 = ELUsingAArch32(EL1);
             elsif IsInHost() && PSTATE.EL == ELO && target_el == EL2 then
    lower_32 = ELUsingAArch32(ELO);
30
31
32
                  lower_32 = ELUsingAArch32(target_el - 1);
33
              vect_offset = vect_offset + (if lower_32 then 0x600 else 0x400);
34
         elsif PSTATE.SP == '1' && !IsInRestricted() then
35
36
             vect_offset = vect_offset + 0x200;
37
         spsr = GetPSRFromPSTATE();
39
40
         if !(exception.exceptype IN {Exception_IRQ, Exception_FIQ}) then
41
              AArch64.ReportException(exception, target_el);
42
        PSTATE.EL = target el;
```

```
PSTATE.nRW = '0';
        PSTATE.SP = '1';
46
47
48
49
         if IsAccessToCapabilitiesEnabledAtEL(PSTATE.EL) then
50
             CELR[] = CapSetValue(PCC, preferred_exception_return);
             ELR[] = preferred_exception_return;
53
54
55
         PSTATE.SS = '0';
        PSTATE.<D,A,I,F> = '11111';
PSTATE.IL = '0';
56
57
         if from_32 then
                                                         // Coming from AArch32
             PSTATE.IT = '00000000';
PSTATE.T = '0';
                                                         // PSTATE.J is RESO
59
60
        if (HavePANExt() && (PSTATE.EL == EL1 || (PSTATE.EL == EL2 && ELISInHost(EL0))) &&
        SCTLR[].SPAN == '0') then
PSTATE.PAN = '1';
if HaveUAOExt() then PSTATE.UAO = '0';
61
62
63
        if HaveSSBSExt() then PSTATE.SSBS = SCTLR[].DSSBS;
         if IsAccessToCapabilitiesEnabledAtEL(PSTATE.EL) then
             PSTATE.C64 = CCTLR[].C64E;
68
             Capability c = CVBAR[];
                        v = CapGetValue(c);
69
             bits(64)
             c = CapSetValue(c, v<63:11>:vect_offset<10:0>);
70
             BranchToCapability(c, BranchType_EXCEPTION);
72
73
74
75
             PSTATE.C64 = '0'
             BranchTo(VBAR[]<63:11>:vect_offset<10:0>, BranchType_EXCEPTION);
76
        if sync errors then
             SynchronizeErrors();
             iesb_req = TRUE;
             TakeUnmaskedPhysicalSErrorInterrupts(iesb_req);
80
        EndOfInstruction();
```

### 5.55 aarch64/exceptions/traps/AArch64.AArch32SystemAccessTrap

# 5.56 aarch64/exceptions/traps/AArch64.AArch32SystemAccessTrapSyndrome

```
// AArch64.AArch32SystemAccessTrapSyndrome()
 1
     // Returns the syndrome information for traps on AArch32 MCR, MCRR, MRC, MRRC, and VMRS, VMSR instructions,
     // other than traps that are due to HCPTR or CPACR.
    ExceptionRecord AArch64.AArch32SystemAccessTrapSyndrome(bits(32) instr, integer ec)
          ExceptionRecord exception;
         case ec of
10
              when 0 \times 0
                             exception = ExceptionSyndrome(Exception_Uncategorized);
                             exception = ExceptionSyndrome(Exception_CP15RTTrap);
exception = ExceptionSyndrome(Exception_CP15RRTTrap);
11
              when 0x3
12
              when 0x4
                             exception = ExceptionSyndrome (Exception_CF14RTTrap);
exception = ExceptionSyndrome (Exception_CF14RTTrap);
exception = ExceptionSyndrome (Exception_CF14DTTrap);
13
              when 0x5
14
              when 0x6
                             exception = ExceptionSyndrome(Exception_AdvSIMDFPAccessTrap);
              when 0x7
                             exception = ExceptionSyndrome(Exception_FPIDTrap);
              when 0x8
                              exception = ExceptionSyndrome(Exception_CP14RRTTrap);
17
              when 0xC
18
              otherwise
                             Unreachable();
```

```
bits(20) iss = Zeros();
22
       if exception.exceptype IN {Exception_FPIDTrap, Exception_CP14RTTrap, Exception_CP15RTTrap} then
23
              Trapped MRC/MCR, VMRS on FPSID
           24
25
26
               iss<13:10> = instr<19:16>;
28
               iss<4:1> = instr<3:0>;
29
30
               iss<19:17> = '000';
              iss<16:14> = '111';
iss<13:10> = instr<19:16>;
31
32
                                              // rea
33
              iss<4:1> = '0000';
           35
36
37
38
               iss<9:5> = bits(5) UNKNOWN;
39
              iss<9:5> = LookUpRIndex(UInt(instr<15:12>), PSTATE.M)<4:0>;
       elsif exception.exceptype IN {Exception_CP14RRTTrap, Exception_AdvSIMDFPAccessTrap,
             →Exception_CP15RRTTrap} then
42
           // Trapped MRRC/MCRR, VMRS/VMSR  
           iss<19:16> = instr<7:4>;
if instr<19:16> == '1111' then
                                           // opc1
43
                                          // Rt2==15
44
              iss<14:10> = bits(5) UNKNOWN;
47
               iss<14:10> = LookUpRIndex(UInt(instr<19:16>), PSTATE.M)<4:0>;
48
           if instr<15:12> == '1111' then
                                           // Rt==15
49
50
              iss<9:5> = bits(5) UNKNOWN;
51
           else
              iss<9:5> = LookUpRIndex(UInt(instr<15:12>), PSTATE.M)<4:0>;
                    = instr<3:0>;
53
54
       elsif exception.exceptype == Exception_CP14DTTrap then
55
           // Trapped LDC/STC
56
           iss<19:12 = instr<7:0>;
iss<4> = instr<23>;
iss<2:1> = instr<24,21>;
                                          // imm8
                                      // U
// P,W
           iss<9:5> = bits(5) UNKNOWN;
iss<3> = '1';
60
61
       elsif exception.exceptype == Exception_Uncategorized then
62
63
           // Trapped for unknown reason
           iss<9:5> = LookUpRIndex(UInt(instr<19:16>), PSTATE.M)<4:0>; // Rn
           iss<3>
66
67
       iss<0> = instr<20>;
                                          // Direction
68
       exception.syndrome<24:20> = ConditionSyndrome();
69
70
       exception.syndrome<19:0> = iss;
       return exception;
```

# 5.57 aarch64/exceptions/traps/AArch64.AdvSIMDFPAccessTrap

```
// AArch64.AdvSIMDFPAccessTrap()
3
    // Trapped access to Advanced SIMD or FP registers due to CPACR[].
   AArch64.AdvSIMDFPAccessTrap(bits(2) target_el)
6
       bits(64) preferred_exception_return = ThisInstrAddr();
        vect_offset = 0x0;
        route_to_el2 = (target_el == EL1 && EL2Enabled() && HCR_EL2.TGE == '1');
10
11
        if route to el2 then
            exception = ExceptionSyndrome(Exception_Uncategorized);
12
            AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
13
14
15
           exception = ExceptionSyndrome(Exception_AdvSIMDFPAccessTrap);
16
            exception.syndrome<24:20> = ConditionSyndrome();
17
            AArch64.TakeException(target_el, exception, preferred_exception_return, vect_offset);
18
    return;
```

### 5.58 aarch64/exceptions/traps/AArch64.CheckCP15InstrCoarseTraps

#### 5.59 aarch64/exceptions/traps/AArch64.CheckFPAdvSIMDEnabled

# 5.60 aarch64/exceptions/traps/AArch64.CheckFPAdvSIMDTrap

```
1
    // AArch64.CheckFPAdvSIMDTrap()
    // Check against CPTR_EL2 and CPTR_EL3.
    AArch64.CheckFPAdvSIMDTrap()
         if PSTATE.EL IN {EL0, EL1, EL2} && EL2Enabled() then
              // Check if access disabled in CPTR_EL2

if HaveVirtHostExt() && HCR_EL2.E2H == '1' then
8
10
                    case CPTR_EL2.FPEN of
                       when 'x0' disabled = !(PSTATE.EL == EL1 && HCR_EL2.TGE == '1');
when '01' disabled = (PSTATE.EL == EL0 && HCR_EL2.TGE == '1');
when '11' disabled = FALSE;
12
13
                   if disabled then AArch64.AdvSIMDFPAccessTrap(EL2);
14
15
              else
                   if CPTR_EL2.TFP == '1' then AArch64.AdvSIMDFPAccessTrap(EL2);
       if HaveEL(EL3) then
19
               // Check if access disabled in CPTR_EL3
20
              if CPTR_EL3.TFP == '1' then AArch64.AdvSIMDFPAccessTrap(EL3);
```

# 5.61 aarch64/exceptions/traps/AArch64.CheckForSMCUndefOrTrap

```
// Check for UNDEFINED or trap on SMC instruction

AArch64.CheckForSMCUndefOrTrap(bits(16) imm)
    route_to_el2 = PSTATE.EL == EL1 && EL2Enabled() && HCR_EL2.TSC == '1';

if !HaveEL(EL3) || PSTATE.EL == EL0 then
    UNDEFINED;

route_to_el2 = PSTATE.EL == EL1 && EL2Enabled() && HCR_EL2.TSC == '1';

if route_to_el2 = PSTATE.EL == EL1 && EL2Enabled() && HCR_EL2.TSC == '1';

if route_to_el2 then

bits(64) preferred_exception_return = ThisInstrAddr();

vect_offset = 0x0;
    exception = ExceptionSyndrome(Exception_MonitorCall);
    exception.syndrome<15:0> = imm;

AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
```

#### 5.62 aarch64/exceptions/traps/AArch64.CheckForWFxTrap

#### 5.63 aarch64/exceptions/traps/AArch64.CheckIllegalState

```
// AArch64.CheckIllegalState()
3
    // Check PSTATE.IL bit and generate Illegal Execution state exception if set.
   AArch64.CheckIllegalState()
        if PSTATE.IL == '1' then
           route_to_el2 = PSTATE.EL == ELO && EL2Enabled() && HCR_EL2.TGE == '1';
            bits(64) preferred_exception_return = ThisInstrAddr();
10
            vect_offset = 0x0;
11
12
            exception = ExceptionSyndrome(Exception_IllegalState);
13
            if UInt(PSTATE.EL) > UInt(EL1) then
                AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
            elsif route_to_el2 then
17
                AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
18
                AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
```

# 5.64 aarch64/exceptions/traps/AArch64.MonitorModeTrap

# 5.65 aarch64/exceptions/traps/AArch64.SystemAccessTrap

#### 5.66 aarch64/exceptions/traps/AArch64.SystemAccessTrapSyndrome

```
// AArch64.SystemAccessTrapSyndrome()
2
    // Returns the syndrome information for traps on AArch64 MSR/MRS instructions.
   ExceptionRecord AArch64.SystemAccessTrapSyndrome(bits(32) instr, integer ec)
        ExceptionRecord exception;
        case ec of
8
            when 0x0
                                                                           // Trapped access due to unknown
                 ⇔reason.
                exception = ExceptionSyndrome(Exception_Uncategorized);
10
                                                                           // Trapped access to SVE, Advance
            when 0x7
                →SIMD&FP system register.
11
                exception = ExceptionSyndrome(Exception_AdvSIMDFPAccessTrap);
                exception.syndrome<24:20> = ConditionSyndrome();
13
            when 0x18
                                                                           // Trapped access to system register
                 →or system instruction.
14
                exception = ExceptionSyndrome(Exception_SystemRegisterTrap);
15
                instr = ThisInstr();
                exception.syndrome<21:20> = instr<20:19>;
17
                exception.syndrome<19:17> = instr<7:5>;
                                                                     // Op1
                exception.syndrome<16:14> = instr<18:16>;
18
                exception.syndrome<13:10> = instr<15:12>;
19
                                                                     // CRn
                exception.syndrome<9:5> = instr<4:0>;
exception.syndrome<4:1> = instr<11:8>;
20
                                                                     // Rt
21
                                                                    // CRm
                exception.syndrome<0> = instr<21>;
                                                                     // Direction
23
                                             // Trapped access to 64-bit System register which is part of
            when 0x29
               \hookrightarrowCapability functionality
24
25
            when 0x2a
                 →system register
                exception = ExceptionSyndrome(Exception_CapabilitySysRegTrap);
27
                instr = ThisInstr();
                exception.syndrome<21:20> = '1':instr<19>;
28
29
                exception.syndrome<19:17> = instr<7:5>;
30
                exception.syndrome<16:14> = instr<18:16>;
                                                                     // Op1
                exception.syndrome<13:10> = instr<15:12>;
                                                                    // CRn
31
                exception.syndrome<9:5> = instr<1::12;
exception.syndrome<4:1> = instr<11:8>;
exception.syndrome<0> = instr<20>;
33
                                                                    // CRm
34
                                                                    // Direction
35
            otherwise
36
                Unreachable():
37
        return exception;
```

# 5.67 aarch64/exceptions/traps/AArch64.UndefinedFault

```
15 AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
16 else
17 AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
```

#### 5.68 aarch64/exceptions/traps/AArch64.WFxTrap

```
// AArch64.WFxTrap()
2
3
    AArch64.WFxTrap(bits(2) target_el, boolean is_wfe)
        assert UInt(target_el) > UInt(PSTATE.EL);
6
        bits(64) preferred_exception_return = ThisInstrAddr();
        vect_offset = 0x0;
10
        exception = ExceptionSyndrome(Exception_WFxTrap);
        exception.syndrome<24:20> = ConditionSyndrome();
exception.syndrome<0> = if is_wfe then '1' else '0';
11
12
13
        if target_el == EL1 && EL2Enabled() && HCR_EL2.TGE == '1' then
15
             AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
16
        else
            AArch64.TakeException(target_el, exception, preferred_exception_return, vect_offset);
```

#### 5.69 aarch64/exceptions/traps/CapabilityAccessTrap

# 5.70 aarch64/exceptions/traps/CheckCapabilitiesEnabled

```
// CheckCapabilitiesEnabled()
2
    CheckCapabilitiesEnabled()
         if PSTATE.EL IN {ELO, EL1} then
              case CPACR_EL1.CEN of
                  when 'x0' disabled = TRUE;
when '01' disabled = PSTATE.EL == ELO;
when '11' disabled = FALSE;
 8
10
11
              // Special case when CPACR_EL1.CEN does not cause traps
if HaveEL(EL2) && !IsSecure() && HCR_EL2.E2H == '1' && HCR_EL2.TGE == '1' then
13
14
                   disabled = FALSE;
15
              if disabled then
16
                  if HaveEL(EL2) && HCR_EL2.TGE == '1' then
17
                       CapabilityAccessTrap(EL2);
19
20
21
                       CapabilityAccessTrap(EL1);
22
         // Also check against CPTR_EL2 and CPTR_EL3
23
         if HaveEL(EL2) && !IsSecure() then
24
              if HCR_EL2.E2H == '1' then
25
                   case CPTR_EL2.CEN of
                      when 'x0' disabled = (PSTATE.EL IN {EL0, EL1, EL2});
when '01' disabled = (PSTATE.EL == EL0 && HCR_EL2.TGE == '1');
when '11' disabled = FALSE;
26
27
28
                  if disabled then CapabilityAccessTrap(EL2);
```

```
31     if CPTR_EL2.TC == '1' then CapabilityAccessTrap(EL2);
32     if HaveEL(EL3) then
34         if CPTR_EL3.EC == '0' then CapabilityAccessTrap(EL3);
35     return;
```

#### 5.71 aarch64/exceptions/traps/CheckFPAdvSIMDEnabled64

### 5.72 aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL0

#### 5.73 aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL1

# 5.74 aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL2

# 5.75 aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL3

```
5 boolean IsAccessToCapabilitiesDisabledAtEL3()
6 return HaveEL(EL3) && CPTR_EL3.EC == '0';
```

#### 5.76 aarch64/exceptions/traps/IsAccessToCapabilitiesEnabledAtEL

#### 5.77 aarch64/exceptions/traps/lsInC64

```
1  // IsInC64()
2  // =======
3  // Return whether the current instruction set is C64
4
5 boolean IsInC64()
6  return PSTATE.C64 == '1';
```

### 5.78 aarch64/exceptions/traps/IsTagSettingDisabled

```
// IsTagSettingDisabled()
2
   // Check if instructions that explicitly set capability tags are disabled
   boolean IsTagSettingDisabled()
       if PSTATE.EL == ELO || PSTATE.EL == EL1 then
8
           if (EL2Enabled() && !ELUsingAArch32(EL2) && CHCR_EL2.SETTAG == '1') then
               return TRUE;
10
            elsif (HaveEL(EL3) && !ELUsingAArch32(EL3) && CSCR_EL3.SETTAG == '1') then
               return TRUE;
        elsif PSTATE.EL == EL2 then
           if HaveEL(EL3) && !ELUsingAArch32(EL3) && CSCR_EL3.SETTAG == '1' then
               return TRUE;
15
       return FALSE;
```

# 5.79 aarch64/exceptions/traps/TargetELForCapabilityExceptions

```
// TargetELForCapabilityExceptions()
3
    \ensuremath{//} Return the target exception level to which capability-related exceptions are routed
   bits(2) TargetELForCapabilityExceptions()
        bits(2) lowest el;
        if HighestEL() == EL1 || !IsAccessToCapabilitiesDisabledAtEL1() then
            if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
8
9
                lowest_el = EL2;
10
            else
                lowest el = EL1;
11
        elsif HighestEL() == EL2 || (!IsAccessToCapabilitiesDisabledAtEL2() && EL2Enabled()) then
12
            lowest_el = EL2;
14
15
            lowest_el = EL3;
16
        if UInt(lowest el) < UInt(PSTATE.EL) then</pre>
17
18
            return PSTATE.EL;
19
            return lowest el;
```

#### 5.80 aarch64/functions/aborts/AArch64.CreateFaultRecord

```
// AArch64.CreateFaultRecord()
2
    FaultRecord AArch64.CreateFaultRecord(Fault statuscode, bits(48) ipaddress,
                                                 integer level, AccType acctype, boolean write, bit extflag,
                                                 bits(2) errortype, boolean secondstage, boolean s2fs1walk)
         FaultRecord fault;
         fault.statuscode = statuscode;
         fault.domain = bits(4) UNKNOWN; // Not used from AArch64 fault.debugmoe = bits(4) UNKNOWN; // Not used from AArch64
10
11
         fault.errortype = errortype;
fault.ipaddress = ipaddress;
12
14
         fault.level = level;
15
         fault.acctype = acctype;
16
         fault.write = write;
         fault.extflag = extflag;
17
         fault.secondstage = secondstage;
         fault.s2fs1walk = s2fs1walk;
20
         return fault;
```

#### 5.81 aarch64/functions/aborts/AArch64.FaultSyndrome

```
// AArch64.FaultSyndrome()
 2
3
    // Creates an exception syndrome value for Abort and Watchpoint exceptions taken to
    // an Exception Level using AArch64.
    bits(25) AArch64.FaultSyndrome(boolean d_side, FaultRecord fault)
         assert fault.statuscode != Fault_None;
        bits(25) iss = Zeros();
10
        if HaveRASExt() && IsExternalSyncAbort(fault) then iss<12:11> = fault.errortype; // SET
        if d side then
11
             if IsSecondStage(fault) && !fault.s2fslwalk then iss<24:14> = LSInstructionSyndrome();
12
             if fault.acctype IN {AccType_DC, AccType_DC_UNPRIV, AccType_IC, AccType_AT} then
  iss<8> = '1'; iss<6> = '1';
13
14
15
                 iss<6> = if fault.write then '1' else '0';
16
        if IsExternalAbort(fault) then iss<9> = fault.extflag;
iss<7> = if fault.s2fslwalk then '1' else '0';
17
         iss<5:0> = EncodeLDFSC(fault.statuscode, fault.level);
21
         return iss;
```

#### 5.82 aarch64/functions/exclusive/AArch64.ExclusiveMonitorsPass

```
// AArch64.ExclusiveMonitorsPass()
    // Return TRUE if the Exclusives monitors for the current PE include all of the addresses
    // associated with the virtual address region of size bytes starting at address.
   // The immediately following memory write must be to the same addresses.
   boolean AArch64.ExclusiveMonitorsPass(bits(64) address, integer size)
10
        // It is IMPLEMENTATION DEFINED whether the detection of memory aborts happens
11
        \ensuremath{//} before or after the check on the local Exclusives monitor. As a result a failure
12
        // of the local monitor can occur on some implementations even if the memory
13
        // access would give an memory abort.
14
15
       acctype = AccType_ATOMIC;
16
       iswrite = TRUE;
17
       aligned = (address == Align(address, size));
18
19
       if !aligned then
            secondstage = FALSE;
20
21
            AArch64.Abort (address, AArch64.AlignmentFault (acctype, iswrite, secondstage));
    passed = AArch64.IsExclusiveVA(address, ProcessorID(), size);
```

```
if !passed then
            return FALSE;
        memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, aligned, size);
27
28
        // Check for aborts or debug exceptions
29
       if IsFault (memaddrdesc) then
30
           AArch64.Abort (address, memaddrdesc.fault);
       passed = IsExclusiveLocal(memaddrdesc.paddress, ProcessorID(), size);
33
       ClearExclusiveLocal(ProcessorID());
34
35
        if passed then
36
            if memaddrdesc.memattrs.shareable then
                passed = IsExclusiveGlobal (memaddrdesc.paddress, ProcessorID(), size);
39
       return passed;
```

#### 5.83 aarch64/functions/exclusive/AArch64.lsExclusiveVA

#### 5.84 aarch64/functions/exclusive/AArch64.MarkExclusiveVA

```
// Optionally record an exclusive access to the virtual address region of size bytes
// starting at address for processorid.
AArch64.MarkExclusiveVA(bits(64) address, integer processorid, integer size);
```

#### 5.85 aarch64/functions/exclusive/AArch64.SetExclusiveMonitors

```
// AArch64.SetExclusiveMonitors()
    // Sets the Exclusives monitors for the current PE to record the addresses associated
    // with the virtual address region of size bytes starting at address.
   AArch64.SetExclusiveMonitors(bits(64) address, integer size)
        acctype = AccType_ATOMIC;
        iswrite = FALSE;
aligned = (address == Align(address, size));
10
11
        memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, aligned, size);
12
13
14
        // Check for aborts or debug exceptions
        if IsFault (memaddrdesc) then
16
            return;
17
18
        if memaddrdesc.memattrs.shareable then
            MarkExclusiveGlobal(memaddrdesc.paddress, ProcessorID(), size);
20
21
        MarkExclusiveLocal(memaddrdesc.paddress, ProcessorID(), size);
22
        AArch64.MarkExclusiveVA(address, ProcessorID(), size);
```

# 5.86 aarch64/functions/fusedrstep/FPRSqrtStepFused

```
bits(N) result;
         op1 = FPNeg(op1);
         (type1, sign1, value1) = FPUnpack(op1, FPCR);
         (type2, sign2, value2) = FPUnpack(op2, FPCR);
         (done, result) = FPProcessNaNs(type1, type2, op1, op2, FPCR);
11
        if !done then
             inf1 = (type1 == FPType_Infinity);
12
             inf2 = (type2 == FPType_Infinity);
13
             zero1 = (type1 == FPType_Zero);
             zero2 = (type2 == FPType_Zero);
16
             if (inf1 && zero2) || (zero1 && inf2) then
             result = FPOnePointFive('0');
elsif inf1 || inf2 then
17
18
19
                 result = FPInfinity(sign1 EOR sign2);
                  // Fully fused multiply-add and halve
22
                  result_value = (3.0 + (value1 * value2)) / 2.0;
23
                  if result_value == 0.0 then
24
                      // Sign of exact zero result depends on rounding mode
sign = if FPRoundingMode(FPCR) == FPRounding_NEGINF then '1' else '0';
                      result = FPZero(sign);
                      result = FPRound(result_value, FPCR);
         return result;
```

#### 5.87 aarch64/functions/fusedrstep/FPRecipStepFused

```
// FPRecipStepFused()
    bits(N) FPRecipStepFused(bits(N) op1, bits(N) op2)
         assert N IN {16, 32, 64};
         bits(N) result;
         op1 = FPNeg(op1);
          (type1, sign1, value1) = FPUnpack(op1, FPCR);
(type2, sign2, value2) = FPUnpack(op2, FPCR);
 8
10
          (done, result) = FPProcessNaNs(type1, type2, op1, op2, FPCR);
11
         if !done then
              inf1 = (type1 == FPType_Infinity);
inf2 = (type2 == FPType_Infinity);
12
              zero1 = (type1 == FPType_Zero);
zero2 = (type2 == FPType_Zero);
15
              if (inf1 && zero2) || (zero1 && inf2) then
  result = FPTwo('0');
16
17
              elsif inf1 || inf2 then
18
                   result = FPInfinity(sign1 EOR sign2);
20
              else
21
22
                    // Fully fused multiply-add
                   result_value = 2.0 + (value1 * value2);
if result_value == 0.0 then
23
                        // Sign of exact zero result depends on rounding mode
                         sign = if FPRoundingMode(FPCR) == FPRounding_NEGINF then '1' else '0';
                         result = FPZero(sign);
27
                    else
28
                         result = FPRound(result_value, FPCR);
         return result:
```

# 5.88 aarch64/functions/memory/AArch64.CheckAlignment

```
15 AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
16
17 return aligned;
```

### 5.89 aarch64/functions/memory/AArch64.MemSingle

```
// AArch64.MemSingle[] - non-assignment (read) form
 1
 3
    // Perform an atomic, little-endian read of 'size' bytes.
    bits(size*8) AArch64.MemSingle[bits(64) address, integer size, AccType acctype, boolean wasaligned]
        assert size IN {1, 2, 4, 8, 16};
assert address == Align(address, size);
6
8
         AddressDescriptor memaddrdesc;
10
        bits(size*8) value;
        iswrite = FALSE;
12
         // MMU or MPU
13
        memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, wasaligned, size);
14
15
           Check for aborts or debug exceptions
        if IsFault(memaddrdesc) then
17
             AArch64.Abort(address, memaddrdesc.fault);
18
19
        //\ {\tt Memory\ array\ access}
        accdesc = CreateAccessDescriptor(acctype);
value = _Mem[memaddrdesc, size, accdesc];
20
21
22
         return value;
23
24
    // AArch64.MemSingle[] - assignment (write) form
25
26
    // Perform an atomic, little-endian write of 'size' bytes.
27
28
    AArch64.MemSingle[bits(64) address, integer size, AccType acctype, boolean wasaligned] = bits(size*8) value
29
         assert size IN {1, 2, 4, 8, 16};
30
         assert address == Align(address, size);
31
32
         AddressDescriptor memaddrdesc;
33
        iswrite = TRUE;
35
         // MMU or MPU
36
        memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, wasaligned, size);
37
38
         // Check for aborts or debug exceptions
39
        if IsFault (memaddrdesc) then
            AArch64.Abort (address, memaddrdesc.fault);
41
42
         // Effect on exclusives
43
        if memaddrdesc.memattrs.shareable then
44
             ClearExclusiveByAddress(memaddrdesc.paddress, ProcessorID(), size);
45
         // Memory array access
47
         accdesc = CreateAccessDescriptor(acctype);
48
         _Mem[memaddrdesc, size, accdesc] = value;
        return:
```

# 5.90 aarch64/functions/memory/AArch64.TaggedMemSingle

```
// AArch64.TaggedMemSingle[] - non-assignment (read) form
2
    // Perform an atomic, little-endian read of 'size' bytes with capability tags.
    (bits(size DIV 16), bits(size*8)) AArch64.TaggedMemSingle(bits(64) address, integer size, AccType acctype,
5
         →boolean wasaligned)
        assert size IN {16, 32};
        assert address == Align(address, 16);
8
        AddressDescriptor memaddrdesc;
10
        bits(size*8) value;
bits(size DIV 16) tags;
11
12
        iswrite = FALSE;
13
14
15
        memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, wasaligned, size);
```

```
// Check for aborts or debug exceptions
18
        if IsFault (memaddrdesc) then
            AArch64.Abort (address, memaddrdesc.fault);
20
21
22
        // Device memory locations marked as faulting loads of valid capabilities
        // will fault and will not read the memory location.
if memaddrdesc.memattrs.memtype == MemType_Device then
23
            CheckLoadTagsPermission(memaddrdesc, acctype);
25
26
        accdesc = CreateAccessDescriptor(acctype);
27
28
        // Memory array access
29
        if memaddrdesc.memattrs.readtagzero then
            value = _ReadMem(memaddrdesc, size, accdesc);
tags = Zeros(size DIV 16);
30
31
32
33
             (tags, value) = _ReadTaggedMem(memaddrdesc, size, accdesc);
34
35
            if tags != Zeros(size DIV 16) then
36
                 CheckLoadTagsPermission(memaddrdesc, acctvpe);
        return (tags, value);
39
40
    // AArch64.TaggedMemSingle[] - assignment (write) form
41
42
    // Perform an atomic, little-endian write of 'size' bytes with capability tags.
44
    AArch64.TaggedMemSingle(bits(64) address, integer size, AccType acctype, boolean wasaligned, bits(size DIV
         →16) tags, bits(size*8) value)
        assert size IN {16, 32};
45
        assert address == Align(address, 16);
46
47
48
        AddressDescriptor memaddrdesc;
        iswrite = TRUE;
50
51
        \ensuremath{//} MMU or MPU
52
        boolean valid_cap = (tags != Zeros(size DIV 16));
53
        memaddrdesc = AArch64.TranslateAddressWithTag(address, acctype, iswrite, wasaligned, size, valid_cap);
54
         // Check for aborts or debug exceptions
        if IsFault(memaddrdesc) then
57
             AArch64.Abort(address, memaddrdesc.fault);
58
59
        // Effect on exclusives
60
        if memaddrdesc.memattrs.shareable then
            ClearExclusiveByAddress(memaddrdesc.paddress, ProcessorID(), size);
63
        accdesc = CreateAccessDescriptor(acctype);
64
65
        if tags != Zeros(size DIV 16) then
66
            CheckStoreTagsPermission(memaddrdesc, acctype);
67
        // Memory array access
69
         _WriteTaggedMem(memaddrdesc, size, accdesc, tags, value);
        return:
```

# 5.91 aarch64/functions/memory/AArch64.TranslateAddressForAtomicAccess

```
// AArch64.TranslateAddressForAtomicAccess()
    // Performs an alignment check for atomic memory operations.
    // Also translates 64-bit Virtual Address into Physical Address.
   AddressDescriptor AArch64.TranslateAddressForAtomicAccess(bits(64) address, integer sizeinbits)
        boolean iswrite = FALSE;
        size = sizeinbits DIV 8;
10
        assert size IN {1, 2, 4, 8, 16};
11
       aligned = AArch64.CheckAlignment(address, size, AccType_ATOMICRW, iswrite);
12
13
14
        // MMU or MPU lookup
       memaddrdesc = AArch64.TranslateAddress(address, AccType_ATOMICRW, iswrite, aligned, size);
16
17
        // Check for aborts or debug exceptions
18
        if IsFault (memaddrdesc) then
19
           AArch64.Abort (address, memaddrdesc.fault);
20
    // Effect on exclusives
```

#### 5.92 aarch64/functions/memory/CapabilityTag

```
1
    // CapabilityTag() - non-assignment (read) form
    // Reads a single capability tag from memory
    bits(1) AArch64.CapabilityTag(bits(64) address, AccType acctype)
        boolean iswrite = FALSE;
        CheckCapabilityAlignment(address, acctype, iswrite);
8
10
        AddressDescriptor memaddrdesc;
        // MMU or MPU
12
13
        boolean wasaligned = TRUE;
14
        memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, wasaligned, CAPABILITY_DBYTES DIV 8);
15
16
         // Check for aborts or debug exceptions
17
        if IsFault(memaddrdesc) then
18
            AArch64.Abort (address, memaddrdesc.fault);
19
        // Device memory locations marked as faulting loads of valid capabilities // will fault and will not read the memory location.
20
21
22
        if memaddrdesc.memattrs.memtype == MemType_Device then
23
            CheckLoadTagsPermission (memaddrdesc, acctype);
24
25
26
        accdesc = CreateAccessDescriptor(acctype);
27
        bits(1) tag;
        if memaddrdesc.memattrs.readtagzero then
29
            tag = '0';
30
31
32
            bits(48) paddress = memaddrdesc.paddress.address;
33
            assert paddress == Align(paddress, CAPABILITY_DBYTES);
34
            tag = _ReadTags(memaddrdesc, 1, accdesc);
36
            if tag == '1' then
37
                 CheckLoadTagsPermission(memaddrdesc, acctype);
38
39
        return tag:
40
41
    // CapabilityTag() - assignment (write) form
42
43
    // Writes a single capability tag from memory
44
45
    AArch64.CapabilityTag[bits(64) address, AccType acctype] = bits(1) tag
46
47
        boolean iswrite = TRUE;
48
        CheckCapabilityAlignment(address, acctype, iswrite);
49
50
        AddressDescriptor memaddrdesc;
51
        boolean wasaligned = TRUE;
52
53
         // MMU or MPU
54
        boolean valid_cap = (tag == '1');
55
        memaddrdesc = AArch64.TranslateAddressWithTag(address, acctype, iswrite, wasaligned,
             56
57
        // Check for aborts or debug exceptions
        if IsFault(memaddrdesc) then
59
            AArch64.Abort (address, memaddrdesc.fault);
60
61
         // Effect on exclusives
62
        \textbf{if} \ \texttt{memaddrdesc.memattrs.shareable} \ \textbf{then}
            {\tt ClearExclusiveByAddress\,(memaddrdesc.paddress,\ ProcessorID\,()\,,\ CAPABILITY\_DBYTES)\,;}
63
64
        accdesc = CreateAccessDescriptor(acctype);
67
        bits(48) paddress = memaddrdesc.paddress.address;
68
69
        assert paddress == Align(paddress, CAPABILITY_DBYTES);
70
        if tag == '1' then
```

```
72 CheckStoreTagsPermission(memaddrdesc, acctype);
73
74 _WriteTags(memaddrdesc, 1, tag, accdesc);
75
76 return;
```

### 5.93 aarch64/functions/memory/CheckSPAlignment

#### 5.94 aarch64/functions/memory/Mem

```
constant integer CAPABILITY_DBYTES = 16;
    constant integer LOG2_CAPABILITY_DBYTES = 4;
4
    // Mem[] - non-assignment (read) form
    // Perform a read of 'size' bytes. The access byte order is reversed for a biq-endian access.
    // Instruction fetches would call AArch64.MemSingle directly.
    bits(size*8) Mem[bits(64) address, integer size, AccType acctype]
10
        assert size IN {1, 2, 4, 8, 16};
11
        bits(size * 8) value;
12
        boolean iswrite = FALSE;
13
14
        aligned = AArch64.CheckAlignment(address, size, acctype, iswrite);
15
        if size != 16 || !(acctype IN {AccType_VEC, AccType_VECSTREAM}) then
16
            atomic = aligned;
17
        else
             // 128-bit SIMD&FP loads are treated as a pair of 64-bit single-copy atomic accesses
18
19
             // 64-bit aligned.
20
            atomic = address == Align(address, 8);
21
22
        if !atomic then
23
            assert size > 1;
24
            value<7:0> = AArch64.MemSingle[address, 1, acctype, aligned];
             // For subsequent bytes it is CONSTRAINED UNPREDICTABLE whether an unaligned Device memory
             // access will generate an Alignment Fault, as to get this far means the first byte did
28
             // not, so we must be changing to a new translation page.
29
            if !aligned then
30
                 c = ConstrainUnpredictable (Unpredictable_DEVPAGE2);
                 assert c IN {Constraint_FAULT, Constraint_NONE};
31
                 if c == Constraint_NONE then aligned = TRUE;
33
34
            for i = 1 to size-1
35
                 value < 8 * i + 7 : 8 * i > = AArch64.MemSingle[address+i, 1, acctype, aligned];
        elsif size == 16 && acctype IN {AccType_VEC, AccType_VECSTREAM} then
  value<63:0> = AArch64.MemSingle[address, 8, acctype, aligned];
36
37
38
            value<127:64> = AArch64.MemSingle[address+8, 8, acctype, aligned];
40
            value = AArch64.MemSingle[address, size, acctype, aligned];
41
42
        if BigEndian() then
43
            value = BigEndianReverse(value);
        return value;
45
46
    // Mem[] - assignment (write) form
47
48
    \ensuremath{//} Perform a write of 'size' bytes. The byte order is reversed for a big-endian access.
```

```
Mem[bits(64) address, integer size, AccType acctype] = bits(size*8) value
          boolean iswrite = TRUE;
52
53
          if BigEndian() then
54
              value = BigEndianReverse(value);
55
          aligned = AArch64.CheckAlignment(address, size, acctype, iswrite);
if size != 16 | | !(acctype IN {AccType_VEC, AccType_VECSTREAM}) then
56
57
 58
              atomic = aligned;
59
              // 128-bit SIMD&FP stores are treated as a pair of 64-bit single-copy atomic accesses
60
               // 64-bit aligned.
61
              atomic = address == Align(address, 8);
62
63
64
          if !atomic then
65
               assert size > 1;
66
              AArch64.MemSingle[address, 1, acctype, aligned] = value<7:0>;
67
               // For subsequent bytes it is CONSTRAINED UNPREDICTABLE whether an unaligned Device memory
68
              // access will generate an Alignment Fault, as to get this far means the first byte did
69
70
                // not, so we must be changing to a new translation page.
71
               if !aligned then
72
73
74
                    c = ConstrainUnpredictable(Unpredictable_DEVPAGE2);
                   assert c IN {Constraint_FAULT, Constraint_NONE};
if c == Constraint_NONE then aligned = TRUE;
75
76
              for i = 1 to size-1
77
                    AArch64.MemSingle[address+i, 1, acctype, aligned] = value<8*i+7:8*i>;
          elsif size == 16 && acctype IN {AccType_VEC, AccType_VECSTREAM} then
   AArch64.MemSingle[address, 8, acctype, aligned] = value<63:0>;
   AArch64.MemSingle[address+8, 8, acctype, aligned] = value<127:64>;
78
79
80
81
          else
82
              AArch64.MemSingle[address, size, acctype, aligned] = value;
83
          return:
84
85
     CheckCapabilityAlignment(bits(64) address, AccType acctype, boolean iswrite)
86
          if (address != Align(address, CAPABILITY_DBYTES)) then
87
88
               secondstage = FALSE;
89
               AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
90
91
     CheckCapabilityStorePairAlignment(bits(64) address, AccType acctype, boolean iswrite)
92
93
          boolean atomic = (acctype == AccType_ATOMIC) || (acctype == AccType_ORDEREDATOMIC);
94
          integer size = if atomic then CAPABILITY_DBYTES*2 else CAPABILITY_DBYTES;
95
96
          if (address != Align(address, size)) then
97
               secondstage = FALSE;
98
              AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
99
100
     Capability MemC[bits(64) address, AccType acctype]
          boolean iswrite = FALSE;
bits(8*CAPABILITY_DBYTES) data;
101
102
103
          bits(CAPABILITY_DBYTES DIV 16) tag;
104
          Capability cap;
105
106
          CheckCapabilityAlignment(address, acctype, iswrite);
(tag, data) = AArch64.TaggedMemSingle(address, CAPABILITY_DBYTES, acctype, TRUE);
107
108
109
          cap = CapabilityFromData(CAPABILITY_DBITS, tag<0>, data<CAPABILITY_DBITS-1:0>);
110
111
          return cap;
112
     MemC[bits(64) address, AccType acctype] = Capability value
boolean iswrite = TRUE;
113
114
115
          bits(CAPABILITY_DBITS) data;
116
          bits(CAPABILITY_DBYTES DIV 16) tag;
117
          (tag<0>, data) = DataFromCapability(CAPABILITY_DBITS, value);
118
119
          CheckCapabilityAlignment(address, acctype, iswrite);
AArch64.TaggedMemSingle(address, CAPABILITY_DBYTES, acctype, TRUE, tag, data<CAPABILITY_DBYTES*8-1:0>);
120
121
122
123
     // At the time of writing, array form doesn't support tuple assignment
124
125
     (Capability, Capability) MemCP(bits(64) address, AccType acctype)
126
          boolean iswrite = FALSE;
          integer size = CAPABILITY_DBYTES*2;
127
128
          bits(8*size) data;
129
          bits(size DIV 16) tags;
130
          Capability cap1;
131
          Capability cap2;
```

```
CheckCapabilityAlignment(address, acctype, iswrite);
134
          (tags, data) = AArch64.TaggedMemSingle(address, size, acctype, TRUE);
135
          bits(CAPABILITY_DBITS) data1 = data<CAPABILITY_DBITS-1:0>;
bits(CAPABILITY_DBITS) data2 = data<(CAPABILITY_DBITS*2)-1:CAPABILITY_DBITS>;
136
137
          cap1 = CapabilityFromData(CAPABILITY_DBITS, tags<0>, data1);
138
          cap2 = CapabilityFromData(CAPABILITY_DBITS, tags<1>, data2);
139
140
141
          return (cap1, cap2);
142
     MemCP (bits(64) address, AccType acctype, Capability value1, Capability value2)
boolean iswrite = TRUE;
143
144
          integer size = CAPABILITY_DBYTES*2;
bits(size DIV 16) tags;
145
147
          bits(8*size) data;
148
          (tags<0>, data<CAPABILITY_DBITS-1:0>)
149
                                                                            = DataFromCapability(CAPABILITY_DBITS,
               \hookrightarrow value1);
150
          (tags<1>, data<(CAPABILITY_DBITS*2)-1:CAPABILITY_DBITS>) = DataFromCapability(CAPABILITY_DBITS,
                →value2);
151
          CheckCapabilityStorePairAlignment(address, acctype, iswrite);
152
153
          AArch64.TaggedMemSingle(address, size, acctype, TRUE, tags, data);
154
155
     constant integer CAPABILITY DBITS = CAPABILITY DBYTES * 8;
```

#### 5.95 aarch64/functions/memory/MemAtomic

```
// MemAtomic()
2
    // Performs load and store memory operations for a given virtual address.
    bits(size) MemAtomic(VirtualAddress base, MemAtomicOp op, bits(size) value, AccType ldacctype, AccType

→stacctype)

 6
         bits(64) address = VAddress(base);
         VACheckAddress(base, address, size DIV 8, CAP_PERM_LOAD, ldacctype);
         VACheckAddress(base, address, size DIV 8, CAP_PERM_STORE, stacctype);
 8
        bits(size) newvalue;
         memaddrdesc = AArch64.TranslateAddressForAtomicAccess(address, size);
         ldaccdesc = CreateAccessDescriptor(ldacctype);
         staccdesc = CreateAccessDescriptor(stacctype);
12
13
        // All observers in the shareability domain observe the // following load and store atomically.
14
15
         oldvalue = _Mem[memaddrdesc, size DIV 8, ldaccdesc];
17
         if BigEndian() then
18
            oldvalue = BigEndianReverse(oldvalue);
19
20
        case op of
21
             when MemAtomicOp_BIC
                                      newvalue = oldvalue AND NOT(value);
                                     newvalue = oldvalue EOR value;
23
             when MemAtomicOp_EOR
             when MemAtomicOp_ORR
when MemAtomicOp_SMAX
when MemAtomicOp_SMIN
when MemAtomicOp_SMIN
newvalue = if SInt(oldvalue) > SInt(value) then oldvalue else value;
when MemAtomicOp_SMIN
newvalue = if SInt(oldvalue) > SInt(value) then value else oldvalue;
24
25
26
             when MemAtomicOp_UMAX newvalue = if UInt(oldvalue) > UInt(value) then oldvalue else value;
27
             when MemAtomicop_UMIN newvalue = if UInt(oldvalue) > UInt(value) then value else oldvalue;
28
29
                                      newvalue = value;
             when MemAtomicOp_SWP
30
31
        if BigEndian() then
32
            newvalue = BigEndianReverse(newvalue);
33
         _Mem[memaddrdesc, size DIV 8, staccdesc] = newvalue;
         // Load operations return the old (pre-operation) value
36
         return oldvalue;
```

# 5.96 aarch64/functions/memory/MemAtomicC

```
// MemAtomicC()
3
   // Performs load capability and store capability memory operations for a given virtual address.
  Capability MemAtomicC(bits(64) address, MemAtomicOp op, Capability value, AccType ldacctype, AccType
        →stacctvpe)
```

```
memaddrdesc = AArch64.TranslateAddressForAtomicAccess(address, CAPABILITY_DBYTES*8);
        ldaccdesc = CreateAccessDescriptor(ldacctype);
8
        staccdesc = CreateAccessDescriptor(stacctype);
        // All observers in the shareability domain observe the
11
        // following load and store atomically.
12
13
         // Check of SC
        integer size = CAPABILITY_DBYTES;
16
        // This is only used for Cap_SWP instruction in Morello
        assert(op == MemAtomicOp_SWP);
bits(8*size) newdata;
17
18
19
        bits(size DIV 16) newtag;
20
        (newtag<0>, newdata) = DataFromCapability(8*size, value);
21
        if newtag != Zeros(size DIV 16) then
22
             CheckStoreTagsPermission(memaddrdesc, stacctype);
23
24
        // Device memory locations marked as faulting loads of valid capabilities // will fault and will not read the memory location.
25
26
        if memaddrdesc.memattrs.memtype == MemType_Device then
27
            CheckLoadTagsPermission(memaddrdesc, ldacctype);
28
29
         // Memory array access
30
        bits(8 * size) olddata;
        bits(size DIV 16) oldtag;
31
32
        if memaddrdesc.memattrs.readtagzero then
33
            olddata = _ReadMem(memaddrdesc, size, ldaccdesc);
34
             oldtag = Zeros(size DIV 16);
35
36
             (oldtag, olddata) = _ReadTaggedMem(memaddrdesc, size, ldaccdesc);
37
38
             // Check of LC
             if oldtag != Zeros(size DIV 16) then
40
                 CheckLoadTagsPermission(memaddrdesc, ldacctype);
41
42
        _WriteTaggedMem(memaddrdesc, size, staccdesc, newtag, newdata);
43
        // Load operations return the old (pre-operation) capability value
        return CapabilityFromData(CAPABILITY_DBITS, oldtag<0>, olddata<CAPABILITY_DBITS-1:0>);
```

### 5.97 aarch64/functions/memory/MemAtomicCompareAndSwap

```
// MemAtomicCompareAndSwap()
    // Compares the value stored at the passed-in memory address against the passed-in expected
    // value. If the comparison is successful, the value at the passed-in memory address is swapped
    // with the passed-in new_value.
    bits(size) MemAtomicCompareAndSwap(VirtualAddress base, bits(size) expectedvalue,
                                            bits(size) newvalue, AccType ldacctype, AccType stacctype)
         bits(64) address = VAddress(base);
         VACheckAddress (base, address, size DIV 8, CAP_PERM_LOAD, ldacctype); VACheckAddress (base, address, size DIV 8, CAP_PERM_STORE, stacctype);
11
12
        memaddrdesc = AArch64.TranslateAddressForAtomicAccess(address, size);
ldaccdesc = CreateAccessDescriptor(ldacctype);
13
14
         staccdesc = CreateAccessDescriptor(stacctype);
15
         // All observers in the shareability domain observe the
17
         // following load and store atomically.
18
         oldvalue = _Mem[memaddrdesc, size DIV 8, ldaccdesc];
        if BigEndian() then
    oldvalue = BigEndianReverse(oldvalue);
19
20
        if oldvalue == expectedvalue then
23
             if BigEndian() then
24
                  newvalue = BigEndianReverse(newvalue);
              _Mem[memaddrdesc, size DIV 8, staccdesc] = newvalue;
25
         return oldvalue;
```

# 5.98 aarch64/functions/memory/MemAtomicCompareAndSwapC

```
// Capability. If the comparison is successful, the value at the passed-in memory address is swapped
    // with the passed-in new_value.
    Capability MemAtomicCompareAndSwapC(VirtualAddress vaddr, bits(64) address, Capability expectedcap,
         Capability newcap, AccType ldacctype, AccType stacctype)
memaddrdesc = AArch64.TranslateAddressForAtomicAccess(address, CAPABILITY_DBYTES*8);
         ldaccdesc = CreateAccessDescriptor(ldacctype);
10
         staccdesc = CreateAccessDescriptor(stacctype);
11
13
14
         integer size = CAPABILITY_DBYTES;
         bits(8*size) newdata;
bits(size DIV 16) newtag;
15
16
         (newtag<0>, newdata) = DataFromCapability(8*size, newcap);
if newtag != Zeros(size DIV 16) then
17
19
              CheckStoreTagsPermission (memaddrdesc, stacctype);
20
21
         \ensuremath{//} Device memory locations marked as faulting loads of valid capabilities
22
         // will fault and will not read the memory location.
if memaddrdesc.memattrs.memtype == MemType_Device then
23
24
              CheckLoadTagsPermission(memaddrdesc, ldacctype);
25
26
         // Memory array access
         bits(8 * size) olddata;
bits(size DIV 16) oldtag;
27
28
29
         if memaddrdesc.memattrs.readtagzero then
             olddata = _ReadMem(memaddrdesc, size, ldaccdesc);
             oldtag = Zeros(size DIV 16);
32
33
              (oldtag, olddata) = _ReadTaggedMem(memaddrdesc, size, ldaccdesc);
34
35
              // Check of LC
36
              if oldtag != Zeros(size DIV 16) then
                  CheckLoadTagsPermission(memaddrdesc, ldacctype);
38
39
         Capability oldcap = CapabilityFromData(CAPABILITY_DBITS, oldtag<0>, olddata<CAPABILITY_DBITS-1:0>);
40
         oldcap = CapSquashPostLoadCap(oldcap, vaddr);
41
         if CapIsEqual (oldcap, expectedcap) then
43
             _WriteTaggedMem(memaddrdesc, size, staccdesc, newtag, newdata);
44
45
         return oldcap;
```

#### 5.99 aarch64/functions/ras/AArch64.ESBOperation

```
// AArch64.ESBOperation()
3
    // Perform the AArch64 ESB operation, either for ESB executed in AArch64 state, or for
    // ESB in AArch32 state when SError interrupts are routed to an Exception level using
5
    // AArch64
    AArch64.ESBOperation()
        route_to_el3 = HaveEL(EL3) && SCR_EL3.EA == '1';
        10
11
12
        target = if route_to_el3 then EL3 elsif route_to_el2 then EL2 else EL1;
13
15
        if target == EL1 then
16
            mask_active = PSTATE.EL IN {EL0, EL1};
        elsif HaveVirtHostExt() && target == EL2 && HCR_EL2.<E2H,TGE> == '11' then
   mask_active = PSTATE.EL IN {EL0, EL2};
17
18
19
        else
20
            mask_active = PSTATE.EL == target;
21
22
        mask set = PSTATE.A == '1';
23
        intdis = Halted() || ExternalDebugInterruptsDisabled(target);
24
        masked = (UInt(target) < UInt(PSTATE.EL)) || intdis || (mask_active && mask_set);</pre>
25
           Check for a masked Physical SError pending
27
        if IsPhysicalSErrorPending() && masked then
28
             implicit_esb = FALSE;
            syndrome = AArch64.PhysicalSErrorSyndrome(implicit_esb);
DISR_EL1 = AArch64.ReportDeferredSError(syndrome) < 31:0>;
29
30
31
            ClearPendingPhysicalSError();
                                                           // Set ISR EL1.A to 0
32
```

#### 5.100 aarch64/functions/ras/AArch64.PhysicalSErrorSyndrome

```
1  // Return the SError syndrome
2  bits(25) AArch64.PhysicalSErrorSyndrome(boolean implicit_esb);
```

#### 5.101 aarch64/functions/ras/AArch64.ReportDeferredSError

#### 5.102 aarch64/functions/ras/AArch64.vESBOperation

```
// AArch64.vESBOperation()
    // Perform the AArch64 ESB operation for virtual SError interrupts, either for ESB
    // executed in AArch64 state, or for ESB in AArch32 state with EL2 using AArch64 state
    AArch64.vESBOperation()
        assert PSTATE.EL IN {EL0, EL1} && EL2Enabled();
8
           If physical SError interrupts are routed to EL2, and TGE is not set, then a virtual
        // SError interrupt might be pending
        vSEI_enabled = HCR_EL2.TGE == '0' && HCR_EL2.AMO == '1';
11
        vSEI_pending = vSEI_enabled && HCR_EL2.VSE == '1';
vintdis = Halted() || ExternalDebugInterruptsDisabled(EL1);
vmasked = vintdis || PSTATE.A == '1';
13
14
15
         // Check for a masked virtual SError pending
         if vSEI_pending && vmasked then
             VDISR_EL2 = AArch64.ReportDeferredSError(VSESR_EL2<24:0>)<31:0>;
             HCR_EL2.VSE = '0';
19
                                                           // Clear pending virtual SError
20
        return;
```

# 5.103 aarch64/functions/registers/AArch64.MaybeZeroRegisterUppers

```
// AArch64.MaybeZeroRegisterUppers()
   // On taking an exception to AArch64 from AArch32, it is CONSTRAINED UNPREDICTABLE whether the top
   // 32 bits of registers visible at any lower Exception level using AArch32 are set to zero.
   AArch64.MaybeZeroRegisterUppers()
                                      // Always called from AArch32 state before entering AArch64 state
       assert UsingAArch32();
       if PSTATE.EL == ELO && !ELUsingAArch32(EL1) then
            first = 0; last = 14; include_R15 = FALSE;
11
        elsif PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) then
12
           first = 0; last = 30; include_R15 = FALSE;
13
       else
           first = 0; last = 30; include R15 = TRUE;
14
       for n = first to last
           if (n != 15 || include_R15) && ConstrainUnpredictableBool(Unpredictable_ZEROUPPER) then
18
               R[n] < 63:32 > = Zeros();
19
```

# 5.104 aarch64/functions/registers/AArch64.ResetGeneralRegisters

#### 5.105 aarch64/functions/registers/AArch64.ResetSIMDFPRegisters

#### 5.106 aarch64/functions/registers/AArch64.ResetSpecialRegisters

```
AArch64.ResetSpecialRegisters()
          // AArch64 special registers
         SP_EL0 = bits(129) UNKNOWN;
         SP EL1 = bits(129) UNKNOWN;
         ELR_EL1 = bits(129) UNKNOWN;
SPSR_EL1 = bits(32) UNKNOWN;
        if HaveEL(EL2) then
              SP_EL2 = bits(129) UNKNOWN;
ELR_EL2 = bits(129) UNKNOWN;
SPSR_EL2 = bits(32) UNKNOWN;
13
14
        if HaveEL(EL3) then
15
             SP_EL3 = bits(129) UNKNOWN;
ELR_EL3 = bits(129) UNKNOWN;
18
              SPSR_EL3 = bits(32) UNKNOWN;
19
       // AArch32 special registers that are not architecturally mapped to AArch64 registers if HaveAArch32EL(EL1) then
20
21
22
              SPSR_fiq = bits(32) UNKNOWN;
               SPSR_irq = bits(32) UNKNOWN;
SPSR_abt = bits(32) UNKNOWN;
23
24
              SPSR_und = bits(32) UNKNOWN;
25
26
         // External debug special registers
DSPSR_EL0 = bits(32) UNKNOWN;
         CDLR_EL0 = bits(129) UNKNOWN;
31
          return;
```

# 5.107 aarch64/functions/registers/AArch64.ResetSystemRegisters

```
1 AArch64.ResetSystemRegisters(boolean cold_reset);
```

# 5.108 aarch64/functions/registers/C

#### 5.109 aarch64/functions/registers/CSP

```
// CSP[] - assignment form
     // Write to stack pointer from a capability value.
     CSP[] = Capability value
         if IsInRestricted() then
   RSP_ELO = value;
elsif PSTATE.SP == '0' then
              SP_EL0 = value;
10
          else
               case PSTATE.EL of
                   when EL0 SP_EL0 = value;
when EL1 SP_EL1 = value;
when EL2 SP_EL2 = value;
13
14
                    when EL3 SP_EL3 = value;
15
16
         return;
17
     // CSP[] - non-assignment form
19
20
21
     // Read capability stack pointer
22
     Capability CSP[]
         if IsInRestricted() then
23
          return RSP_ELO;
elsif PSTATE.SP == '0' then
24
25
26
             return SP_EL0;
27
         else
             case PSTATE.EL of
                   when EL0 return SP_EL0;
when EL1 return SP_EL1;
                    when EL2 return SP_EL2;
                    when EL3 return SP_EL3;
```

# 5.110 aarch64/functions/registers/CapIsSystemAccessEnabled

# 5.111 aarch64/functions/registers/Capability

```
1 type Capability;
```

# 5.112 aarch64/functions/registers/DDC

```
// DDC[] - assignment form
     // Write to default data capability
    DDC[] = Capability value
    DDC = value;
 6
          if IsInRestricted() then
               RDDC_EL0 = value;
          elsif PSTATE.SP == '0' then
              DDC_EL0 = value;
11
          else
               case PSTATE.EL of
12
                   when EL0 DDC_EL0 = value;
when EL1 DDC_EL1 = value;
when EL2 DDC_EL2 = value;
13
14
15
16
                    when EL3 DDC_EL3 = value;
17
18
     // DDC[] - non-assignment form
19
     // Read default data capability
20
     Capability DDC[]
23
24
         if IsInRestricted() then
          return RDDC_EL0;
elsif PSTATE.SP == '0' then
25
              return DDC_EL0;
26
         else
               case PSTATE.EL of
28
                  when EL0 return DDC_EL0;
when EL1 return DDC_EL1;
30
                    when EL2 return DDC_EL2;
when EL3 return DDC_EL3;
```

#### 5.113 aarch64/functions/registers/IsInRestricted

# 5.114 aarch64/functions/registers/PC

```
// PC - non-assignment form
    // Read program counter.
    bits(64) PC[]
        return CapGetValue(PCC);
   VirtualAddress BaseReg(integer n, boolean is_prefetch)
    if !IsInC64() then
            bits(64) address;
if n == 31 then
10
                 if !is_prefetch then
13
                     CheckSPAlignment();
14
                 address = SP[];
15
             else
16
                address = X[n];
17
             return VAFromBits64(address);
19
             Capability address;
             if n == 31 then
20
21
                 if !is_prefetch then
22
                     CheckSPAlignment();
                 address = CSP[];
24
25
                 address = C[n];
26
             return VAFromCapability(address);
27
28 VirtualAddress AltBaseReg[integer n, boolean is_prefetch]
```

```
if !IsInC64() then
             Capability address;
if n == 31 then
32
                  \quad \textbf{if} \ \texttt{!is\_prefetch} \ \textbf{then} \\
33
34
                      CheckSPAlignment();
                 address = CSP[];
35
             else
36
                 address = C[n];
             return VAFromCapability(address);
39
             bits(64) address;
40
             if n == 31 then
   if !is_prefetch then
41
42
                      CheckSPAlignment();
                  address = SP[];
44
             else
45
                 address = X[n];
46
             return VAFromBits64 (address);
47
    VirtualAddress BaseReg[integer n]
48
49
        return BaseReg[n, FALSE];
50
51
    VirtualAddress AltBaseReg[integer n]
52
         return AltBaseReg[n, FALSE];
53
    BaseReg[integer n] = VirtualAddress address
54
55
        if !IsInC64() then
56
             if n == 31 then
57
                 SP[] = VAToBits64(address);
58
59
                  X[n] = VAToBits64(address);
60
61
             if n == 31 then
                 CSP[] = VAToCapability(address);
63
64
                  C[n] = VAToCapability(address);
65
66
    AltBaseReg[integer n] = VirtualAddress address
        if !IsInC64() then
if n == 31 then
67
68
                 CSP[] = VAToCapability(address);
70
71
72
                  C[n] = VAToCapability(address);
73
             if n == 31 then
74
                 SP[] = VAToBits64(address);
75
                 X[n] = VAToBits64(address);
```

# 5.115 aarch64/functions/registers/PCC

```
// PCC[] - assignment form
// PCC[] - assignment form
// Write to program counter capability

PCC[] = Capability value
PCC = ZeroExtend(value);

// PCC[] - non-assignment form
// PCC[] - non-assignment form
// Read program counter capability

Capability PCC[]
return PCC;
```

# 5.116 aarch64/functions/registers/SP

```
elsif PSTATE.SP == '0' then
10
               SP_EL0 = ZeroExtend(value);
               case PSTATE.EL of
                    when EL0 SP_EL0 = ZeroExtend(value);
when EL1 SP_EL1 = ZeroExtend(value);
13
14
                    when EL2 SP_EL2 = ZeroExtend(value);
when EL3 SP_EL3 = ZeroExtend(value);
15
16
19
20
     // SP[] - non-assignment form
21
22
     // Read stack pointer with implicit slice of 8, 16, 32 or 64 bits.
23
24
     bits(width) SP[]
25
          assert width IN {8,16,32,64};
26
27
          if IsInRestricted() then
          return RSP_EL0<width-1:0>;
elsif PSTATE.SP == '0' then
              return SP_EL0<width-1:0>;
               case PSTATE.EL of
                    when EL0 return SP_EL0<width-1:0>;
when EL1 return SP_EL1<width-1:0>;
32
                    when EL2 return SP_EL2<width-1:0>;
                    when EL3 return SP_EL3<width-1:0>;
```

#### 5.117 aarch64/functions/registers/V

```
// V[] - assignment form
    // Write to SIMD&FP register with implicit extension from
    // 8, 16, 32, 64 or 128 bits.
   V[integer n] = bits(width) value
        assert n >= 0 && n <= 31;
assert width IN {8,16,32,64,128};</pre>
8
        _V[n] = ZeroExtend(value);
        return;
12
    // V[] - non-assignment form
    // ------/
// Read from SIMD&FP register with implicit slice of 8, 16
13
14
    // 32, 64 or 128 bits.
15
    bits(width) V[integer n]
    assert n >= 0 && n <= 31;
18
        assert width IN {8,16,32,64,128};
19
      return _V[n]<width-1:0>;
```

### 5.118 aarch64/functions/registers/VirtualAddress

```
1 type VirtualAddress is (
2    VirtualAddressType vatype,
3    Capability base,
4    bits(64) offset,
5 )
```

# 5.119 aarch64/functions/registers/VirtualAddressType

```
1 enumeration VirtualAddressType { VA_Bits64, VA_Capability };
```

# 5.120 aarch64/functions/registers/Vpart

```
// part 0 returns the bottom 8, 16, 32 or 64 bits of a value held in the register;
        part 1 returns the top half of the bottom 64 bits or the top half of the 128-bit
    // value held in the register.
    bits(width) Vpart[integer n, integer part]
        assert n >= 0 && n <= 31;
         assert part IN {0, 1};
10
        if part == 0 then
11
             assert width IN {8,16,32,64};
13
             return _V[n] <width-1:0>;
14
15
             assert width IN {32,64};
             return _V[n] < (width * 2) -1:width>;
16
17
    // Vpart[] - assignment form
19
20
    // Writes a 128-bit SIMD&FP register in up to two parts:
    // part 0 zero extends a 8, 16, 32, or 64-bit value to fill the whole register; // part 1 inserts a 64-bit value into the top half of the register.
21
22
24
    Vpart[integer n, integer part] = bits(width) value
        assert n >= 0 && n <= 31;
assert part IN {0, 1};</pre>
26
27
         if part == 0 then
28
            assert width IN {8,16,32,64};
             _V[n] = ZeroExtend(value);
29
30
             assert width == 64;
             _{V[n]<(width * 2)-1:width> = value<width-1:0>;}
```

#### 5.121 aarch64/functions/registers/X

```
// X[] - assignment form
3
    // Write to general-purpose register from either a 32-bit or a 64-bit value.
    X[integer n] = bits(width) value
        assert n >= 0 && n <= 31;
assert width IN {32,64};</pre>
        if n != 31 then
             _R[n] = ZeroExtend(value);
10
        return;
11
    // X[] - non-assignment form
12
13
    // Read from general-purpose register with implicit slice of 8, 16, 32 or 64 bits.
15
16
    bits(width) X[integer n]
        assert n >= 0 && n <= 31;
17
        assert width IN {8,16,32,64};
18
        if n != 31 then
19
            return _R[n] < width-1:0>;
           return Zeros (width);
```

# 5.122 aarch64/functions/sysregisters/CCTLR

```
// CCTLR[] - non-assignment form
3
   CCTLRType CCTLR[bits(2) e1]
bits(32) r;
        case el of
            when ELO r = CCTLR_ELO;
            when EL1 r = CCTLR_EL1;
            when EL2 r = CCTLR_EL2;
            when EL3 r = CCTLR_EL3;
10
11
            otherwise Unreachable();
        return r:
12
13
14
    // CCTLR[] - non-assignment form
16
17
   CCTLRType CCTLR[]
       return CCTLR[PSTATE.EL];
```

#### 5.123 aarch64/functions/sysregisters/CELR

```
// CELR[] - non-assignment form
3
    Capability CELR[bits(2) el]
        Capability r;
case el of
          when EL1 r = ELR_EL1;
            when EL2 r = ELR_EL2;
when EL3 r = ELR_EL3;
10
             otherwise Unreachable();
11
       return r;
12
    // CELR[] - assignment form
14
15
    CELR[bits(2) el] = Capability value
16
      case el of
    when EL1 ELR_EL1 = value;
17
18
            when EL2 ELR_EL2 = value;
when EL3 ELR_EL3 = value;
20
21
22
             otherwise Unreachable();
        return;
23
24
    // CELR[] - non-assignment form
25
26
27
28
    Capability CELR[]
        return CELR[PSTATE.EL];
29
30
    // CELR[] - assignment form
33
    CELR[] = Capability value
    CELR[PSTATE.EL] = value;
return;
34
35
```

### 5.124 aarch64/functions/sysregisters/CNTKCTL

# 5.125 aarch64/functions/sysregisters/CNTKCTLType

```
1 type CNTKCTLType;
```

# 5.126 aarch64/functions/sysregisters/CPACR

#### 5.127 aarch64/functions/sysregisters/CPACRType

1 type CPACRType;

#### 5.128 aarch64/functions/sysregisters/CVBAR

### 5.129 aarch64/functions/sysregisters/ELR

```
// ELR[] - non-assignment form
   bits(64) ELR[bits(2) el]
      bits(64) r;
       case el of
          when EL1 r = ELR_EL1<63:0>;
           when EL3 r = ELR_EL2<63:0>;
when EL3 r = ELR_EL2<63:0>;
10
           otherwise Unreachable();
      return r;
11
12
    // ELR[] - non-assignment form
14
15
    bits(64) ELR[]
16
      assert PSTATE.EL != ELO;
17
18
       return ELR[PSTATE.EL];
19
20
    // ELR[] - assignment form
21
22
23
    ELR[bits(2) el] = bits(64) value
24
       bits(64) r = value;
       case el of
26
            when EL1
27
               ELR_EL1 = ZeroExtend(r);
28
            when EL2
29
               ELR_EL2 = ZeroExtend(r);
30
            when EL3
               ELR_EL3 = ZeroExtend(r);
           otherwise Unreachable();
33
       return;
34
    // ELR[] - assignment form
35
36
    ELR[] = bits(64) value
    assert PSTATE.EL != ELO;
39
40
        ELR[PSTATE.EL] = value;
      return:
```

# 5.130 aarch64/functions/sysregisters/ESR

```
type CCTLRType;
    // ESR[] - non-assignment form
    ESRType ESR[bits(2) regime]
        bits(32) r;
        case regime of
            when EL1 r = ESR_EL1;
when EL2 r = ESR_EL2;
when EL3 r = ESR_EL3;
11
             otherwise Unreachable();
12
13
       return r;
14
15
    // ESR[] - non-assignment form
16
17
18
    ESRType ESR[]
        return ESR[S1TranslationRegime()];
19
20
    // ESR[] - assignment form
22
23
24
    ESR[bits(2) regime] = ESRType value
25
        bits(32) r = value;
26
        case regime of
            when EL1 ESR_EL1 = r;
when EL2 ESR_EL2 = r;
28
            when EL3 ESR_EL3 = r;
30
             otherwise Unreachable();
31
        return;
32
33
    // ESR[] - assignment form
35
36
    ESR[] = ESRType value
     ESR[S1TranslationRegime()] = value;
```

### 5.131 aarch64/functions/sysregisters/ESRType

1 type ESRType;

# 5.132 aarch64/functions/sysregisters/FAR

```
// FAR[] - non-assignment form
4 bits(64) FAR[bits(2) regime]
        bits(64) r;
        case regime of
when EL1 r = FAR_EL1;
when EL2 r = FAR_EL2;
when EL3 r = FAR_EL3;
10
             otherwise Unreachable();
11
        return r;
12
13
    // FAR[] - non-assignment form
14
15
16
    bits(64) FAR[]
17
         return FAR[S1TranslationRegime()];
18
19
    // FAR[] - assignment form
20
21
22
    FAR[bits(2) regime] = bits(64) value
23
         bits(64) r = value;
24
         case regime of
25
             when EL1 FAR_EL1 = r;
when EL2 FAR_EL2 = r;
              when EL3 FAR_EL3 = r;
              otherwise Unreachable();
29
         return;
30
   // FAR[] - assignment form
```

#### 5.133 aarch64/functions/sysregisters/MAIR

```
// MAIR[] - non-assignment form
   MAIRType MAIR[bits(2) regime]
      bits(64) r;
        case regime of
          when EL1 r = MAIR_EL1;
when EL2 r = MAIR_EL2;
when EL3 r = MAIR_EL3;
10
             otherwise Unreachable();
11
       return r;
12
13
    // MAIR[] - non-assignment form
14
15
16
    MAIRType MAIR[]
        return MAIR[S1TranslationRegime()];
```

### 5.134 aarch64/functions/sysregisters/MAIRType

```
1 type MAIRType;
```

### 5.135 aarch64/functions/sysregisters/SCTLR

# 5.136 aarch64/functions/sysregisters/SCTLRType

```
1 type SCTLRType;
```

# 5.137 aarch64/functions/sysregisters/VBAR

#### 5.138 aarch64/functions/system/AArch64.CheckSystemAccess

```
1
   // AArch64.CheckSystemAccess()
3
    // Checks if an AArch64 MSR, MRS or SYS instruction is allowed from the current exception level and
           →security state.
    // Also checks for traps by TIDCP and NV access.
    AArch64.CheckSystemAccess(bits(2) op0, bits(3) op1, bits(4) crn, bits(4) crm, bits(3) op2, bits(5) rt, bit
6
          \hookrightarrowread)
         boolean unallocated = FALSE;
         boolean need_secure = FALSE;
        bits(2) min EL;
10
11
         // Check for traps by HCR_EL2.TIDCP
        if PSTATE.EL IN {ELO, EL1} && EL2Enabled() && HCR_EL2.TIDCP == '1' && op0 == 'x1' && crn == 'lx11' then

// At ELO, it is IMPLEMENTATION_DEFINED whether attempts to execute system
12
13
             // register access instructions with reserved encodings are trapped to EL2 or UNDEFINED
             rcs_el0_trap = boolean IMPLEMENTATION_DEFINED "Reserved Control Space EL0 Trapped";
             if PSTATE.EL == EL1 || rcs_el0_trap then
17
                  AArch64.SystemAccessTrap(EL2, 0x18);
                                                                // Exception_SystemRegisterTrap
18
         // Check for unallocated encodings
19
20
         case op1 of
21
             when '00x', '010'
                 min_EL = EL1;
22
23
24
             when '011'
                 min_EL = EL0;
25
             when '100'
26
                 min EL = EL2;
             when '101'
28
                 if !HaveVirtHostExt() then UNDEFINED;
                 min_EL = EL2;
29
30
             when '110'
31
                 min EL = EL3;
32
             when '111'
                 min_EL = EL1;
34
                  need_secure = TRUE;
                  // RSP_ELO and RCSP_ELO are available from ELO, and not Secure-only if op0 == '11' && crn == '0100' && crm == '0001' && op2 == '011' then
35
36
                      min_EL = ELO;
37
38
                      need secure = FALSE:
40
        if UInt(PSTATE.EL) < UInt(min_EL) then</pre>
41
             UNDEFINED;
42
         elsif need_secure && !IsSecure() then
             UNDEFINED:
```

# 5.139 aarch64/functions/system/AArch64.ExecutingATS1xPInstr

```
1
    // AArch64.ExecutingATS1xPInstr()
    // Return TRUE if current instruction is AT S1E1R/WP
    boolean AArch64.ExecutingATS1xPInstr()
         if !HavePrivATExt() then return FALSE;
8
         instr = ThisInstr();
if instr<22+:10> == '11010101010' then
9
             op1 = instr<16+:3>;
CRn = instr<12+:4>;
10
              CRm = instr<8+:4>;
             op2 = instr<5+:3>;
return op1 == '000' && CRn == '0111' && CRm == '1001' && op2 IN {'000','001'};
14
15
         else
             return FALSE;
```

### 5.140 aarch64/functions/system/AArch64.SysInstr

```
1 // Execute a system instruction with write (source operand).
2 AArch64.SysInstr(integer op0, integer op1, integer crn, integer crm, integer op2, bits(64) val);
```

#### 5.141 aarch64/functions/system/AArch64.SysInstrInputIsCapability

### 5.142 aarch64/functions/system/AArch64.SysInstrWithCapability

### 5.143 aarch64/functions/system/AArch64.SysInstrWithResult

```
1 // Execute a system instruction with read (result operand).
2 // Returns the result of the instruction.
3 bits(64) AArch64.SysInstrWithResult(integer op0, integer op1, integer crm, integer crm, integer op2);
```

# 5.144 aarch64/functions/system/AArch64.SysRegRead

```
1 // Read from a system register and return the contents of the register.
2 bits(64) AArch64.SysRegRead(integer op0, integer op1, integer crn, integer crm, integer op2);
```

# 5.145 aarch64/functions/system/AArch64.SysRegWrite

```
1 // Write to a system register.
2 AArch64.SysRegWrite(integer op0, integer op1, integer crn, integer crm, integer op2, bits(64) val);
```

#### 5.146 aarch64/functions/virtualaddress/VAAdd

```
1  // VAAdd()
2  // ======
3
4  VirtualAddress VAAdd(VirtualAddress v, bits(64) offset)
5     VirtualAddress r;
6     if VAIsCapability(v) then
7         r = VAFromCapability(CapAdd(VAToCapability(v), offset));
8     else
9         r = VAFromBits64(VAToBits64(v) + offset);
10
11     return r;
```

#### 5.147 aarch64/functions/virtualaddress/VACheckAddress

#### 5.148 aarch64/functions/virtualaddress/VACheckPerm

#### 5.149 aarch64/functions/virtualaddress/VAFromBits64

# 5.150 aarch64/functions/virtualaddress/VAFromCapability

#### 5.151 aarch64/functions/virtualaddress/VAIsBits64

```
4 boolean VAIsBits64(VirtualAddress v)
5 return v.vatype == VA_Bits64;
```

#### 5.152 aarch64/functions/virtualaddress/VAIsCapability

#### 5.153 aarch64/functions/virtualaddress/VAToBits64

```
1  // VAToBits64()
2  // ========
3
4  bits(64) VAToBits64(VirtualAddress v)
5   assert VAIsBits64(v);
6   return v.offset;
```

#### 5.154 aarch64/functions/virtualaddress/VAToCapability

#### 5.155 aarch64/functions/virtualaddress/VAddress

```
1
    // VAddress()
    // Convert a VirtualAddress to a 64-bit address without checking for validity
    bits(64) VAddress(VirtualAddress addr)
        bits(64) addr64;
8
       if VAIsBits64(addr) then
  if CCTLR[].DDCBO == '1' then
10
                 addr64 = VAToBits64(addr) + CapGetBase(DDC[]);
12
13
                 addr64 = VAToBits64(addr);
14
       else
            Capability c = VAToCapability(addr);
15
            addr64 = CapGetValue(c)<63:0>;
16
        return addr64;
```

# 5.156 aarch64/instrs/branch/eret/AArch64.ExceptionReturn

```
SetPSTATEFromPSR(spsr);
15
         ClearExclusiveLocal(ProcessorID());
         SendEventLocal();
17
         if PSTATE.IL == '1' && spsr<4> == '1' && spsr<20> == '0' then // If the exception return is illegal, PC[63:32,1:0] are UNKNOWN
18
19
20
             new_pc<63:32> = bits(32) UNKNOWN;
             new_pc<1:0> = bits(2) UNKNOWN;
        elsif UsingAArch32() then
                                                        // Return to AArch32
             // ELR_ELx[1:0] or ELR_ELx[0] are treated as being 0, depending on the target instruction set state if PSTATE.T == '1' then
23
24
25
                 new_pc<0> = '0';
                                                        // T32
26
             else
27
                                                        // A32
                  new pc<1:0> = '00';
                                                        // Return to AArch64
29
              // ELR_ELx[63:56] might include a tag
30
             new_pc = AArch64.BranchAddr(new_pc);
31
        if UsingAArch32() then
32
              // 32 most significant bits are ignored.
             BranchTo(new_pc<31:0>, BranchType_ERET);
             BranchToAddr(new_pc, BranchType_ERET);
```

### 5.157 aarch64/instrs/branch/eret/AArch64.ExceptionReturnToCapability

```
// AArch64.ExceptionReturnToCapability()
   AArch64.ExceptionReturnToCapability(Capability new_pcc, bits(32) spsr)
       SynchronizeContext():
        sync_errors = HaveIESB() && SCTLR[].IESB == '1';
       if sync_errors then
10
            SynchronizeErrors();
11
            iesb_req = TRUE;
            TakeUnmaskedPhysicalSErrorInterrupts(iesb_req);
12
        // Attempts to change to an illegal state will invoke the Illegal Execution state mechanism
13
        SetPSTATEFromPSR(spsr);
15
        ClearExclusiveLocal(ProcessorID());
16
       SendEventLocal();
17
18
       if !CapIsSystemAccessEnabled() then
           new_pcc = CapWithTagClear(new_pcc);
        if CapIsExponentOutOfRange(new_pcc) then
           new_pcc = CapWithTagClear(new_pcc);
        new_pcc = BranchAddr(new_pcc, PSTATE.EL);
       BranchToCapability(new_pcc, BranchType_ERET);
```

# 5.158 aarch64/instrs/countop/CountOp

```
1 enumeration CountOp {CountOp_CLZ, CountOp_CLS, CountOp_CNT};
```

# 5.159 aarch64/instrs/extendreg/DecodeRegExtend

### 5.160 aarch64/instrs/extendreg/ExtendReg

```
// ExtendReg()
 1
2
3
     \ensuremath{//} Perform a register extension and shift
    bits (N) ExtendReg (integer reg, ExtendType exttype, integer shift)
         assert shift >= 0 && shift <= 4;
          bits(N) val = X[reg];
8
          boolean unsigned;
9
         integer len;
10
11
          case exttype of
              when ExtendType_SXTB unsigned = FALSE; len = 8;
13
               when ExtendType_SXTH unsigned = FALSE; len = 16;
               when ExtendType_SXTW unsigned = FALSE; len = 32;
when ExtendType_SXTX unsigned = FALSE; len = 64;
when ExtendType_UXTB unsigned = TRUE; len = 8;
14
15
16
17
               when ExtendType_UXTH unsigned = TRUE; len = 16;
               when ExtendType_UXTW unsigned = TRUE; len = 32;
18
19
               when ExtendType_UXTX unsigned = TRUE; len = 64;
20
21
         \ensuremath{//} Note the extended width of the intermediate value and
         // that sign extension occurs from bit <len+shift-l>, not // from bit <len-l>. This is equivalent to the instruction
22
23
          // [SU]BFIZ Rtmp, Rreg, #shift, #len
// It may also be seen as a sign/zero extend followed by a shift:
25
26
               LSL(Extend(val<len-1:0>, N, unsigned), shift);
28
         len = Min(len, N - shift);
         return Extend(val<len-1:0> : Zeros(shift), N, unsigned);
```

### 5.161 aarch64/instrs/extendreg/ExtendType

# 5.162 aarch64/instrs/float/arithmetic/max-min/fpmaxminop/FPMaxMinOp

```
1 enumeration FPMaxMinOp_MAX, FPMaxMinOp_MIN,
2 FPMaxMinOp_MAXNUM, FPMaxMinOp_MINNUM);
```

# 5.163 aarch64/instrs/float/arithmetic/unary/fpunaryop/FPUnaryOp

```
1 enumeration FPUnaryOp {FPUnaryOp_ABS, FPUnaryOp_MOV,
2 FPUnaryOp_NEG, FPUnaryOp_SQRT};
```

# 5.164 aarch64/instrs/float/convert/fpconvop/FPConvOp

# 5.165 aarch64/instrs/integer/bitfield/bfxpreferred/BFXPreferred

```
1  // BFXPreferred()
2  // ==========
3  //
4  // Return TRUE if UBFX or SBFX is the preferred disassembly of a
5  // UBFM or SBFM bitfield instruction. Must exclude more specific
6  // aliases UBFIZ, SBFIZ, UXT[BH], SXT[BHW], LSL, LSR and ASR.
7
8 boolean BFXPreferred(bit sf, bit uns, bits(6) imms, bits(6) immr)
```

```
integer S = UInt(imms);
          integer R = UInt(immr);
10
12
          // must not match UBFIZ/SBFIX alias
13
          if UInt(imms) < UInt(immr) then</pre>
               return FALSE:
14
15
          // must not match LSR/ASR/LSL alias (imms == 31 or 63)
16
         if imms == sf:'11111' then
              return FALSE;
19
         // must not match UXTx/SXTx alias
if immr == '000000' then
20
21
               // must not match 32-bit UXT[BH] or SXT[BH]
if sf == '0' && imms IN {'000111', '001111'} then
22
24
                   return FALSE;
               // must not match 64-bit SXT[BHW]
if sf:uns == '10' && imms IN {'000111', '001111', '011111'} then
25
26
27
                   return FALSE;
29
          // must be UBFX/SBFX alias
          return TRUE;
```

### 5.166 aarch64/instrs/integer/bitmasks/DecodeBitMasks

```
// DecodeBitMasks()
    // Decode AArch64 bitfield and logical immediate masks which use a similar encoding structure
     (\textbf{bits}(\texttt{M})\,,\,\,\textbf{bits}(\texttt{M})\,)\,\,\,\texttt{DecodeBitMasks}(\textbf{bit}\,\,\texttt{immN},\,\,\textbf{bits}(\texttt{6})\,\,\texttt{imms},\,\,\textbf{bits}(\texttt{6})\,\,\texttt{immr},\,\,\textbf{boolean}\,\,\texttt{immediate})
         bits(64) tmask, wmask;
         bits(6) tmask_and, wmask_and;
         bits(6) tmask_or, wmask_or;
         bits(6) levels;
12
         // Compute log2 of element size
13
         // 2^len must be in range [2, M]
         len = HighestSetBit(immN:NOT(imms));
14
15
         if len < 1 then UNDEFINED:</pre>
16
         assert M >= (1 << len);
18
         // Determine S, R and S - R parameters
19
         levels = ZeroExtend(Ones(len), 6);
20
21
         // For logical immediates an all-ones value of S is reserved
            since it would generate a useless all-ones result (many times)
23
         if immediate && (imms AND levels) == levels then
24
              UNDEFINED;
25
26
27
         S = UInt(imms AND levels);
         R = UInt(immr AND levels);
28
         diff = S - R;
                             // 6-bit subtract with borrow
30
         // From a software perspective, the remaining code is equivalant to:
             esize = 1 << len;
31
32
               d = UInt(diff<len-1:0>);
33
              welem = ZeroExtend(Ones(S + 1), esize);
telem = ZeroExtend(Ones(d + 1), esize);
34
35
               wmask = Replicate(ROR(welem, R));
              tmask = Replicate(telem);
37
              return (wmask, tmask);
38
         // Compute "top mask"
tmask_and = diff<5:0> OR NOT(levels);
tmask_or = diff<5:0> AND levels;
39
40
42
43
         tmask = Ones(64);
44
         tmask = (tmask)
45
                     AND Replicate(Replicate(tmask_and<0>, 1) : Ones(1), 32))
         OR Replicate(Zeros(1): Replicate(tmask_or<0>, 1), 32));
// optimization of first step:
46
47
48
         // tmask = Replicate(tmask_and<0> : '1', 32);
49
         tmask = ((tmask
50
                    AND Replicate (Replicate (tmask_and<1>, 2) : Ones(2), 16))
51
                      OR Replicate(Zeros(2): Replicate(tmask_or<1>, 2), 16));
52
         tmask = ((tmask
53
                     AND Replicate(Replicate(tmask_and<2>, 4) : Ones(4), 8))
                      OR Replicate(Zeros(4) : Replicate(tmask_or<2>, 4), 8));
```

```
tmask = ((tmask
                  AND Replicate (Replicate (tmask_and<3>, 8) : Ones(8), 4))
57
                   OR Replicate(Zeros(8) : Replicate(tmask_or<3>, 8), 4));
58
        tmask = ((tmask)
59
                  AND Replicate (Replicate (tmask_and<4>, 16) : Ones(16), 2))
60
                   OR Replicate(Zeros(16) : Replicate(tmask_or<4>, 16), 2));
61
        tmask = ((tmask
                  AND Replicate (Replicate (tmask_and<5>, 32) : Ones(32), 1))
62
                   OR Replicate(Zeros(32): Replicate(tmask_or<5>, 32), 1));
65
        // Compute "wraparound mask"
        wmask_and = immr OR NOT(levels);
wmask or = immr AND levels;
66
67
68
        wmask = Zeros(64):
70
        wmask = (wmask)
71
                  AND Replicate(Ones(1): Replicate(wmask_and<0>, 1), 32))
72
                   OR Replicate(Replicate(wmask_or<0>, 1) : Zeros(1), 32));
73
        // optimization of first step:
74
        // wmask = Replicate(wmask_or<0> : '0', 32);
75
        wmask = ((wmask
76
                  AND Replicate(Ones(2): Replicate(wmask_and<1>, 2), 16))
77
78
                   OR Replicate(Replicate(wmask_or<1>, 2) : Zeros(2), 16));
        wmask = ((wmask
79
                  AND Replicate (Ones (4) : Replicate (wmask_and<2>, 4), 8))
80
                   OR Replicate(Replicate(wmask_or<2>, 4) : Zeros(4), 8));
81
        wmask = ((wmask
82
                  AND Replicate(Ones(8): Replicate(wmask_and<3>, 8), 4))
83
                   OR Replicate(Replicate(wmask_or<3>, 8) : Zeros(8), 4));
84
        wmask = (wmask)
85
                  AND Replicate(Ones(16) : Replicate(wmask_and<4>, 16), 2))
86
                   OR Replicate (Replicate (wmask_or<4>, 16) : Zeros(16), 2));
87
        wmask = ((wmask
                  AND Replicate (Ones (32) : Replicate (wmask_and<5>, 32), 1))
89
                   OR Replicate (Replicate (wmask_or<5>, 32) : Zeros(32), 1));
90
        if diff<6> != '0' then // borrow from S - R
91
92
            wmask = wmask AND tmask;
        else
             wmask = wmask OR tmask;
        return (wmask<M-1:0>, tmask<M-1:0>);
```

# 5.167 aarch64/instrs/integer/ins-ext/insert/movewide/movewideop/MoveWideOp

1 enumeration MoveWideOp\_N, MoveWideOp\_Z, MoveWideOp\_K;

# 5.168 aarch64/instrs/integer/logical/movwpreferred/MoveWidePreferred

```
// MoveWidePreferred()
2
3
    // Return TRUE if a bitmask immediate encoding would generate an immediate
       value that could also be represented by a single MOVZ or MOVN instruction.
    // Used as a condition for the preferred MOV<-ORR alias.
    boolean MoveWidePreferred(bit sf, bit immN, bits(6) imms, bits(6) immr)
        integer S = UInt(imms);
integer R = UInt(immr);
10
11
        integer width = if sf == '1' then 64 else 32;
12
        // element size must equal total immediate size
if sf == '1' && immN:imms != '1xxxxxx' then
13
14
            return FALSE;
15
        if sf == '0' && immN:imms != '00xxxxx' then
17
             return FALSE;
18
19
         // for MOVZ must contain no more than 16 ones
20
        if S < 16 then
             // ones must not span halfword boundary when rotated
22
             return (-R MOD 16) <= (15 - S);
23
24
         // for MOVN must contain no more than 16 zeros
25
        if S >= width - 15 then
            // zeros must not span halfword boundary when rotated
```

### 5.169 aarch64/instrs/integer/shiftreg/DecodeShift

### 5.170 aarch64/instrs/integer/shiftreg/ShiftReg

```
// ShiftReg()
// ========
// Perform shift of a register operand

bits(N) ShiftReg(integer reg, ShiftType shiftype, integer amount)
bits(N) result = X[reg];
case shiftype of
when ShiftType_LSL result = LSL(result, amount);
when ShiftType_LSR result = LSR(result, amount);
when ShiftType_ASR result = ASR(result, amount);
when ShiftType_ASR result = ROR(result, amount);
return result;
```

### 5.171 aarch64/instrs/integer/shiftreg/ShiftType

```
1 enumeration ShiftType {ShiftType_LSL, ShiftType_LSR, ShiftType_ASR, ShiftType_ROR};
```

# 5.172 aarch64/instrs/logicalop/LogicalOp

```
l enumeration LogicalOp {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR};
```

# 5.173 aarch64/instrs/memory/memop/MemAtomicOp

# 5.174 aarch64/instrs/memory/memop/MemOp

```
1 enumeration MemOp_KemOp_LOAD, MemOp_STORE, MemOp_PREFETCH);
```

# 5.175 aarch64/instrs/memory/prefetch/Prefetch

```
// Prefetch()
    // Decode and execute the prefetch hint on ADDRESS specified by PRFOP
    Prefetch (bits (64) address, bits (5) prfop)
        PrefetchHint hint:
        integer target;
        boolean stream;
11
        case prfop<4:3> of
          when '00' hint = Prefetch_READ;
when '01' hint = Prefetch EXEC;
                                                         // PLD: prefetch for load
12
                                                         // PLI: preload instructions
13
             when '10' hint = Prefetch_WRITE;
                                                         // PST: prepare for store
             when '11' return;
                                                         // unallocated hint
        target = UInt(prfop<2:1>);
stream = (prfop<0> != '0');
                                                          // target cache level
                                                          // streaming (non-temporal)
18
        Hint_Prefetch(address, hint, target, stream);
       return;
```

### 5.176 aarch64/instrs/system/barriers/barrierop/MemBarrierOp

### 5.177 aarch64/instrs/system/hints/syshintop/SystemHintOp

```
1 enumeration SystemHintOp {
2     SystemHintOp_NOP,
3     SystemHintOp_YIELD,
4     SystemHintOp_WFE,
5     SystemHintOp_WFI,
6     SystemHintOp_SEV,
7     SystemHintOp_SEVL,
8     SystemHintOp_ESB,
9     SystemHintOp_PSB,
10     SystemHintOp_CSDB
11  };
```

# 5.178 aarch64/instrs/system/register/cpsr/pstatefield/PSTATEField

# 5.179 aarch64/instrs/system/sysops/sysop/SysOp

```
// SysOp()
    SystemOp SysOp(bits(3) op1, bits(4) CRn, bits(4) CRm, bits(3) op2)
        case op1:CRn:CRm:op2 of
             when '000 0111 1000 000' return Sys_AT;
                                                            // S1E1R
6
             when '100 0111 1000 000' return Sys_AT;
when '110 0111 1000 000' return Sys_AT;
                                                            // S1E2R
                                                            // S1E3R
             when '000 0111 1000 001' return Sys_AT;
             when '100 0111 1000 001' return Sys_AT;
             when '110 0111 1000 001' return Sys_AT;
                                                            // S1E3W
// S1E0R
11
             when '000 0111 1000 010' return Sys_AT;
12
             when '000 0111 1000 011' return Sys_AT;
                                                            // S1E0W
```

```
when '100 0111 1000 100' return Sys_AT;
            when '100 0111 1000 101' return Sys_AT;
            when '100 0111 1000 110' return Sys_AT;
            when '100 0111 1000 111' return Sys_AT;
                                                        // S12E0W
            when '011 0111 0100 001' return Sys_DC;
            when '000 0111 0110 001' return Sys_DC;
                                                        // IVAC
            when '000 0111 0110 010' return Sys_DC;
20
                                                           ISW
            when '011 0111 1010 001' return Sys_DC;
                                                           CVAC
            when '000 0111 1010 010' return Sys_DC;
            when '011 0111 1011 001' return Sys_DC;
24
25
            when '011 0111
                           1110 001' return Sys_DC;
            when '000 0111 1110 010' return Sys_DC;
                                                           CISW
26
            when '011 0111 1101 001' return Sys DC;
                                                           CVADP
27
            when '000 0111 0001 000' return Sys_IC;
                                                           IALLUIS
            when '000 0111 0101 000' return Sys_IC;
29
30
            when '011 0111 0101 001' return Sys_IC;
            when '100 1000 0000 001' return Sys_TLBI; //
                                                           IPAS2E1IS
31
32
            when '100 1000 0000 101' return Sys_TLBI; //
                                                           IPAS2LE1IS
            when '000 1000 0011 000' return Sys_TLBI; //
                                                           VMALLE1TS
            when '100 1000 0011 000' return Sys_TLBI; //
            when '110 1000 0011 000' return Sys_TLBI; //
            when '000 1000 0011 001' return Sys_TLBI; //
            when '100 1000 0011 001' return Sys_TLBI; //
37
38
            when '110 1000 0011 001' return Sys_TLBI; //
                                                           VAE3TS
            when '000 1000 0011 010' return Sys_TLBI; //
                                                           ASIDE1IS
            when '000 1000 0011 011' return Sys_TLBI; //
39
                                                           VAAE1IS
            when '100 1000 0011 100' return Sys_TLBI; //
            when '000 1000 0011 101' return Sys_TLBI; //
            when '100 1000 0011 101' return Sys_TLBI; //
43
44
            when '110
                      1000 0011 101' return Sys_TLBI; //
                                                           VALE3TS
            when '100 1000 0011 110' return Sys_TLBI; //
                                                           VMALLS12E1TS
            when '000 1000 0011 111' return Sys_TLBI; //
45
                                                           VAALE1IS
46
            when '100 1000 0100 001' return Sys_TLBI; //
                                                           IPAS2E1
            when '100 1000 0100 101' return Sys_TLBI; //
                       1000 0111 000' return Sys_TLBI; //
            when '000
            when '100 1000 0111 000' return Sys_TLBI; //
49
                                                           ALLE2
50
            when '110 1000 0111 000' return Sys_TLBI; //
            when '000 1000 0111 001' return Sys_TLBI; //
            when '100 1000 0111 001' return Sys_TLBI; //
            when '110 1000 0111 001' return Sys_TLBI; //
            when '000 1000 0111 010' return Sys_TLBI; //
            when '000 1000 0111 011' return Sys_TLBI; //
                                                           VAAE1
            when '100 1000 0111 100' return Sys_TLBI; //
when '000 1000 0111 101' return Sys_TLBI; //
                                                           ALLE1
            when '100 1000 0111 101' return Sys_TLBI; //
                      1000 0111 101' return Sys_TLBI; //
                       1000 0111 110' return Sys_TLBI; //
            when '000 1000 0111 111' return Sys_TLBI; // VAALE1
        return Sys_SYS;
```

# 5.180 aarch64/instrs/system/sysops/sysop/SystemOp

```
1 enumeration SystemOp {Sys_AT, Sys_DC, Sys_IC, Sys_TLBI, Sys_SYS};
```

# 5.181 aarch64/instrs/vector/arithmetic/binary/uniform/logical/bsl-eor/vbitop/VBitOp

```
1 enumeration VBitOp_VBIF, VBitOp_VBIT, VBitOp_VBSL, VBitOp_VEOR);
```

### 5.182 aarch64/instrs/vector/arithmetic/unary/cmp/compareop/CompareOp

# 5.183 aarch64/instrs/vector/logical/immediateop/ImmediateOp

### 5.184 aarch64/instrs/vector/reduce/reduceop/Reduce

```
// Reduce()
2
3
   bits(esize) Reduce(ReduceOp op, bits(N) input, integer esize)
        integer half:
        bits(esize) hi;
        bits(esize) lo;
8
        bits(esize) result;
10
        if N == esize then
            return input<esize-1:0>;
11
12
        half = N DIV 2;
14
        hi = Reduce(op, input<N-1:half>, esize);
        lo = Reduce(op, input<half-1:0>, esize);
15
16
17
        case op of
18
            when ReduceOp_FMINNUM
                result = FPMinNum(lo, hi, FPCR);
20
            when ReduceOp_FMAXNUM
21
22
                result = FPMaxNum(lo, hi, FPCR);
            when ReduceOp_FMIN
23
               result = FPMin(lo, hi, FPCR);
24
            when ReduceOp_FMAX
25
               result = FPMax(lo, hi, FPCR);
26
            when ReduceOp_FADD
27
               result = FPAdd(lo, hi, FPCR);
28
            when ReduceOp_ADD
29
                result = lo + hi;
        return result;
```

### 5.185 aarch64/instrs/vector/reduce/reduceop/ReduceOp

#### 5.186 aarch64/translation/attrs/AArch64.CombineS1S2Desc

```
// AArch64.CombineS1S2Desc()
    // Combines the address descriptors from stage 1 and stage 2
    AddressDescriptor AArch64.CombineS1S2Desc(AddressDescriptor sldesc, AddressDescriptor s2desc)
        AddressDescriptor result;
8
        result.paddress = s2desc.paddress;
10
        if IsFault(s1desc) || IsFault(s2desc) then
12
            result = if IsFault(s1desc) then s1desc else s2desc;
13
        else
14
            result.fault = AArch64.NoFault();
15
            if s2desc.memattrs.memtype == MemType_Device || s1desc.memattrs.memtype == MemType_Device then
                 result.memattrs.memtype = MemType_Device;
17
                 if sldesc.memattrs.memtype == MemType_Normal then
18
                     result.memattrs.device = s2desc.memattrs.device;
19
                 elsif s2desc.memattrs.memtype == MemType_Normal then
                    20
21
                     result.memattrs.device = CombineS1S2Device(s1desc.memattrs.device,
23
                                                              s2desc.memattrs.device);
24
25
                                          // Both Normal
                 result.memattrs.memtype = MemType_Normal;
                 result.memattrs.device = DeviceType UNKNOWN;
26
                 result.memattrs.inner = CombineS1S2AttrHints(sldesc.memattrs.inner, s2desc.memattrs.inner);
result.memattrs.outer = CombineS1S2AttrHints(sldesc.memattrs.outer, s2desc.memattrs.outer);
27
29
                 result.memattrs.shareable = (s1desc.memattrs.shareable || s2desc.memattrs.shareable);
30
                 \verb|result.memattrs.outershareable = (s1desc.memattrs.outershareable | | |
                                                     s2desc.memattrs.outershareable);
```

```
32
33     result.memattrs = CombineS1S2LCSC(result.memattrs, sldesc.memattrs, s2desc.memattrs);
34
35     result.memattrs = CanonicalizeMemoryAttributes(result.memattrs);
36
37     return result;
```

### 5.187 aarch64/translation/attrs/AArch64.InstructionDevice

```
1
    // AArch64.InstructionDevice()
2
    // Instruction fetches from memory marked as Device but not execute-never might generate a // Permission Fault but are otherwise treated as if from Normal Non-cacheable memory.
3
    AddressDescriptor AArch64.InstructionDevice(AddressDescriptor addrdesc, bits(64) vaddress,
                                                        bits(48) ipaddress, integer level,
                                                         AccType acctype, boolean iswrite, boolean secondstage,
9
                                                        boolean s2fs1walk)
10
         c = ConstrainUnpredictable(Unpredictable_INSTRDEVICE);
11
12
         assert c IN {Constraint_NONE, Constraint_FAULT};
13
14
        if c == Constraint_FAULT then
15
             addrdesc.fault = AArch64.PermissionFault(ipaddress, level, acctype, iswrite,
                                                              secondstage, s2fs1walk);
16
17
        else
18
             addrdesc.memattrs.memtype = MemType_Normal;
             addrdesc.memattrs.inner.attrs = MemAttr_NC;
addrdesc.memattrs.inner.hints = MemHint_No;
19
20
21
              addrdesc.memattrs.outer = addrdesc.memattrs.inner;
             addrdesc.memattrs = CanonicalizeMemoryAttributes(addrdesc.memattrs);
22
23
         return addrdesc:
```

#### 5.188 aarch64/translation/attrs/AArch64.S1AttrDecode

```
1
     // AArch64.S1AttrDecode()
 2
     // Converts the Stage 1 attribute fields, using the MAIR, to orthogonal
     // attributes and hints.
     MemoryAttributes AArch64.S1AttrDecode(bits(2) SH, bits(3) attr, AccType acctype)
8
          MemoryAttributes memattrs;
          mair = MAIR[];
11
           index = 8 * UInt(attr);
          attrfield = mair<index+7:index>;
12
13
          if ((attrfield<7:4> != '0000' && attrfield<3:0> == '0000') ||
    (attrfield<7:4> == '0000' && attrfield<3:0> != 'xx00')) then
14
15
                // Reserved, maps to an allocated value
                (-, attrfield) = ConstrainUnpredictableBits(Unpredictable_RESMAIR);
17
18
          if attrfield<7:4> == '0000' then
19
                                                                        // Device
                memattrs.memtype = MemType_Device;
20
21
                case attrfield<3:0> of
                     when '0000' memattrs.device = DeviceType_nGnRnE;
when '0100' memattrs.device = DeviceType_nGnRE;
when '1000' memattrs.device = DeviceType_nGRE;
when '1100' memattrs.device = DeviceType_nGRE;
otherwise Unreachable(); // Reserved,
22
23
24
25
26
                                                                       // Reserved, handled above
27
28
          elsif attrfield<3:0> != '0000' then
                                                                        // Normal
                memattrs.memtype = MemType_Normal;
                memattrs.outer = LongConvertAttrsHints(attrfield<7:4>, acctype);
memattrs.inner = LongConvertAttrsHints(attrfield<3:0>, acctype);
memattrs.shareable = SH<1> == '1';
30
31
32
                memattrs.outershareable = SH == '10';
33
35
                                                                        // Reserved, handled above
          return CanonicalizeMemoryAttributes(memattrs);
```

#### 5.189 aarch64/translation/attrs/AArch64.TranslateAddressS1Off

```
// AArch64.TranslateAddressS1Off()
    ^{\prime\prime}/ Called for stage 1 translations when translation is disabled to supply a default translation.
3
    // Note that there are additional constraints on instruction prefetching that are not described in
    // this pseudocode.
    TLBRecord AArch64.TranslateAddressS1Off(bits(64) vaddress, AccType acctype, boolean iswrite)
         assert !ELUsingAArch32(S1TranslationRegime());
10
         TLBRecord result:
11
         Top = AddrTop(vaddress, PSTATE.EL);
12
         if !IsZero(vaddress<Top:PAMax()>) then
              level = 0;
14
              ipaddress = bits(48) UNKNOWN;
15
              secondstage = FALSE;
s2fs1walk = FALSE;
16
17
18
              result.addrdesc.fault = AArch64.AddressSizeFault(ipaddress, level, acctype,
                                                                        iswrite, secondstage, s2fs1walk);
20
21
22
         default_cacheable = (HasS2Translation() && HCR_EL2.DC == '1');
23
24
         if default cacheable then
25
             // Use default cacheable settings
26
              result.addrdesc.memattrs.memtype = MemType_Normal;
27
28
              result.addrdesc.memattrs.inner.attrs = MemAttr_WB;
                                                                                 // Write-back
              result.addrdesc.memattrs.inner.hints = MemHint RWA;
29
              result.addrdesc.memattrs.shareable = FALSE;
30
              result.addrdesc.memattrs.outershareable = FALSE;
31
         elsif acctype != AccType_IFETCH then
32
             // Treat data as Device
              result.addrdesc.memattrs.memtype = MemType_Device;
result.addrdesc.memattrs.device = DeviceType_nGnRnE;
result.addrdesc.memattrs.inner = MemAttrHints UNKNOWN;
33
34
35
36
              // Instruction cacheability controlled by SCTLR_ELx.I
              cacheable = SCTLR[].I == '1';
              result.addrdesc.memattrs.memtype = MemType_Normal;
40
              if cacheable then
41
                  result.addrdesc.memattrs.inner.attrs = MemAttr_WT;
result.addrdesc.memattrs.inner.hints = MemHint RA;
42
43
              else
                  result.addrdesc.memattrs.inner.attrs = MemAttr_NC;
45
                   result.addrdesc.memattrs.inner.hints = MemHint_No;
              result.addrdesc.memattrs.shareable = TRUE;
47
              result.addrdesc.memattrs.outershareable = TRUE;
48
         result.addrdesc.memattrs.outer = result.addrdesc.memattrs.inner;
50
         result.addrdesc.memattrs = CanonicalizeMemoryAttributes(result.addrdesc.memattrs);
51
52
53
         // CDBM, LC and SC behavior is defined such that there is no
         // zeroing of tags, no faults and no tracking of stores.
result.addrdesc.memattrs.readtagzero = FALSE;
54
         result.addrdesc.memattrs.writetagfault = FALSE;
result.addrdesc.memattrs.readtagfault = FALSE;
55
         result.addrdesc.memattrs.readtagfaulttgen = bit UNKNOWN;
58
         result.addrdesc.memattrs.iss2writetagfault = FALSE;
59
60
         result.perms.ap = bits(3) UNKNOWN;
result.perms.xn = '0';
61
62
         result.perms.pxn = '0';
64
         result.nG = bit UNKNOWN;
65
         result.contiguous = boolean UNKNOWN;
         result.domain = bits(4) UNKNOWN;
result.level = integer UNKNOWN;
66
67
         result.blocksize = integer UNKNOWN;
         result.addrdesc.paddress.address = vaddress<47:0>;
result.addrdesc.paddress.NS = if IsSecure() then '0' else '1';
70
71
72
         result.addrdesc.fault = AArch64.NoFault();
         return result:
```

### 5.190 aarch64/translation/checks/AArch64.AccesslsPrivileged

```
// AArch64.AccessIsPrivileged()
   boolean AArch64.AccessIsPrivileged(AccType acctype)
        el = AArch64.AccessUsesEL(acctvpe);
6
       if el == ELO then
            ispriv = FALSE;
       elsif el == EL3 then
11
            ispriv = TRUE;
       elsif el == EL2 && (!IsInHost() || HCR_EL2.TGE == '0') then
12
           ispriv = TRUE;
13
       elsif HaveUAOExt() && PSTATE.UAO == '1' then
14
           ispriv = TRUE;
15
16
17
            ispriv = (acctype != AccType_UNPRIV);
18
19
      return ispriv;
```

#### 5.191 aarch64/translation/checks/AArch64.AccessUsesEL

### 5.192 aarch64/translation/checks/AArch64.CheckLoadTagsPermission

#### 5.193 aarch64/translation/checks/AArch64.CheckPermission

```
// AArch64.CheckPermission()
    // Function used for permission checking from AArch64 stage 1 translations
    FaultRecord AArch64.CheckPermission(Permissions perms, bits(64) vaddress, integer level,
                                                bit NS, AccType acctype, boolean iswrite)
         assert !ELUsingAArch32(S1TranslationRegime());
 8
         wxn = SCTLR[].WXN == '1';
10
11
         if (PSTATE.EL == ELO ||
              ISINHOSt() ||
PSTATE.EL == EL1) then
priv_r = TRUE;
priv_w = perms.ap<2> == '0';
13
14
15
              user_r = perms.ap<1> == '1';
16
              user_w = perms.ap<2:1> == '01';
18
19
              ispriv = AArch64.AccessIsPrivileged(acctype);
20
              pan = if HavePANExt() then PSTATE.PAN else '0';
21
              is_ldst = !(acctype IN {AccType_DC, AccType_DC_UNPRIV, AccType_AT, AccType_IFETCH});
is_atslxp = (acctype == AccType_AT && AArch64.ExecutingATSlxPInstr());
```

```
if pan == '1' && user_r && ispriv && (is_ldst || is_ats1xp) then
                 priv_r = FALSE;
                 priv_w = FALSE;
27
            user_xn = perms.xn == '1' || (user_w && wxn);
priv_xn = perms.pxn == '1' || (priv_w && wxn) || user_w;
28
29
30
31
            if ispriv then
                 (r, w, xn) = (priv_r, priv_w, priv_xn);
33
34
                 (r, w, xn) = (user_r, user_w, user_xn);
35
36
            // Access from EL2 or EL3
37
            r = TRUE;
             w = perms.ap<2> == '0';
39
            xn = perms.xn == '1' || (w && wxn);
40
41
         // Restriction on Secure instruction fetch
42
        if HaveEL(EL3) && IsSecure() && NS == '1' && SCR\_EL3.SIF == '1' then
43
            xn = TRUE;
44
45
        if acctype == AccType_IFETCH then
46
            fail = xn;
47
             failedread = TRUE;
        elsif acctype IN { AccType_ATOMICRW, AccType_ORDEREDRW, AccType_ORDEREDATOMICRW } then
48
49
            fail = !r || !w;
failedread = !r;
51
        elsif iswrite then
52
           fail = !w;
53
54
             failedread = FALSE;
        elsif acctype == AccType_DC && PSTATE.EL != ELO then
55
            // DC maintenance instructions operating by VA, cannot fault from stage 1 translation,
56
             // other than DC IVAC, which requires write permission, and operations executed at ELO,
             // which require read permission.
58
            fail = FALSE;
59
        else
60
            fail = !r;
            failedread = TRUE:
61
62
        if fail then
            secondstage = FALSE;
65
             s2fs1walk = FALSE;
            ipaddress = bits(48) UNKNOWN;
66
            return AArch64.PermissionFault (ipaddress, level, acctype,
67
68
                                              !failedread, secondstage, s2fs1walk);
        else
70
            return AArch64.NoFault();
```

#### 5.194 aarch64/translation/checks/AArch64.CheckS2Permission

```
// AArch64.CheckS2Permission()
    // Function used for permission checking from AArch64 stage 2 translations
    FaultRecord AArch64.CheckS2Permission(Permissions perms, bits(64) vaddress, bits(48) ipaddress,
                                             integer level, AccType acctype, boolean iswrite,
                                             boolean s2fs1walk, boolean hwupdatewalk)
8
        assert HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) && HasS2Translation();
10
        r = perms.ap<1> == '1';
        w = perms.ap<2> == '1';
12
13
        if HaveExtendedExecuteNeverExt() then
14
            case perms.xn:perms.xxn of
                 when '00' xn = FALSE;
when '01' xn = PSTATE.EL == EL1;
15
16
                 when '10' xn = TRUE;
when '11' xn = PSTATE.EL == ELO;
19
20
            xn = perms.xn == '1';
         // Stage 1 walk is checked as a read, regardless of the original type
21
22
        if acctype == AccType_IFETCH && !s2fs1walk then
23
24
25
        elsif (acctype_IN { AccType_ATOMICRW, AccType_ORDEREDRW, AccType_ORDEREDATOMICRW }) && !s2fs1walk then
26
            fail = !r || !w;
failedread = !r;
27
        elsif iswrite && !s2fs1walk then
28
            fail = !w;
```

```
failedread = FALSE;
        elsif acctype == AccType_DC && PSTATE.EL != ELO && !s2fs1walk then
           // DC maintenance instructions operating by VA, with the exception of DC IVAC, do
32
33
            // not generate Permission faults from stage 2 translation, other than when
34
            // performing a stage 1 translation table walk.
35
            fail = FALSE:
36
       elsif hwupdatewalk then
           fail = !w;
            failedread = !iswrite;
39
40
           fail = !r;
41
            failedread = !iswrite;
42
43
       if fail then
           domain = bits(4) UNKNOWN;
            secondstage = TRUE;
            return AArch64.PermissionFault (ipaddress, level, acctype,
46
47
                                            !failedread, secondstage, s2fs1walk);
48
        else
            return AArch64.NoFault();
```

### 5.195 aarch64/translation/checks/AArch64.CheckStoreTagsPermission

### 5.196 aarch64/translation/debug/AArch64.CheckBreakpoint

```
// AArch64.CheckBreakpoint()
2
3
    // Called before executing the instruction of length "size" bytes at "vaddress" in an AArch64
    // translation regime, when either debug exceptions are enabled, or halting debug is enabled
    // and halting is allowed.
5
    FaultRecord AArch64.CheckBreakpoint(bits(64) vaddress, integer size)
        assert !ELUsingAArch32(S1TranslationRegime());
        assert (UsingAArch32() && size IN {2,4}) || size == 4;
10
       match = FALSE:
11
12
       for i = 0 to UInt(ID_AA64DFR0_EL1.BRPs)
14
            match_i = AArch64.BreakpointMatch(i, vaddress, size);
15
            match = match || match_i;
16
       if match && HaltOnBreakpointOrWatchpoint() then
17
18
            reason = DebugHalt_Breakpoint;
19
            Halt(reason);
       elsif match then
           acctype = AccType_IFETCH;
iswrite = FALSE;
22
23
            return AArch64.DebugFault(acctype, iswrite);
        else
            return AArch64.NoFault();
```

# 5.197 aarch64/translation/debug/AArch64.CheckDebug

```
d_side = (acctype != AccType_IFETCH);
generate_exception = AArch64.GenerateDebugExceptions() && MDSCR_EL1.MDE == '1';
halt = HaltOnBreakpointOrWatchpoint();

if generate_exception || halt then
    if d_side then
    fault = AArch64.CheckWatchpoint(vaddress, acctype, iswrite, size);
else
    fault = AArch64.CheckBreakpoint(vaddress, size);

return fault;
```

# 5.198 aarch64/translation/debug/AArch64.CheckWatchpoint

```
// AArch64.CheckWatchpoint()
2
3
    // Called before accessing the memory location of "size" bytes at "address",
    // when either debug exceptions are enabled for the access, or halting debug // is enabled and halting is allowed.
    FaultRecord AArch64.CheckWatchpoint(bits(64) vaddress, AccType acctype,
                                          boolean iswrite, integer size)
        assert !ELUsingAArch32(S1TranslationRegime());
10
        match = FALSE:
11
        ispriv = AArch64.AccessIsPrivileged(acctype);
12
       for i = 0 to UInt(ID_AA64DFR0_EL1.WRPs)
15
            match = match || AArch64.WatchpointMatch(i, vaddress, size, ispriv, iswrite);
16
17
       if match && HaltOnBreakpointOrWatchpoint() then
            reason = DebugHalt_Watchpoint;
18
             Halt (reason);
20
21
           return AArch64.DebugFault(acctype, iswrite);
            return AArch64.NoFault();
```

### 5.199 aarch64/translation/faults/AArch64.AccessFlagFault

#### 5.200 aarch64/translation/faults/AArch64.AddressSizeFault

# 5.201 aarch64/translation/faults/AArch64.AlignmentFault

### 5.202 aarch64/translation/faults/AArch64.AsynchExternalAbort

```
// AArch64.AsynchExternalAbort()
    // Wrapper function for asynchronous external aborts
   FaultRecord AArch64.AsynchExternalAbort(boolean parity, bits(2) errortype, bit extflag)
        faulttype = if parity then Fault_AsyncParity else Fault_AsyncExternal;
        ipaddress = bits(48) UNKNOWN;
8
        level = integer UNKNOWN;
10
        acctype = AccType_NORMAL;
        iswrite = boolean UNKNOWN;
        secondstage = FALSE;
s2fs1walk = FALSE;
12
13
14
15
       return AArch64.CreateFaultRecord(faulttype, ipaddress, level, acctype, iswrite, extflag,
                                           errortype, secondstage, s2fs1walk);
17
   FaultRecord AArch64.CapabilityPagePermissionFault(AccType acctype, boolean secondstage, boolean is_store)
19
20
        ipaddress = bits(48) UNKNOWN;
        errortype = bits(2) UNKNOWN;
21
22
        level = integer UNKNOWN;
23
        extflag = bit UNKNOWN;
24
        s2fs1walk = FALSE;
25
26
        return AArch64.CreateFaultRecord(Fault_CapPagePerm, ipaddress, level, acctype, is_store,
                                          extflag, errortype, secondstage, s2fs1walk);
```

### 5.203 aarch64/translation/faults/AArch64.DebugFault

#### 5.204 aarch64/translation/faults/AArch64.NoFault

```
10 extflag = bit UNKNOWN;
11 errortype = bits(2) UNKNOWN;
12 secondstage = FALSE;
13 s2fslwalk = FALSE;
14
15 return AArch64.CreateFaultRecord(Fault_None, ipaddress, level, acctype, iswrite,
16 extflag, errortype, secondstage, s2fslwalk);
```

#### 5.205 aarch64/translation/faults/AArch64.PermissionFault

#### 5.206 aarch64/translation/faults/AArch64.TranslationFault

### 5.207 aarch64/translation/translation/AArch64.CheckAndUpdateDescriptor

```
// AArch64.CheckAndUpdateDescriptor()
    // Check and update translation table descriptor if hardware update is configured
    FaultRecord AArch64.CheckAndUpdateDescriptor(DescriptorUpdate result, FaultRecord fault,
                                                    boolean secondstage, bits(64) vaddress, AccType acctype,
                                                    boolean iswrite, boolean s2fs1walk, boolean hwupdatewalk,
7
                                                          →boolean iswritevalidcap)
        boolean hw_update_AF = FALSE;
10
        boolean hw_update_AP = FALSE;
        boolean hw_update_SC = FALSE;
11
12
13
        // Check if access flag can be updated \,
14
           Address translation instructions are permitted to update AF but not required
        if result.AF then
16
            if fault.statuscode == Fault_None || ConstrainUnpredictable(Unpredictable_AFUPDATE) ==
                  \hookrightarrow \texttt{Constraint\_TRUE} \ \textbf{then}
17
                 hw_update_AF = TRUE;
18
19
        write_perm_req = (iswrite |  acctype IN {AccType_ATOMICRW, AccType_ORDEREDRW, AccType_ORDEREDATOMICRW
               →}) && !s2fs1walk;
20
        if result.AP && fault.statuscode == Fault_None then
21
            hw_update_AP = (write_perm_req && !(acctype IN {AccType_AT, AccType_DC, AccType_DC_UNPRIV})) ||
                  →hwupdatewalk;
22
        if result.SC && fault.statuscode == Fault_None && iswritevalidcap && write_perm_req then
24
25
26
        if hw_update_AF || hw_update_AP || hw_update_SC then
            if secondstage || !HasS2Translation() then
  descaddr2 = result.descaddr;
2.7
28
29
             else
                 hwupdatewalk = TRUE;
```

```
descaddr2 = AArch64.SecondStageWalk(result.descaddr, vaddress, acctype, iswrite, 8,
                        →hwupdatewalk);
                  if IsFault(descaddr2) then
33
                       return descaddr2.fault;
34
35
             accdesc = CreateAccessDescriptor(AccType_ATOMICRW);
             desc = _Mem[descaddr2, 8, accdesc];
el = AArch64.AccessUsesEL(acctype);
36
37
             case el of
39
                  when EL3
40
                      reversedescriptors = SCTLR_EL3.EE == '1';
41
                  when EL2
42
                      reversedescriptors = SCTLR_EL2.EE == '1';
43
                  otherwise
                      reversedescriptors = SCTLR_EL1.EE == '1';
45
             \textbf{if} \ \texttt{reversedescriptors} \ \textbf{then}
46
                  desc = BigEndianReverse(desc);
47
48
             if hw_update_AF then
49
                  desc<10> =
             if hw_update_AP then
                  desc<7> = (if secondstage then '1' else '0');
             if hw_update_SC then
  desc<60> = '1';
52
53
54
55
             Mem[descaddr2,8,accdesc] = if reversedescriptors then BigEndianReverse(desc) else desc;
56
```

### 5.208 aarch64/translation/translation/AArch64.FirstStageTranslate

```
// AArch64.FirstStageTranslate()
   // Perform a stage 1 translation walk. The function used by Address Translation operations is
   // similar except it uses the translation regime specified for the instruction.
  AddressDescriptor AArch64.FirstStageTranslate(bits(64) vaddress, AccType acctype, boolean iswrite,
                                                 boolean wasaligned, integer size)
8
       boolean iswritevalidcap = FALSE;
       return AArch64.FirstStageTranslateWithTag(vaddress, acctype, iswrite, wasaligned, size,
            →iswritevalidcap);
```

### 5.209 aarch64/translation/translation/AArch64.FirstStageTranslateWithTag

```
// AArch64.FirstStageTranslateWithTag()
    // Perform a stage 1 translation walk.
    // An additional argument specifies whether the translation is used for writing a valid capability.
   AddressDescriptor AArch64.FirstStageTranslateWithTag(bits(64) vaddress, AccType acctype, boolean iswrite, boolean wasaligned, integer size, boolean
                                                                  →iswritevalidcap)
8
9
        s1_enabled = AArch64.IsStageOneEnabled(acctype);
10
        ipaddress = bits(48) UNKNOWN;
11
        secondstage = FALSE;
        s2fs1walk = FALSE;
12
13
14
                                                      // First stage enabled
15
            S1 = AArch64.TranslationTableWalk(ipaddress, vaddress, acctype, iswrite, secondstage,
16
                                                   s2fs1walk, size);
17
            permissioncheck = TRUE;
18
        else
19
            S1 = AArch64.TranslateAddressS1Off(vaddress, acctype, iswrite);
20
            permissioncheck = FALSE;
21
22
        // Check for unaligned data accesses to Device memory
23
        if ((!wasaligned && acctype != AccType_IFETCH) || (acctype == AccType_DCZVA))
24
            && !IsFault(S1.addrdesc) && S1.addrdesc.memattrs.memtype == MemType_Device then
            S1.addrdesc.fault = AArch64.AlignmentFault(acctype, iswrite, secondstage);
26
        if !IsFault(S1.addrdesc) && permissioncheck then
27
            S1.addrdesc.fault = AArch64.CheckPermission(S1.perms, vaddress, S1.level,
28
                                                           S1.addrdesc.paddress.NS,
29
                                                           acctype, iswrite);
```

```
// Check for instruction fetches from Device memory not marked as execute-never. If there has
           not been a Permission Fault then the memory is not marked execute-never.
        if (!IsFault(S1.addrdesc) && S1.addrdesc.memattrs.memtype == MemType_Device &&
34
            acctype == AccType_IFETCH) then
35
            S1.addrdesc = AArch64.InstructionDevice(S1.addrdesc, vaddress, ipaddress, S1.level,
36
                                                       acctype, iswrite,
37
                                                       secondstage, s2fs1walk);
        // Check and update translation table descriptor if required
        s2fs1walk = FALSE;
41
        S1.addrdesc.fault = AArch64.CheckAndUpdateDescriptor(S1.descupdate, S1.addrdesc.fault,
                                                                secondstage, vaddress, acctype, iswrite, s2fslwalk, hwupdatewalk,
42
                                                                      →iswritevalidcap);
45
        return S1.addrdesc;
```

#### 5.210 aarch64/translation/translation/AArch64.FullTranslate

### 5.211 aarch64/translation/translation/AArch64.FullTranslateWithTag

```
// AArch64.FullTranslateWithTag()
    // Perform both stage 1 and stage 2 translation walks for the current translation regime.
    // An additional argument specifies whether the translation is used for writing a valid capability.
   AddressDescriptor AArch64.FullTranslateWithTag(bits(64) vaddress, AccType acctype, boolean iswrite, boolean wasaligned, integer size, boolean iswritevalidcap)
        // First Stage Translation
10
        S1 = AArch64.FirstStageTranslateWithTag(vaddress, acctype, iswrite, wasaligned, size, iswritevalidcap);
        11
12
            hwupdatewalk = FALSE;
13
             // If the first stage of translation will fault a write of a valid capability
15
             // the second stage of translation should not perform any hardware update due to
             // a store of a valid capability.
17
            \textbf{if} \ \texttt{S1.memattrs.writetagfault} \ \textbf{then}
18
            iswritevalidcap = FALSE;
result = AArch64.SecondStageTranslate(S1, vaddress, acctype, iswrite, wasaligned, s2fslwalk,
                                                      size, hwupdatewalk, iswritevalidcap);
            result = S1;
23
        return result:
```

# 5.212 aarch64/translation/translation/AArch64.lsStageOneEnabled

### 5.213 aarch64/translation/translation/AArch64.SecondStageTranslate

```
// AArch64.SecondStageTranslate()
    // Perform a stage 2 translation walk. The function used by Address Translation operations is
3
    // similar except it uses the translation regime specified for the instruction.
    AddressDescriptor AArch64.SecondStageTranslate(AddressDescriptor S1, bits(64) vaddress,
                                                       AccType acctype, boolean iswrite, boolean wasaligned,
                                                      boolean s2fs1walk, integer size, boolean hwupdatewalk,
8
                                                           →boolean iswritevalidcap)
9
        assert HasS2Translation();
10
        s2_enabled = HCR_EL2.VM == '1' || HCR_EL2.DC == '1';
11
        secondstage = TRUE;
13
14
        if s2_enabled then
                                                     // Second stage enabled
            ipaddress = S1.paddress.address<47:0>;
15
            S2 = AArch64.TranslationTableWalk(ipaddress, vaddress, acctype, iswrite, secondstage,
16
                                                   s2fs1walk, size);
19
             // Check for unaligned data accesses to Device memory
20
            if ((!wasaligned && acctype != AccType_IFETCH) || (acctype == AccType_DCZVA))
21
                 && S2.addrdesc.memattrs.memtype == MemType_Device && !IsFault(S2.addrdesc) then
22
                 S2.addrdesc.fault = AArch64.AlignmentFault(acctype, iswrite, secondstage);
23
             // Check for permissions on Stage2 translations
25
            if !IsFault (S2.addrdesc) then
26
27
                 S2.addrdesc.fault = AArch64.CheckS2Permission(S2.perms, vaddress, ipaddress, S2.level,
                                                                  acctype, iswrite, s2fs1walk, hwupdatewalk);
28
            // Check for instruction fetches from Device memory not marked as execute-never. As there // has not been a Permission Fault then the memory is not marked execute-never.
29
            if (!s2fs1walk && !IsFault(S2.addrdesc) && S2.addrdesc.memattrs.memtype == MemType_Device &&
32
33
                 acctype == AccType_IFETCH) then
                 S2.addrdesc = AArch64.InstructionDevice(S2.addrdesc, vaddress, ipaddress, S2.level,
34
                                                           acctype, iswrite,
secondstage, s2fs1walk);
35
             // Check for protected table walk
             if (s2fs1walk && !IsFault(S2.addrdesc) && HCR_EL2.PTW == '1' &&
39
                 S2.addrdesc.memattrs.memtype == MemType_Device) then
40
                 S2.addrdesc.fault = AArch64.PermissionFault(ipaddress, S2.level, acctype,
41
                                                               iswrite, secondstage, s2fs1walk);
             // Check and update translation table descriptor if required
            S2.addrdesc.fault = AArch64.CheckAndUpdateDescriptor(S2.descupdate, S2.addrdesc.fault,
45
                                                                    secondstage, vaddress, acctype,
46
                                                                     iswrite, s2fs1walk, hwupdatewalk,
                                                                          →iswritevalidcap);
            result = AArch64.CombineS1S2Desc(S1, S2.addrdesc);
48
        else
49
            result = S1;
50
        return result:
```

# 5.214 aarch64/translation/translation/AArch64.SecondStageWalk

#### 5.215 aarch64/translation/translation/AArch64.TranslateAddress

### 5.216 aarch64/translation/translation/AArch64.TranslateAddressWithTag

```
// AArch64.TranslateAddressWithTag()
2
    // Entry point for translating an address with an additional argument specifying if the translation
    // is for writing a valid capability
   AddressDescriptor AArch64.TranslateAddressWithTag(bits(64) vaddress, AccType acctype, boolean iswrite,
                                                      boolean wasaligned, integer size, boolean

→iswritevalidcap)

8
        assert(iswrite || !iswritevalidcap);
9
        result = AArch64.FullTranslateWithTag(vaddress, acctype, iswrite, wasaligned, size, iswritevalidcap);
10
       if !(acctype IN {AccType_PTW, AccType_IC, AccType_AT}) && !IsFault(result) then
11
           result.fault = AArch64.CheckDebug(vaddress, acctype, iswrite, size);
14
        // Update virtual address for abort functions
15
        result.vaddress = ZeroExtend(vaddress);
16
        return result:
```

#### 5.217 aarch64/translation/walk/AArch64.TranslationTableWalk

```
1
    // AArch64.TranslationTableWalk()
2
    // Returns a result of a translation table walk
    // Implementations might cache information from memory in any number of non-coherent TLB
    // caching structures, and so avoid memory accesses that have been expressed in this
    // pseudocode. The use of such TLBs is not expressed in this pseudocode.
    TLBRecord AArch64.TranslationTableWalk(bits(48) ipaddress, bits(64) vaddress,
10
                                                 AccType acctype, boolean iswrite, boolean secondstage,
11
                                                 boolean s2fs1walk, integer size)
         if !secondstage then
13
             assert !ELUsingAArch32(S1TranslationRegime());
14
         else
             assert HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) && HasS2Translation();
15
16
18
         AddressDescriptor descaddr:
19
         bits(64) baseregister;
20
        bits(64) inputaddr;
                                       // Input Address is 'vaddress' for stage 1, 'ipaddress' for stage 2
21
22
         descaddr.memattrs.memtype = MemType_Normal;
23
24
         // Derived parameters for the page table walk:
                                                   - Size of Table is 4KB, 16KB or 64KB in AArch64
- Bits of address consumed at each level
25
            grainsize = Log2(Size of Table)
26
         // stride = Log2(Address per Level)
         // firstblocklevel = First level where a block entry is allowed
// ps = Physical Address size as encoded in TCR_EL1.IPS or TCR_ELx/VTCR_EL2.PS
// inputsize = Log2(Size of Input Address) - Input Address size in bits
27
28
30
             level = Level to start walk from
         // This means that the number of levels after start level = 3-level
32
33
         if !secondstage then
34
             // First stage translation
35
             inputaddr = ZeroExtend(vaddress);
             el = AArch64.AccessUsesEL(acctype);
37
             top = AddrTop(inputaddr, el);
38
             if el == EL3 then
                  largegrain = TCR_EL3.TG0 == '01';
```

```
midgrain = TCR_EL3.TG0 == '10';
                       inputsize = 64 - UInt(TCR_EL3.TOSZ);
                       inputsize_max = if Have52BitVAExt() && largegrain then 52 else 48;
42
43
                       inputsize_min = 64 - 39;
44
                       if inputsize < inputsize_min then</pre>
                            c = ConstrainUnpredictable(Unpredictable_RESTNSZ);
assert c IN {Constraint_FORCE, Constraint_FAULT);
if c == Constraint_FORCE then inputsize = inputsize_min;
45
46
48
                       ps = TCR EL3.PS:
                       basefound = inputsize >= inputsize_min && inputsize <= inputsize_max &&
49
                             →IsZero(inputaddr<top:inputsize>);
                       disabled = FALSE;
50
51
                       baseregister = TTBR0 EL3;
                       descaddr.memattrs = WalkAttrDecode(TCR_EL3.SH0, TCR_EL3.ORGN0, TCR_EL3.IRGN0, secondstage); reversedescriptors = SCTLR_EL3.EE == '1';
52
                      lookupsecure = TRUE;
singlepriv = TRUE;
54
55
                      update_AF = HaveAccessFlagUpdateExt() && TCR_EL3.HA == '1';
update_AP = HaveDirtyBitModifierExt() && update_AF && TCR_EL3.HD == '1';
hierattrsdisabled = AArch64.HaveHPDExt() && TCR_EL3.HPD == '1';
56
57
58
                 elsif ELIsInHost(el) then
                       if inputaddr<top> == '0' then
                            largegrain = TCR_EL2.TG0 == '01';
midgrain = TCR_EL2.TG0 == '10';
inputsize = 64 - UInt(TCR_EL2.TOSZ);
61
62
63
                            inputsize_max = if Have52BitVAExt() && largegrain then 52 else 48;
64
                            inputsize_min = 64 - 39;
65
                            if inputsize < inputsize_min then</pre>
67
                                  c = ConstrainUnpredictable(Unpredictable_RESTnSZ);
68
                                  assert c IN {Constraint_FORCE, Constraint_FAULT};
                            if c == Constraint_FORCE then inputsize = inputsize_min;
basefound = inputsize >= inputsize_min && inputsize <= inputsize_max &&</pre>
69
70
                            →IsZero(inputaddr<top:inputsize>);
disabled = TCR_EL2.EPD0 == '1';
71
                            baseregister = TTBR0_EL2;
72
73
74
75
                            descaddr.memattrs = WalkAttrDecode(TCR_EL2.SH0, TCR_EL2.ORGN0, TCR_EL2.IRGN0, secondstage);
hierattrsdisabled = AArch64.HaveHPDExt() && TCR_EL2.HPD0 == '1';
                       else
76
                            inputsize = 64 - UInt(TCR_EL2.T1SZ);
                            largegrain = TCR_EL2.TG1 == '11';
midgrain = TCR_EL2.TG1 == '01';
77
                                                                                   // TG1 and TG0 encodings differ
78
79
80
                            inputsize_max = if Have52BitVAExt() && largegrain then 52 else 48; inputsize_min = 64 - 39;
                            if inputsize < inputsize_min then</pre>
81
                                  c = ConstrainUnpredictable (Unpredictable_RESTnSZ);
82
                                  assert c IN {Constraint_FORCE, Constraint_FAULT};
83
84
                                  if c == Constraint_FORCE then inputsize = inputsize_min;
85
                            basefound = inputsize >= inputsize_min && inputsize <= inputsize_max &&
                                   \hookrightarrowIsOnes(inputaddr<top:inputsize>);
                            disabled = TCR_EL2.EPD1 == '1';
baseregister = TTBR1_EL2;
86
87
                            descaddr.memattrs = WalkAttrDecode(TCR_EL2.SH1, TCR_EL2.ORGN1, TCR_EL2.IRGN1, secondstage);
hierattrsdisabled = AArch64.HaveHPDExt() && TCR_EL2.HPD1 == '1';
88
90
                       ps = TCR EL2.IPS;
91
                       reversedescriptors = SCTLR_EL2.EE == '1';
                      lookupsecure = FALSE;
singlepriv = FALSE;
update_AF = HaveAccessFlagUpdateExt() && TCR_EL2.HA == '1';
92
93
95
                       update_AP = HaveDirtyBitModifierExt() && update_AF && TCR_EL2.HD == '1';
                 elsif el == EL2 then
                      inputsize = 64 - UInt(TCR_EL2.TOSZ);
largegrain = TCR_EL2.TG0 == '01';
midgrain = TCR_EL2.TG0 == '10';
97
98
99
                       inputsize_max = if Have52BitVAExt() && largegrain then 52 else 48; inputsize_min = 64 - 39;
100
                       if inputsize < inputsize_min then</pre>
102
103
                            c = ConstrainUnpredictable(Unpredictable_RESTnSZ);
104
                            assert c IN {Constraint_FORCE, Constraint_FAULT}
105
                            if c == Constraint_FORCE then inputsize = inputsize_min;
106
                       ps = TCR_EL2.PS;
107
                       basefound = inputsize >= inputsize_min && inputsize <= inputsize_max &&
                             →IsZero(inputaddr<top:inputsize>);
108
                       disabled = FALSE;
                       baseregister = TTBR0_EL2;
109
                      descaddr.memattrs = WalkAttrDecode(TCR_EL2.SH0, TCR_EL2.ORGN0, TCR_EL2.IRGN0, secondstage);
reversedescriptors = SCTLR_EL2.EE == '1';
lookupsecure = FALSE;
110
111
112
                       singlepriv = TRUE;
113
                      update_AF = HaveAccessFlagUpdateExt() && TCR_EL2.HA == '1';
update_AP = HaveDirtyBitModifierExt() && update_AF && TCR_EL2.HD == '1';
114
115
                      hierattrsdisabled = AArch64.HaveHPDExt() && TCR_EL2.HPD == '1';
116
                 else
```

```
if inputaddr<top> == '0' then
                         inputsize = 64 - UInt(TCR_EL1.TOSZ);
largegrain = TCR_EL1.TG0 == '01';
119
120
                         midgrain = TCR_EL1.TG0 == '10';
121
                         inputsize_max = if Have52BitVAExt() && largegrain then 52 else 48;
inputsize_min = 64 - 39;
122
123
                         if inputsize < inputsize_min then
    c = ConstrainUnpredictable (Unpredictable_RESTnSZ);</pre>
124
125
                              assert c IN {Constraint_FORCE, Constraint_FAULT};
126
                              if c == Constraint_FORCE then inputsize = inputsize_min;
127
128
                         basefound = inputsize >= inputsize_min && inputsize <= inputsize_max &&
                         →IsZero(inputaddr<top:inputsize>);
disabled = TCR_EL1.EPD0 == '1';
129
130
                         baseregister = TTBR0_EL1;
                         descaddr.memattrs = WalkAttrDecode(TCR_EL1.SH0, TCR_EL1.ORGN0, TCR_EL1.IRGN0, secondstage);
hierattrsdisabled = AArch64.HaveHPDExt() && TCR_EL1.HPD0 == '1';
131
132
133
                    else
134
                         inputsize = 64 - UInt(TCR_EL1.T1SZ);
                         largegrain = TCR_EL1.TG1 == '11';
midgrain = TCR_EL1.TG1 == '01';
                                                                          // TG1 and TG0 encodings differ
135
136
                         inputsize_max = if Have52BitVAExt() && largegrain then 52 else 48; inputsize_min = 64 - 39;
137
138
139
                         if inputsize < inputsize_min then</pre>
140
                              c = ConstrainUnpredictable(Unpredictable_RESTnSZ);
                              assert c IN {Constraint_FORCE, Constraint_FAULT);
if c == Constraint_FORCE then inputsize = inputsize_min;
141
142
                         basefound = inputsize >= inputsize_min && inputsize <= inputsize_max &&
143
                                 →IsOnes(inputaddr<top:inputsize>);
144
                         disabled = TCR_EL1.EPD1 == '1';
145
                         baseregister = TTBR1_EL1;
                         descaddr.memattrs = WalkAttrDecode(TCR_EL1.SH1, TCR_EL1.ORGN1, TCR_EL1.IRGN1, secondstage);
hierattrsdisabled = AArch64.HaveHPDExt() && TCR_EL1.HPD1 == '1';
146
147
148
                    ps = TCR EL1.IPS;
149
                    reversedescriptors = SCTLR_EL1.EE == '1';
                    lookupsecure = IsSecure();
singlepriv = FALSE;
update_AF = HaveAccessFlagUpdateExt() && TCR_EL1.HA == '1';
update_AP = HaveDirtyBitModifierExt() && update_AF && TCR_EL1.HD == '1';
150
151
152
153
154
               if largegrain then
                    grainsize = 16;
155
                                                                                               // Log2(64KB page size)
                    firstblocklevel = 2;
156
                                                                                               // Largest block is 512MB (2^29
                          ⇔bytes)
               elsif midgrain then
157
158
                    grainsize = 14;
                                                                                               // Log2(16KB page size)
159
                    firstblocklevel = 2:
                                                                                               // Largest block is 32MB (2^25
                          →bvtes)
               else // Small grain
160
                    grainsize = 12;
                                                                                               // Log2(4KB page size)
161
                    firstblocklevel = 1;
162
                                                                                               // Largest block is 1GB (2^30
                          ⇒bytes)
               stride = grainsize - 3;
163
                                                                                              // Log2(page size / 8 bytes)
164
                // The starting level is the number of strides needed to consume the input address
                level = 4 - (1 + ((inputsize - grainsize - 1) DIV stride));
166
167
          else
               // Second stage translation
168
               inputaddr = ZeroExtend(ipaddress);
inputsize = 64 - UInt(VTCR_EL2.TOSZ);
169
170
171
               largegrain = VTCR_EL2.TG0 == '01';
172
               midgrain = VTCR_EL2.TG0 == '10';
173
174
               inputsize max = 48;
               if inputsize > inputsize_max then
175
                    c = ConstrainUnpredictable(Unpredictable_RESTnSZ);
176
                    assert c IN {Constraint_FORCE, Constraint_FAULT};
177
178
                    if c == Constraint_FORCE then inputsize = inputsize_max;
179
               inputsize_min = 64 - 39;
180
               if inputsize < inputsize_min then</pre>
                    c = ConstrainUnpredictable(Unpredictable_RESTnSZ);
assert c IN {Constraint_FORCE, Constraint_FAULT};
181
182
183
                    if c == Constraint_FORCE then inputsize = inputsize_min;
               ps = VTCR_EL2.PS;
184
185
               basefound = inputsize >= inputsize_min && inputsize <= inputsize_max &&
                      →IsZero(inputaddr<63:inputsize>);
186
               disabled = FALSE:
187
               descaddr memattrs = WalkAttrDecode(VTCR EL2.SHO, VTCR EL2.ORGNO, VTCR EL2.IRGNO, secondstage):
188
               reversedescriptors = SCTLR_EL2.EE == '1';
189
               singlepriv = TRUE;
190
               update_AF = HaveAccessFlagUpdateExt() && VTCR_EL2.HA == '1';
               update_AP = HaveDirtyBitModifierExt() && update_AF && VTCR_EL2.HD == '1';
191
192
193
               lookupsecure = FALSE;
```

```
baseregister = VTTBR_EL2;
               startlevel = UInt(VTCR_EL2.SL0);
195
                if largegrain then
196
                    grainsize = 16;
level = 3 - startlevel;
197
                                                                                         // Log2(64KB page size)
198
                    firstblocklevel = 2:
                                                                                         // Largest block is 512MB (2^29 bytes)
199
200
               elsif midgrain then
                    grainsize = 14;
level = 3 - startlevel;
201
                                                                                         // Log2(16KB page size)
202
203
                    firstblocklevel = 2;
                                                                                         // Largest block is 32MB (2^25 bytes)
204
                else // Small grain
                    grainsize = 12;
level = 2 - startlevel;
                                                                                         // Log2(4KB page size)
205
206
               firstblocklevel = 1;
stride = grainsize - 3;
207
                                                                                         // Largest block is 1GB (2^30 bytes)
                                                                                         // Log2(page size / 8 bytes)
208
209
210
                // Limits on IPA controls based on implemented PA size. Level 0 is only
211
                  supported by small grain translations
212
               if largegrain then
                                                                           // 64KB pages
                    // Level 1 only supported if implemented PA size is greater than 2^42 bytes
if level == 0 || (level == 1 && PAMax() <= 42) then basefound = FALSE;</pre>
213
214
215
                elsif midgrain then
                                                                          // 16KB pages
216
                       Level 1 only supported if implemented PA size is greater than 2^40 bytes
217
                    if level == 0 || (level == 1 && PAMax() <= 40) then basefound = FALSE;
218
                                                                         // Small grain, 4KB pages
               else
                     // Level 0 only supported if implemented PA size is greater than 2^42 bytes
219
220
                    if level < 0 | (level == 0 && PAMax() <= 42) then basefound = FALSE;
221
222
                // If the inputsize exceeds the PAMax value, the behavior is CONSTRAINED UNPREDICTABLE
223
                inputsizecheck = inputsize;
               if inputsize > PAMax() && (!ELUsingAArch32(EL1) || inputsize > 40) then
    case ConstrainUnpredictable(Unpredictable_LARGEIPA) of
224
225
226
                         when Constraint_FORCE
227
                              // Restrict the inputsize to the PAMax value
228
                              inputsize = PAMax();
229
                              inputsizecheck = PAMax();
230
                         when Constraint_FORCENOSLCHECK
                              // As FORCE, except use the configured inputsize in the size checks below inputsize = PAMax();
231
232
233
                          when Constraint_FAULT
                              // Generate a translation fault
234
235
                              basefound = FALSE;
236
                         otherwise
237
                              Unreachable():
238
239
                // Number of entries in the starting level table =
240
                       (Size of Input Address)/((Address per level)^(Num levels remaining)*(Size of Table))
241
                startsizecheck = inputsizecheck - ((3 - level)*stride + grainsize); // Log2(Num of entries)
242
243
                // Check for starting level table with fewer than 2 entries or longer than 16 pages.
               // Check for starting level table with lewer than 2 entries of // Lower bound check is: startsizecheck < Log2(2 entries) // Upper bound check is: startsizecheck > Log2(pagesize/8*16)
244
245
246
                if startsizecheck < 1 || startsizecheck > stride + 4 then basefound = FALSE;
247
248
           \textbf{if} \hspace{0.1cm} \texttt{!basefound} \hspace{0.1cm} \textbf{||} \hspace{0.1cm} \texttt{disabled} \hspace{0.1cm} \textbf{then}
               level = 0; // AArch32 reports this as a level 1 fault result.addrdesc.fault = AArch64.TranslationFault(ipaddress, level, acctype, iswrite, secondstage, s2fslwalk);
249
250
251
252
               return result;
253
254
           case ps of
               when '000' outputsize = 32;
when '001' outputsize = 36;
255
256
257
               when '010'
                             outputsize = 40;
258
               when '011'
                             outputsize = 42;
259
                when '100'
                             outputsize = 44;
               when '101' outputsize = 48;
260
               otherwise
                             outputsize = integer IMPLEMENTATION_DEFINED "Reserved Intermediate Physical Address
261
                     ⇒size value":
262
263
           if outputsize > PAMax() then outputsize = PAMax();
264
265
           if outputsize < 48 && !IsZero(baseregister<47:outputsize>) then
266
               level = 0;
               result.addrdesc.fault = AArch64.AddressSizeFault(ipaddress, level, acctype, iswrite,
267
268
                                                                            secondstage, s2fs1walk);
269
               return result;
270
271
           // Bottom bound of the Base address is:
272
                  Log2(8 bytes per entry) +Log2(Number of entries in starting level table)
           // Number of entries in starting level table = 
// (Size of Input Address)/((Address per level)^(Num levels remaining)*(Size of Table))
273
```

```
baselowerbound = 3 + inputsize - ((3-level)*stride + grainsize); // Log2(Num of entries*8)
276
         baseaddress = baseregister<47:baselowerbound>:Zeros(baselowerbound);
277
278
         ns_table = if lookupsecure then '0' else '1';
279
         ap_table = '00';
xn_table = '0';
280
281
         pxn_table = '0';
282
283
         addrselecttop = inputsize - 1;
284
285
         repeat
286
             addrselectbottom = (3-level) *stride + grainsize;
287
288
             bits(48) index = ZeroExtend(inputaddr<addrselecttop:addrselectbottom>:'000');
289
             descaddr.paddress.address = baseaddress OR index;
290
              descaddr.paddress.NS = ns_table;
291
292
              // If there are two stages of translation, then the first stage table walk addresses
293
             // are themselves subject to translation
if secondstage || !HasS2Translation() then
    descaddr2 = descaddr;
294
295
296
297
                  hwupdatewalk = FALSE;
                  \label{eq:descaddr2} $$ $$ $ AArch64.SecondStageWalk$ (descaddr, vaddress, acctype, iswrite, 8, hwupdatewalk); $$ // Check for a fault on the stage 2 walk $$
298
299
300
                  if IsFault(descaddr2) then
301
                      result.addrdesc.fault = descaddr2.fault;
302
                       return result:
303
304
              // Update virtual address for abort functions
305
             descaddr2.vaddress = ZeroExtend(vaddress);
306
307
              accdesc = CreateAccessDescriptorPTW(acctype, secondstage, s2fs1walk, level);
308
             desc = _Mem[descaddr2, 8, accdesc];
309
310
             if reversedescriptors then desc = BigEndianReverse(desc);
311
              if desc<0> == '0' || (desc<1:0> == '01' && level == 3) then
312
                   // Fault (00), Reserved (10), or Block (01) at level
313
314
                  result.addrdesc.fault = AArch64.TranslationFault(ipaddress, level, acctype,
315
                                                                        iswrite, secondstage, s2fs1walk);
316
                  return result;
317
             // Valid Block, Page, or Table entry
if desc<1:0> == '01' || level == 3 then
   blocktranslate = TRUE;
318
319
                                                                           // Block (01) or Page (11)
320
321
                                                                            // Table (11)
322
                  if outputsize != 48 && !IsZero(desc<47:outputsize>) then
323
                       result.addrdesc.fault = AArch64.AddressSizeFault(ipaddress, level, acctype,
324
                                                                            iswrite, secondstage, s2fs1walk);
325
                      return result;
326
327
                  baseaddress = desc<47:grainsize>:Zeros(grainsize);
328
                  if !secondstage then
                      329
330
                  if !secondstage && !hierattrsdisabled then
331
332
                      ap_table<1> = ap_table<1> OR desc<62>;
                                                                       // read-only
333
334
                                   = xn_table
                                                  OR desc<60>;
335
                          pxn_table and ap_table[0] apply in EL1&O or EL2&O translation regimes
                      if !singlepriv then
336
                                       = pxn_table OR desc<59>;
337
                           pxn_table
                           ap_table<0> oR desc<61>; // privileged
338
339
340
                  level = level + 1;
341
                  addrselecttop = addrselectbottom - 1;
                  blocktranslate = FALSE;
342
         until blocktranslate;
343
344
345
          // Check block size is supported at this level
         if level < firstblocklevel then</pre>
346
347
             result.addrdesc.fault = AArch64.TranslationFault(ipaddress, level, acctype,
348
                                                                    iswrite, secondstage, s2fs1walk);
349
             return result:
350
351
          // Check for misprogramming of the contiguous bit
352
         if largegrain then
             num_ch_entries = 5;
353
354
         elsif midgrain then
355
             if level == 3 then
356
                  num ch entries = 7:
```

```
else num ch entries = 5;
358
         else num_ch_entries = 4;
359
360
         contiguousbitcheck = inputsize < (addrselectbottom + num_ch_entries);</pre>
361
         if contiguousbitcheck && desc<52> == '1' then
362
              if boolean IMPLEMENTATION_DEFINED "Translation fault on misprogrammed contiguous bit" then
363
364
                  result.addrdesc.fault = AArch64.TranslationFault(ipaddress, level, acctype,
365
                                                                         iswrite, secondstage, s2fs1walk);
366
                  return result;
367
         \ensuremath{//} Unpack the descriptor into address and upper and lower block attributes
368
369
         outputaddress = desc<47:addrselectbottom>:inputaddr<addrselectbottom-1:0>;
370
371
          // Check the output address is inside the supported range
372
         if outputsize != 48 && !IsZero(desc<47:outputsize>) then
373
              result.addrdesc.fault = AArch64.AddressSizeFault(ipaddress, level, acctype,
374
                                                                    iswrite, secondstage, s2fs1walk);
375
              return result;
376
377
          // Check Access Flag
378
         if desc<10> == '0' then
379
              if !update_AF then
380
                  result.addrdesc.fault = AArch64.AccessFlagFault(ipaddress, level, acctype,
381
                                                                       iswrite, secondstage, s2fs1walk);
382
                  return result;
383
              else
384
                  result.descupdate.AF = TRUE;
385
386
         if update_AP && desc<51> == '1' then
              // If hw update of access permission field is configured consider AP[2] as '0' / S2AP[2] as '1' if !secondstage && desc<7> == '1' then
387
388
389
                  desc<7> = '0';
390
                  result.descupdate.AP = TRUE;
391
              elsif secondstage && desc<7> == '0' then
392
                  desc<7> = '1';
393
                  result.descupdate.AP = TRUE;
         bits(4) ehwu = EffectiveHWU(PSTATE.EL, secondstage, vaddress<55>);
bit current_cdbm = ehwu<0> AND desc<59>;
394
395
396
         bit current_sc = ehwu<1> AND desc<60>;
397
         if current_cdbm == '1' && current_sc == '0' then
         result.descupdate.SC = TRUE;

// Required descriptor if AF, AP[2]/S2AP[2] or SC needs update
result.descupdate.descaddr = descaddr;
398
399
400
401
                                                                          // Bit[54] of the block/page descriptor
         xn = desc<54>;
403
         pxn = desc<53>;
                                                                          // Bit[53] of the block/page descriptor
              →holds PXN
404
         ap = desc<7:6>:'1';
                                                                          // Bits[7:6] of the block/page descriptor
              405
         contiguousbit = desc<52>;
406
         nG = desc<11>;
407
         sh = desc<9:8>;
408
         memattr = desc<5:2>;
                                                                          // AttrIndx and NS bit in stage 1
409
410
         result.domain = bits(4) UNKNOWN;
                                                                         // Domains not used
         result.level = level;
411
412
         result.blocksize = 2^((3-level)*stride + grainsize);
413
414
          // Stage 1 translation regimes also inherit attributes from the tables
415
         if !secondstage then
              416
417
418
419
              if !singlepriv then
420
                  result.perms.ap<1> = ap<1> AND NOT(ap_table<0>); // Force privileged only
                  result.perms.pxn = pxn OR pxn_table;
421
                  result.perms.pxn = pxn OR pxn_table;
// Pages from Non-secure tables are marked non-global in Secure EL1&0
if IsSecure() then
422
423
424
                      result.nG = nG OR ns_table;
425
426
                      result.nG = nG;
427
              else
                  result.perms.ap<1> = '1';
428
              result.perms.ap<1> - 1;
result.perms.pxn = '0';
result.nG = '0';
result.perms.ap<0> = '1';
429
430
431
432
              result.addrdesc.memattrs = AArch64.S1AttrDecode(sh, memattr<2:0>, acctype);
433
              result.addrdesc.paddress.NS = memattr<3> OR ns_table;
434
              result.perms.ap<2:1> = ap<2:1>;
```

```
result.perms.ap<0> = '1';
                                    = xn;
437
              result.perms.xn
              if HaveExtendedExecuteNeverExt() then result.perms.xxn = desc<53>;
438
439
              result.perms.pxn
440
              result.nG
                                     = '0':
441
              if s2fs1walk then
                  result.addrdesc.memattrs = S2AttrDecode(sh, memattr, AccType_PTW);
442
              else
                  result.addrdesc.memattrs = S2AttrDecode(sh, memattr, acctype);
444
              result.addrdesc.paddress.NS = '1';
445
446
447
         // Read descriptor bits which control loads and stores of valid capabilities:
448
         // LC 62:61, SC 60, CDBM 59
449
         if secondstage then
             result.addrdesc.memattrs.readtagzero = (ehwu<2> AND desc<61>) == '0';
451
              result.addrdesc.memattrs.readtagfault = FALSE;
452
              result.addrdesc.memattrs.readtagfaulttgen = '0';
453
              result.addrdesc.memattrs.readtagzero = (ehwu<3:2> AND desc<62:61>) == '00'; result.addrdesc.memattrs.readtagfault = (ehwu<3> AND desc<62>) == '1';
454
455
456
              result.addrdesc.memattrs.readtagfaulttgen = NOT (ehwu<2> AND desc<61>);
         bit cdbm = ehwu<0> AND des<<59>;
boolean writetagfault = (cdbm == '0') && (ehwu<1> AND des<<60>) == '0';
457
458
459
         result.addrdesc.memattrs.writetagfault = writetagfault;
460
         result.addrdesc.memattrs.iss2writetagfault = secondstage && writetagfault;
461
462
         result.addrdesc.paddress.address = outputaddress;
463
         result.addrdesc.fault = AArch64.NoFault();
464
         result.contiguous = contiguousbit == '1';
465
         if HaveCommonNotPrivateTransExt() then result.CnP = baseregister<0>;
466
467
         return result;
```

#### 5.218 aarch64/translation/walk/EffectiveHWU

```
// EffectiveHWU()
2
    // Effective (V) TCR_ELx.HWU bits
3
    bits(4) EffectiveHWU(bits(2) el, boolean secondstage, bit vaddr55)
        if secondstage then
             return VTCR_EL2.<HWU62,HWU61,HWU60,HWU59>;
8
         else
             regime = S1TranslationRegime(el);
9
10
             case regime of
                  when EL1
13
                      if vaddr55 == '1' then
                           if TCR_EL1.HPD1 == '1' then
14
                               return TCR_EL1.<HWU162,HWU161,HWU160,HWU159>;
15
16
                           else
                      return Zeros(4);
elsif TCR_EL1.HPD0 == '1' then
17
19
                           return TCR_EL1.<HWU062,HWU061,HWU060,HWU059>;
20
21
                           return Zeros (4);
                  when EL2
22
23
                      if HaveVirtHostExt() && ELISInHost(el) then
if vaddr55 == '1' then
if TCR_EL2.HPD1 == '1' then
24
25
26
                                    return TCR_EL2.<HWU162,HWU161,HWU160,HWU159>;
27
                               else
28
                           return Zeros(4);
elsif TCR_EL2.HPD0 == '1' then
29
                               return TCR_EL2.<HWU062,HWU061,HWU060,HWU059>;
31
                           else
32
                               return Zeros (4);
33
                      else
34
                           if TCR_EL2.HPD == '1' then
35
                               return TCR_EL2.<HWU62,HWU61,HWU60,HWU59>;
                           else
37
                               return Zeros(4);
38
                  when EL3
                      if TCR_EL3.HPD == '1' then
39
                           return TCR_EL3.<HWU62,HWU61,HWU60,HWU59>;
40
41
                      else
                           return Zeros(4);
```

### 5.219 shared/debug/ClearStickyErrors/ClearStickyErrors

```
// ClearStickyErrors()
1
2
3
    ClearStickvErrors()
        EDSCR.TXU = '0';
EDSCR.RXO = '0';
                                       // Clear TX underrun flag
// Clear RX overrun flag
        if Halted() then
    EDSCR.ITO = '0';
                                       // in Debug state
// Clear ITR overrun flag
10
        // If halted and the ITR is not empty then it is UNPREDICTABLE whether the EDSCR.ERR is cleared.
11
        // The UNPREDICTABLE behavior also affects the instructions in flight, but this is not described
         // in the pseudocode.
14
        if Halted() && EDSCR.ITE == '0' && ConstrainUnpredictableBool(Unpredictable_CLEARERRITEZERO) then
        return;
EDSCR.ERR = '0';
15
                                         // Clear cumulative error flag
16
17
        return;
```

## 5.220 shared/debug/DebugTarget/DebugTarget

```
1  // DebugTarget()
2  // ===========
3  // Returns the debug exception target Exception level
4
5  bits(2) DebugTarget()
6  secure = IsSecure();
7  return DebugTargetFrom(secure);
```

### 5.221 shared/debug/DebugTarget/DebugTargetFrom

```
1
   // DebugTargetFrom()
   bits(2) DebugTargetFrom(boolean secure)
       if HaveEL(EL2) && !secure then
           route_to_el2 = (MDCR_EL2.TDE == '1' || HCR_EL2.TGE == '1');
       else
           route_to_el2 = FALSE;
8
       if route_to_el2 then
           target = EL2;
       elsif HaveEL(EL3) && HighestELUsingAArch32() && secure then
12
13
           target = EL3;
14
       else
15
           target = EL1;
17
      return target;
```

# 5.222 shared/debug/DoubleLockStatus/DoubleLockStatus

# 5.223 shared/debug/authentication/AllowExternalDebugAccess

```
// AllowExternalDebugAccess()
    // Returns TRUE if an external debug interface access to the External debug registers
    // is allowed, FALSE otherwise.
   boolean AllowExternalDebugAccess()
        // The access may also be subject to OS Lock, power-down, etc. if ExternalInvasiveDebugEnabled() then
             if ExternalSecureInvasiveDebugEnabled() then
                 return TRUE;
11
             elsif HaveEL(EL3) then
                return MDCR_EL3.EDAD == '0';
12
13
             else
                 return !IsSecure();
14
            return FALSE;
```

### 5.224 shared/debug/authentication/AllowExternalPMUAccess

### 5.225 shared/debug/authentication/Debug\_authentication

```
1 signal DBGEN;
2 signal NIDEN;
3 signal SPIDEN;
4 signal SPNIDEN;
```

# 5.226 shared/debug/authentication/ExternalInvasiveDebugEnabled

# 5.227 shared/debug/authentication/ExternalNoninvasiveDebugAllowed

# 5.228 shared/debug/authentication/ExternalNoninvasiveDebugEnabled

### 5.229 shared/debug/authentication/ExternalSecureInvasiveDebugEnabled

# 5.230 shared/debug/authentication/ExternalSecureNoninvasiveDebugEnabled

# 5.231 shared/debug/authentication/IsCorePowered

```
1 // Returns TRUE if the Core power domain is powered on, FALSE otherwise.
2 boolean IsCorePowered();
```

# 5.232 shared/debug/breakpoint/CheckValidStateMatch

```
// CheckValidStateMatch()
    // Checks for an invalid state match that will generate Constrained Unpredictable behaviour, otherwise
    // returns Constraint_NONE.
    (Constraint, bits(2), bit, bits(2)) CheckValidStateMatch(bits(2) SSC, bit HMC, bits(2) PxC, boolean
6
          →isbreakpnt)
        boolean reserved = FALSE;
        // Match 'Usr/Sys/Svc' only valid for AArch32 breakpoints
        if (!isbreakpnt || !HaveAArch32EL(EL1)) && HMC:PxC == '000' && SSC != '11' then
  reserved = TRUE;
10
         // Both EL3 and EL2 are not implemented
        if !HaveEL(EL3) && !HaveEL(EL2) && (HMC != '0' || SSC != '00') then
15
            reserved = TRUE;
16
        // EL3 is not implemented
17
        if !HaveEL(EL3) && SSC IN {'01','10'} && HMC:SSC:PxC != '10100' then
18
20
21
22
        // EL3 using AArch64 only
        if (!HaveEL(EL3) || HighestELUsingAArch32()) && HMC:SSC:PxC == '11000' then
23
            reserved = TRUE:
    // EL2 is not implemented
```

```
if !HaveEL(EL2) && HMC:SSC:PxC == '11100' then
            reserved = TRUE;
29
        // Values that are not allocated in any architecture version
        if (HMC:SSC:PxC) IN {'01110','100x0','10110','11x10'} then
31
            reserved = TRUE:
32
       if reserved then
            // If parameters are set to a reserved type, behaves as either disabled or a defined type
            (c, <HMC, SSC, PxC>) = ConstrainUnpredictableBits(Unpredictable_RESBPWPCTRL);
36
            assert c IN {Constraint_DISABLED, Constraint_UNKNOWN};
            if c == Constraint_DISABLED then
                return (c, bits(2) UNKNOWN, bit UNKNOWN, bits(2) UNKNOWN);
38
39
            // Otherwise the value returned by ConstrainUnpredictableBits must be a not-reserved value
        return (Constraint_NONE, SSC, HMC, PxC);
```

### 5.233 shared/debug/cti/CTI\_SetEventLevel

```
1 // Set a Cross Trigger multi-cycle input event trigger to the specified level.
2 CTI_SetEventLevel(CrossTriggerIn id, signal level);
```

## 5.234 shared/debug/cti/CTI\_SignalEvent

```
1 // Signal a discrete event on a Cross Trigger input event trigger.
2 CTI_SignalEvent(CrossTriggerIn id);
```

### 5.235 shared/debug/cti/CrossTrigger

# 5.236 shared/debug/dccanditr/CDBGDTR\_EL0

```
// CDBGDTR_EL0[] (write)
    // System register writes to CDBGDTR_ELO
    CDBGDTR_EL0[] = bits(129) value
         // For MSR CDBGDTR_EL0, <Ct>
        if EDSCR.TXfull == '1' then
            value = bits(129) UNKNOWN;
8
        EDSCR2.DTRTAG = value<128>;
        DBGDTR2B = value<127:96>;
10
        DBGDTR2A = value<95:64>;
        DTRRX = value<63:32>;
DTRTX = value<31:0>;
12
13
14
15
        EDSCR.TXfull = '1';
16
        return;
18
    // CDBGDTR_EL0[] (read)
19
20
    // System register reads of CDBGDTR_ELO
21
    bits(129) CDBGDTR_EL0[]
23
         // For MRS <Ct>,CDBGDTR_EL0
        bits(129) result;
24
25
        if EDSCR.RXfull == '0' then
26
            result = Capability UNKNOWN;
```

```
// NOTE: the word order is reversed on reads with regards to writes
             result<63:32> = DTRTX;
             result<31:0> = DTRRX;
             result<95:64> = DBGDTR2A;
result<127:96> = DBGDTR2B;
31
33
             result<128> = EDSCR2.DTRTAG:
         EDSCR.RXfull = '0';
34
        return result;
```

### 5.237 shared/debug/dccanditr/CheckForDCCInterrupts

```
// CheckForDCCInterrupts()
2
    CheckForDCCInterrupts()
         commrx = (EDSCR.RXfull == '1');
          commtx = (EDSCR.TXfull == '0');
         // COMMRX and COMMTX support is optional and not recommended for new designs.
8
         // SetInterruptRequestLevel(InterruptID_COMMRX, if commrx then HIGH else LOW);
// SetInterruptRequestLevel(InterruptID_COMMTX, if commtx then HIGH else LOW);
12
         // The value to be driven onto the common COMMIRQ signal.
         commirq = ((commrx && MDCCINT_EL1.RX == '1') || (commtx && MDCCINT_EL1.TX == '1'));
13
14
         SetInterruptRequestLevel(InterruptID_COMMIRQ, if commirq then HIGH else LOW);
15
```

### 5.238 shared/debug/dccanditr/DBGDTRRX EL0

```
// DBGDTRRX_EL0[] (external write)
    // Called on writes to debug register 0x08C.
   DBGDTRRX_EL0[boolean memory_mapped] = bits(32) value
       if EDPRSR<6:5,0> != '001' then
                                                             // Check DLK, OSLK and PU bits
           IMPLEMENTATION_DEFINED "generate error response";
10
11
       if EDSCR.ERR == '1' then return;
                                                            // Error flag set: ignore write
12
       // The Software lock is OPTIONAL.

if memory_mapped && EDLSR.SLK == '1' then return; // Software lock locked: ignore write
13
14
       16
17
                                                            // Overrun condition: ignore write
18
            return;
19
20
       EDSCR.RXfull = '1';
21
23
        if Halted() && EDSCR.MA == '1' then
24
           EDSCR.ITE = '0';
ExecuteA64(0xD5330501<31:0>);
                                                        // See comments in EDITR[] (external write)
// A64 "MRS X1,DBGDTRRX_EL0"
25
                                                        // A64 "STR W1, [X0], #4"
26
            ExecuteA64(0xB8004401<31:0>);
            X[1] = bits(64) UNKNOWN;
28
               If the store aborts, the Data Abort exception is taken and EDSCR.ERR is set to 1
29
30
31
            if EDSCR.ERR == '1' then
                EDSCR.RXfull = bit UNKNOWN;
                DBGDTRRX_EL0 = bits(32) UNKNOWN;
32
                // "MRS X1,DBGDTRRX_ELO" calls DBGDTR_EL0[] (read) which clears RXfull.
33
                assert EDSCR.RXfull == '0';
35
36
            EDSCR.ITE = '1';
                                                            // See comments in EDITR[] (external write)
37
        return;
38
    // DBGDTRRX_EL0[] (external read)
40
41
42
   bits(32) DBGDTRRX_EL0[boolean memory_mapped]
      return DTRRX;
```

### 5.239 shared/debug/dccanditr/DBGDTRTX\_EL0

```
1
    // DBGDTRTX_EL0[] (external read)
2
    // Called on reads of debug register 0x080.
    bits(32) DBGDTRTX_EL0[boolean memory_mapped]
        if EDPRSR<6:5,0> != '001' then
                                                                // Check DLK, OSLK and PU bits
            IMPLEMENTATION_DEFINED "generate error response";
8
            return bits (32) UNKNOWN:
10
        underrun = EDSCR.TXfull == '0' || (Halted() && EDSCR.MA == '1' && EDSCR.ITE == '0');
12
        value = if underrun then bits(32) UNKNOWN else DTRTX;
13
        if EDSCR.ERR == '1' then return value;
14
                                                               // Error flag set: no side-effects
15
16
         // The Software lock is OPTIONAL.
17
        if memory_mapped && EDLSR.SLK == '1' then
                                                               // Software lock locked: no side-effects
18
19
        if underrun then
    EDSCR.TXU = '1'; EDSCR.ERR = '1';
20
21
                                                               // Underrun condition: block side-effects
22
                                                                // Return UNKNOWN
            return value;
23
24
        EDSCR.TXfull = '0';
25
        if Halted() && EDSCR.MA == '1' then
26
                                                               // See comments in EDITR[] (external write)
            EDSCR.ITE = '0';
27
28
            if !UsingAArch32() then
                ExecuteA64(0xB8404401<31:0>);
                                                               // A64 "LDR W1,[X0],#4"
31
                 ExecuteT32(0xF850<15:0> /*hw1*/, 0x1B04<15:0> /*hw2*/);
                                                                                 // T32 "LDR R1,[R0],#4"
            if EDSCR.ERR == '1' then

EDSCR.TXfull = bit UNKNOWN;

DBGDTRTX_ELO = bits(32) UNKNOWN;
32
33
34
            else
37
                if !UsingAArch32() then
                                                              // A64 "MSR DBGDTRTX_EL0,X1"
38
                    ExecuteA64(0xD5130501<31:0>);
39
40
                     ExecuteT32(0xEE00<15:0> /*hw1*/, 0x1E15<15:0> /*hw2*/); // T32 "MSR DBGDTRTXint,R1"
                // "MSR DBGDTRTX_ELO,X1" calls DBGDTR_ELO[] (write) which sets TXfull.

assert EDSCR.TXfull == '1';
41
42
43
            X[1] = bits(64) UNKNOWN;
44
            EDSCR.ITE = '1';
                                                                // See comments in EDITR[] (external write)
45
46
        return value:
47
    // DBGDTRTX_EL0[] (external write)
49
50
51
    DBGDTRTX_EL0[boolean memory_mapped] = bits(32) value
        // The Software lock is OPTIONAL.
if memory_mapped && EDLSR.SLK == '1' then return; // Software lock locked: ignore write
52
53
54
        DTRTX = value;
```

# 5.240 shared/debug/dccanditr/DBGDTR\_EL0

```
1
    // DBGDTR_EL0[] (write)
    // System register writes to DBGDTR_ELO, DBGDTRTX_ELO (AArch64) and DBGDTRTXint (AArch32)
    DBGDTR_EL0[] = bits(N) value
        // For MSR DBGDTRTX_EL0,<Rt> N=32, value=X[t]<31:0>, X[t]<63:32> is ignored // For MSR DBGDTR_EL0,<Xt> N=64, value=X[t]<63:0>
        assert N IN {32,64};
if EDSCR.TXfull == '1' then
10
             value = bits(N) UNKNOWN;
         // On a 64-bit write, implement a half-duplex channel
         if N == 64 then DTRRX = value<63:32>;
                                     // 32-bit or 64-bit write
13
         DTRTX = value<31:0>;
14
        EDSCR.TXfull = '1';
15
        return:
16
   // DBGDTR_EL0[] (read)
```

```
// System register reads of DBGDTR_ELO, DBGDTRRX_ELO (AArch64) and DBGDTRRXint (AArch32)
21
    bits(N) DBGDTR_EL0[]
22
        // For MRS <Rt>,DBGDTRTX_EL0 N=32, X[t]=Zeros(32):result // For MRS <Xt>,DBGDTR_EL0 N=64, X[t]=result
23
24
         assert N IN {32,64};
         bits(N) result;
if EDSCR.RXfull == '0' then
25
26
27
             result = bits(N) UNKNOWN;
28
29
              // On a 64-bit read, implement a half-duplex channel
             \ensuremath{//} NOTE: the word order is reversed on reads with regards to writes
             if N == 64 then result<63:32> = DTRTX;
31
             result<31:0> = DTRRX;
33
         EDSCR.RXfull = '0';
         return result:
```

### 5.241 shared/debug/dccanditr/DTR

```
bits(32) DTRTX;
bits(32) DTRTX;
```

### 5.242 shared/debug/dccanditr/EDITR

```
// EDITR[] (external write)
2
     // Called on writes to debug register 0x084.
    EDITR[boolean memory_mapped] = bits(32) value
  if EDPRSR<6:5,0> != '001' then
                                                                            // Check DLK, OSLK and PU bits
              IMPLEMENTATION_DEFINED "generate error response";
8
               return;
10
         if EDSCR.ERR == '1' then return;
                                                                            // Error flag set: ignore write
11
          // The Software lock is OPTIONAL.

if memory_mapped && EDLSR.SLK == '1' then return; // Software lock locked: ignore write
13
14
15
         if !Halted() then return;
                                                                            // Non-debug state: ignore write
16
          if EDSCR.ITE == '0' || EDSCR.MA == '1' then
17
               EDSCR.ITO = '1'; EDSCR.ERR = '1';
18
                                                                            // Overrun condition: block write
19
20
21
          // ITE indicates whether the processor is ready to accept another instruction; the processor \frac{1}{2}
          // may support multiple outstanding instructions. Unlike the "InstrCompl" flag in [v7A] there
22
          // may support mutiple outstanding instructions. So the instructions have completed). In this // is no indication that the pipeline is empty (all instructions have completed). In this // pseudocode, the assumption is that only one instruction can be executed at a time,
23
24
25
          // meaning ITE acts like "InstrCompl".
26
          EDSCR.ITE = '0';
27
28
          if !UsingAArch32() then
29
               ExecuteA64 (value);
30
              ExecuteT32(value<15:0>/*hw1*/, value<31:16> /*hw2*/);
32
33
          EDSCR.ITE = '1';
34
          return;
```

# 5.243 shared/debug/halting/DCPSInstruction

```
when EL1
              if PSTATE.EL == EL2 || (PSTATE.EL == EL3 && !UsingAArch32()) then handle_el = PSTATE.EL;
              elsif EL2Enabled() && HCR_EL2.TGE == '1' then UNDEFINED;
13
              else handle_el = EL1;
          when EL2
15
              if !HaveEL(EL2) then UNDEFINED;
16
              elsif PSTATE.EL == EL3 && !UsingAArch32() then handle_el = EL3;
              elsif IsSecure() then UNDEFINED;
              else handle_el = EL2;
20
              if EDSCR.SDD == '1' || !HaveEL(EL3) then UNDEFINED;
21
22
              handle_el = EL3;
23
          otherwise
              Unreachable();
25
      26
27
28
29
30
                           HCR_EL2.TGE == '1' && SCTLR_EL2.SPAN == '0'))) then
          PSTATE.PAN = '1';
32
       ELR[] = bits(64) UNKNOWN; SPSR[] = bits(32) UNKNOWN; ESR[] = bits(32) UNKNOWN;
       if !HaveCapabilitiesExt() then
    DLR_ELO = bits(64) UNKNOWN;
33
34
35
       DSPSR ELO = bits(32) UNKNOWN;
       if HaveUAOExt() then PSTATE.UAO = '0';
36
       if HaveCapabilitiesExt() then PSTATE.C64 = CCTLR[].C64E;
38
       39
40
41
42
       if !ConstrainUnpredictableBool(Unpredictable_IESBinDebug) then
          sync_errors = FALSE;
44
       if sync_errors then
45
          SynchronizeErrors();
       return;
```

### 5.244 shared/debug/halting/DRPSInstruction

```
1
     // DRPSInstruction()
     // Operation of the A64 DRPS and T32 ERET instructions in Debug state
     DRPSInstruction()
          SynchronizeContext():
8
          sync_errors = HaveIESB() && SCTLR[].IESB == '1';
// SCTLR[].IESB might be ignored in Debug state.
10
           if !ConstrainUnpredictableBool(Unpredictable_IESBinDebug) then
12
                sync_errors = FALSE;
13
          if sync_errors then
14
                SynchronizeErrors();
15
          SetPSTATEFromPSR(SPSR[]);
16
18
           // PSTATE.\{N,Z,C,V,Q,GE,SS,D,A,I,F\} are not observable and ignored in Debug state, so
19
           // behave as if UNKNOWN.
          if UsingAArch32() then
    PSTATE. <N, Z, C, V, Q, GE, SS, A, I, F> = bits(13) UNKNOWN;
    // In AArch32, all instructions are T32 and unconditional.
    PSTATE.IT = '000000000'; PSTATE.T = '1'; // PSTATE.J
    DLR = bits(32) UNKNOWN; DSPSR = bits(32) UNKNOWN;
20
21
23
                                                                                  // PSTATE.J is RESO
24
25
26
                PSTATE.<N,Z,C,V,SS,D,A,I,F> = bits(9) UNKNOWN;
27
                if !HaveCapabilitiesExt() then
                     DLR_ELO = bits(64) UNKNOWN;
                DSPSR_EL0 = bits(32) UNKNOWN;
30
31
           UpdateEDSCRFields();
                                                                                  // Update EDSCR PE state flags
32
           return:
```

# 5.245 shared/debug/halting/DebugHalt

```
1 constant bits(6) DebugHalt_Breakpoint = '000111';
2 constant bits(6) DebugHalt_EDBGRQ = '010011';
3 constant bits(6) DebugHalt_Step_Normal = '011111';
4 constant bits(6) DebugHalt_Step_Exclusive = '011111';
5 constant bits(6) DebugHalt_OSUNlockCatch = '100011';
6 constant bits(6) DebugHalt_ResetCatch = '100111';
7 constant bits(6) DebugHalt_Watchpoint = '101011';
8 constant bits(6) DebugHalt_HaltInstruction = '101111';
9 constant bits(6) DebugHalt_SoftwareAccess = '110011';
10 constant bits(6) DebugHalt_ExceptionCatch = '110111';
11 constant bits(6) DebugHalt_ExceptionCatch = '1110111';
```

### 5.246 shared/debug/halting/DisableITRAndResumeInstructionPrefetch

1 DisableITRAndResumeInstructionPrefetch();

### 5.247 shared/debug/halting/ExecuteA64

```
1 // Execute an A64 instruction in Debug state.
2 ExecuteA64(bits(32) instr);
```

### 5.248 shared/debug/halting/ExecuteT32

```
1 // Execute a T32 instruction in Debug state.
2 ExecuteT32(bits(16) hw1, bits(16) hw2);
```

### 5.249 shared/debug/halting/ExitDebugState

```
// ExitDebugState()
2
    ExitDebugState()
        SynchronizeContext();
        // Although EDSCR.STATUS signals that the PE is restarting, debuggers must use EDPRSR.SDR to
        // detect that the PE has restarted.

EDSCR.STATUS = '000001';

EDESR<2:0> = '000';
10
                                                                // Signal restarting
                                                                // Clear any pending Halting debug events
12
13
        bits(64) new_pc;
14
        bits(32) spsr;
15
        Capability new_pcc = CDLR_EL0;
16
17
        spsr = DSPSR_ELO;
         // If this is an illegal return, SetPSTATEFromPSR() will set PSTATE.IL.
19
        SetPSTATEFromPSR(spsr);
                                                                // Can update privileged bits, even at ELO
20
21
             if ConstrainUnpredictableBool(Unpredictable_RESTARTALIGNPC) then new_pc<0> = '0';
             BranchTo(new_pc<31:0>, BranchType_DBGEXIT);
                                                               // AArch32 branch
24
25
             // If targeting AArch32 then possibly zero the 32 most significant bits of the target PC \,
26
27
             if spsr<4> == '1' && ConstrainUnpredictableBool(Unpredictable_RESTARTZEROUPPERPC) then
   new_pc<63:32> = Zeros();
             BranchToCapability(new_pcc, BranchType_DBGEXIT);
        (EDSCR.STATUS, EDPRSR.SDR) = ('000010','1');
                                                                // Atomically signal restarted
31
         UpdateEDSCRFields();
                                                                 // Stop signalling PE state
32
        DisableITRAndResumeInstructionPrefetch();
33
        return:
```

# 5.250 shared/debug/halting/Halt

```
// Halt()
    Halt (bits (6) reason)
        CTI_SignalEvent(CrossTriggerIn_CrossHalt); // Trigger other cores to halt
        bits(64) preferred_restart_address = ThisInstrAddr();
        Capability preferred_restart_cap = PCC[];
spsr = GetPSRFromPSTATE();
11
12
        if UsingAArch32() then
            spsr<21> = PSTATE.SS:
                                                           // Always save the SS bit
13
14
15
        CDLR_EL0 = preferred_restart_cap;
16
        DSPSR_EL0 = spsr;
17
18
        EDSCR.ITE = '1';
        EDSCR.ITO = '0';
19
        if IsSecure() then
20
             EDSCR.SDD = '0';
                                                          // If entered in Secure state, allow debug
22
         elsif HaveEL(EL3) then
23
24
            EDSCR.SDD = if ExternalSecureInvasiveDebugEnabled() then '0' else '1';
25
            assert EDSCR.SDD == '1';
                                                          // Otherwise EDSCR.SDD is RES1
26
        EDSCR.MA = '0';
28
         // PSTATE.{SS,D,A,I,F} are not observable and ignored in Debug state, so behave as if
29
         // UNKNOWN. PSTATE.{N,Z,C,V,Q,GE} are also not observable, but since these are not changed on
         // exception entry, this function also leaves them unchanged. PSTATE.\{E,M,nRW,EL,SP\} are // unchanged. PSTATE.IL is set to 0.
30
31
32
        if UsingAArch32() then
            PSTATE. <SS, A, I,F> = bits(4) UNKNOWN;
// In AArch32, all instructions are T32 and unconditional.
33
            PSTATE.IT = '00000000';
PSTATE.T = '1';
35
36
                                                         // PSTATE.J is RESO
37
38
             PSTATE. <SS, D, A, I, F> = bits(5) UNKNOWN;
        PSTATE.IL = '0';
40
41
         StopInstructionPrefetchAndEnableITR();
         EDSCR.STATUS = reason;
42
                                                           // Signal entered Debug state
43
        UpdateEDSCRFields();
                                                           // Update EDSCR PE state flags.
44
         return;
```

# 5.251 shared/debug/halting/HaltOnBreakpointOrWatchpoint

# 5.252 shared/debug/halting/Halted

```
1  // Halted()
2  // =======
3
4  boolean Halted()
5  return !(EDSCR.STATUS IN {'000001', '000010'});  // Halted
```

# 5.253 shared/debug/halting/HaltingAllowed

```
7     return FALSE;
8     elsif IsSecure() then
9         return ExternalSecureInvasiveDebugEnabled();
10     else
11     return ExternalInvasiveDebugEnabled();
```

## 5.254 shared/debug/halting/Restarting

## 5.255 shared/debug/halting/StopInstructionPrefetchAndEnableITR

1 StopInstructionPrefetchAndEnableITR();

#### 5.256 shared/debug/halting/UpdateEDSCRFields

```
// UpdateEDSCRFields()
    // Update EDSCR PE state fields
    UpdateEDSCRFields()
         if !Halted() then
8
              EDSCR.EL = '00';
             EDSCR.NS = bit UNKNOWN;
EDSCR.RW = '1111';
10
11
12
             EDSCR.EL = PSTATE.EL;
              EDSCR.NS = if IsSecure() then '0' else '1';
15
             bits(4) RW;
              RW<1> = if ELUsingAArch32(EL1) then '0' else '1';
16
              if PSTATE.EL != ELO then
17
18
                  RW<0> = RW<1>;
20
                   RW<0> = if UsingAArch32() then '0' else '1';
21
22
              if !HaveEL(EL2) || (HaveEL(EL3) && SCR_GEN[].NS == '0') then
                  RW<2> = RW<1>;
23
              else
24
                  RW<2> = if ELUsingAArch32(EL2) then '0' else '1';
              if !HaveEL(EL3) then
26
                  RW<3> = RW<2>;
27
28
29
                   RW<3> = if ELUsingAArch32(EL3) then '0' else '1';
30
              // The least-significant bits of EDSCR.RW are UNKNOWN if any higher EL is using AArch32.
              if RW<3> == '0' then RW<2:0> = bits(3) UNKNOWN;
elsif RW<2> == '0' then RW<1:0> = bits(2) UNKNOWN;
elsif RW<1> == '0' then RW<0> = bit UNKNOWN;
31
33
34
              EDSCR.RW = RW;
```

# 5.257 shared/debug/haltingevents/CheckExceptionCatch

## 5.258 shared/debug/haltingevents/CheckHaltingStep

## 5.259 shared/debug/haltingevents/CheckOSUnlockCatch

## 5.260 shared/debug/haltingevents/CheckPendingOSUnlockCatch

## 5.261 shared/debug/haltingevents/CheckPendingResetCatch

## 5.262 shared/debug/haltingevents/CheckResetCatch

## 5.263 shared/debug/haltingevents/CheckSoftwareAccessToDebugRegisters

## 5.264 shared/debug/haltingevents/ExternalDebugRequest

## 5.265 shared/debug/haltingevents/HaltingStep\_DidNotStep

```
1  // Returns TRUE if the previously executed instruction was executed in the inactive state, that is,
2  // if it was not itself stepped.
3  boolean HaltingStep_DidNotStep();
```

# 5.266 shared/debug/haltingevents/HaltingStep\_SteppedEX

```
1  // Returns TRUE if the previously executed instruction was a Load-Exclusive class instruction
2  // executed in the active-not-pending state.
3  boolean HaltingStep_SteppedEX();
```

## 5.267 shared/debug/haltingevents/RunHaltingStep

```
// RunHaltingStep()
    RunHaltingStep(boolean exception_generated, bits(2) exception_target, boolean syscall,
        boolean reset)
// "exception_generated" is TRUE if the previous instruction generated a synchronous exception
        \ensuremath{//} or was cancelled by an asynchronous exception.
        // if "exception_generated" is TRUE then "exception_target" is the target of the exception, and
10
        // "syscall" is TRUE if the exception is a synchronous exception where the preferred return
        \slash\hspace{-0.4em} // address is the instruction following that which generated the exception.
12
        // "reset" is TRUE if exiting reset state into the highest EL.
13
15
        if reset then assert !Halted();
                                                      // Cannot come out of reset halted
        active = EDECR.SS == '1' && !Halted();
17
                                                       // Coming out of reset with EDECR.SS set
18
        if active && reset then
            EDESR.SS = '1':
19
        elsif active && HaltingAllowed() then
20
            if exception_generated && exception_target == EL3 then
22
                advance = syscall || ExternalSecureInvasiveDebugEnabled();
23
24
                advance = TRUE:
25
            if advance then EDESR.SS = '1';
26
        return;
```

## 5.268 shared/debug/interrupts/ExternalDebugInterruptsDisabled

```
// ExternalDebugInterruptsDisabled()
2
3
    // Determine whether EDSCR disables interrupts routed to 'target'
   boolean ExternalDebugInterruptsDisabled(bits(2) target)
        case target of
            when EL3
                int_dis = EDSCR.INTdis == '11' && ExternalSecureInvasiveDebugEnabled();
9
            when EL2
                int_dis = EDSCR.INTdis == '1x' && ExternalInvasiveDebugEnabled();
10
11
            when EL1
                if IsSecure() then
12
                    int_dis = EDSCR.INTdis == '1x' && ExternalSecureInvasiveDebugEnabled();
14
                    int_dis = EDSCR.INTdis != '00' && ExternalInvasiveDebugEnabled();
15
      return int_dis;
```

## 5.269 shared/debug/interrupts/InterruptID

## 5.270 shared/debug/interrupts/SetInterruptRequestLevel

```
1 // Set a level-sensitive interrupt to the specified level.
2 SetInterruptRequestLevel(InterruptID id, signal level);
```

## 5.271 shared/debug/samplebasedprofiling/CreatePCSample

```
// CreatePCSample()
3
     CreatePCSample()
         // In a simple sequential execution of the program, CreatePCSample is executed each time the PE // executes an instruction that can be sampled. An implementation is not constrained such that
          // reads of EDPCSRlo return the current values of PC, etc.
          pc_sample.valid = ExternalNoninvasiveDebugAllowed() && !Halted();
          pc_sample.pc = ThisInstrAddr();
pc_sample.el = PSTATE.EL;
10
11
          pc_sample.rw = if UsingAArch32() then '0' else '1';
pc_sample.ns = if IsSecure() then '0' else '1';
12
13
          pc_sample.contextidr = CONTEXTIDR_EL1;
15
          pc_sample.has_e12 = EL2Enabled();
16
         if EL2Enabled() then
   pc_sample.vmid = VTTBR_EL2.VMID;
17
18
19
                pc_sample.contextidr_el2 = CONTEXTIDR_EL2;
20
                pc_sample.el0h = FALSE;
```

## 5.272 shared/debug/samplebasedprofiling/EDPCSRIo

#### 5.273 shared/debug/samplebasedprofiling/PCSample

```
type PCSample is (
        boolean valid,
3
        bits(64) pc,
        bits(2) el,
        bit rw.
        bit ns,
        boolean has_e12,
        bits(32) contextidr,
        bits(32) contextidr_el2,
10
        boolean el0h,
       bits(16) vmid
11
12
   PCSample pc_sample;
```

## 5.274 shared/debug/samplebasedprofiling/PMPCSR

```
// PMPCSR[] (read)
   bits(32) PMPCSR[boolean memory_mapped]
       if EDPRSR<6:5,0> != '001' then
                                                           // Check DLK, OSLK and PU bits
           IMPLEMENTATION_DEFINED "generate error response";
           return bits(32) UNKNOWN;
10
       // The Software lock is OPTIONAL.
       11
12
13
       if pc_sample.valid then
           sample = pc_sample.pc<31:0>;
           if update then
15
16
               PMPCSR<55:32> = (if pc_sample.rw == '0' then Zeros(24) else pc_sample.pc<55:32>);
               PMPCSR.EL = pc_sample.el;
PMPCSR.NS = pc_sample.ns;
17
18
19
20
               PMCID1SR = pc_sample.contextidr;
               PMCID2SR = if pc_sample.has_e12 then pc_sample.contextidr_e12 else bits(32) UNKNOWN;
21
22
23
               PMVIDSR.VMID = (if pc_sample.has_el2 && pc_sample.el IN {EL1,EL0} && !pc_sample.el0h
24
                               then pc_sample.vmid else bits(16) UNKNOWN);
25
       else
           sample = Ones(32);
           if update then
               PMPCSR<55:32> = bits(24) UNKNOWN;
               PMPCSR.EL = bits(2) UNKNOWN;
PMPCSR.NS = bit UNKNOWN;
29
30
31
               PMCID1SR = bits(32) UNKNOWN;
               PMCID2SR = bits(32) UNKNOWN;
35
               PMVIDSR.VMID = bits(16) UNKNOWN;
36
       return sample:
```

## 5.275 shared/debug/softwarestep/CheckSoftwareStep

## 5.276 shared/debug/softwarestep/DebugExceptionReturnSS

```
// DebugExceptionReturnSS()
3
    // Returns value to write to PSTATE.SS on an exception return or Debug state exit.
   bit DebugExceptionReturnSS(bits(32) spsr)
        assert Halted() || Restarting() || PSTATE.EL != ELO;
        SS_bit = '0';
10
       if MDSCR EL1.SS == '1' then
           if Restarting() then
11
               enabled_at_source = FALSE;
12
14
                enabled_at_source = AArch64.GenerateDebugExceptions();
15
16
            if IllegalExceptionReturn(spsr) then
               dest = PSTATE.EL;
17
            else
                (valid, dest) = ELFromSPSR(spsr); assert valid;
20
21
22
            secure = IsSecureBelowEL3() || dest == EL3;
            mask = spsr<9>;
            enabled_at_dest = AArch64.GenerateDebugExceptionsFrom(dest, secure, mask);
23
            ELd = DebugTargetFrom(secure);
            if !ELUsingAArch32(ELd) && !enabled_at_source && enabled_at_dest then
26
                SS_bit = spsr<21>;
        return SS_bit;
```

#### 5.277 shared/debug/softwarestep/SSAdvance

```
// SSAdvance()
// =========
// Advance the Software Step state machine.

SSAdvance()

// A simpler implementation of this function just clears PSTATE.SS to zero regardless of the // current Software Step state machine. However, this check is made to illustrate that the // processor only needs to consider advancing the state machine from the active-not-pending // state.

target = DebugTarget();
step_enabled = !ELUsingAArch32(target) && MDSCR_EL1.SS == '1';
active_not_pending = step_enabled && PSTATE.SS == '1';

if active_not_pending then PSTATE.SS = '0';
return;
```

## 5.278 shared/debug/softwarestep/SoftwareStep DidNotStep

```
// Returns TRUE if the previously executed instruction was executed in the inactive state, that is,
// if it was not itself stepped.
// Might return TRUE or FALSE if the previously executed instruction was an ISB or ERET executed
// in the active-not-pending state, or if another exception was taken before the Software Step exception.
// Returns FALSE otherwise, indicating that the previously executed instruction was executed in the
// active-not-pending state, that is, the instruction was stepped.
// boolean SoftwareStep_DidNotStep();
```

# 5.279 shared/debug/softwarestep/SoftwareStep\_SteppedEX

```
// Returns a value that describes the previously executed instruction. The result is valid only if
// SoftwareStep_DidNotStep() returns FALSE.
// Might return TRUE or FALSE if the instruction was an AArch32 LDREX that failed its condition code test.
// Otherwise returns TRUE if the instruction was a Load-Exclusive class instruction, and FALSE if the
// instruction was not a Load-Exclusive class instruction.
boolean SoftwareStep_SteppedEX();
```

#### 5.280 shared/exceptions/exceptions/ConditionSyndrome

```
1
    // ConditionSyndrome()
 2
    // Return CV and COND fields of instruction syndrome
3
    bits(5) ConditionSyndrome()
         bits(5) syndrome;
8
         if UsingAArch32() then
9
             cond = AArch32.CurrentCond();
if PSTATE.T == '0' then
10
                  syndrome<4> = '1';
13
                  ^{\prime\prime} A conditional A32 instruction that is known to pass its condition code check
14
                  // can be presented either with COND set to 0xE, the value for unconditional, or
                  ^{\prime\prime} the COND value held in the instruction.
15
                  if ConditionHolds(cond) && ConstrainUnpredictableBool(Unpredictable_ESRCONDPASS) then
16
17
                       syndrome<3:0> = '1110';
19
                       syndrome<3:0> = cond;
20
21
                                                       // T32
                  \ensuremath{//} When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
                     * CV set to 0 and COND is set to an UNKNOWN value

* CV set to 1 and COND is set to the condition code for the condition that
22
23
24
                         applied to the instruction.
25
                  if boolean IMPLEMENTATION_DEFINED "Condition valid for trapped T32" then
26
27
                       syndrome<4> = '1';
                       syndrome<3:0> = cond;
28
29
                       syndrome<4> = '0';
                       syndrome<3:0> = bits(4) UNKNOWN;
31
32
             syndrome<4> = '1';
              syndrome<3:0> = '1110';
33
34
         return syndrome:
```

## 5.281 shared/exceptions/exceptions/Exception

```
enumeration Exception (Exception Uncategorized,
                                                               // Uncategorized or unknown reason
                             Exception_WFxTrap,
                                                               // Trapped WFI or WFE instruction
                             Exception_CP15RTTrap,
3
                                                               // Trapped AArch32 MCR or MRC access to CP15
                             Exception_CP15RRTTrap,
                                                               // Trapped AArch32 MCRR or MRRC access to CP15
                                                               // Trapped AArch32 MCR or MRC access to CP14 \,
                             Exception_CP14RTTrap,
                             Exception_CP14DTTrap,
                                                               // Trapped AArch32 LDC or STC access to CP14
                             Exception_CF14D11rap, // Happed ARICHO2 about of decease to SIMD or FP
Exception_FPIDTrap, // Trapped access to SIMD or FP ID register
                             // Trapped BXJ instruction not supported in Armv8
10
                             Exception_CP14RRTTrap, // Trapped MRRC access to CP14 from AArch32
                                                               // Illegal Execution state
// Supervisor Call
11
                             Exception_IllegalState,
12
                             Exception_SupervisorCall,
                                                          // Hypervisor Call
                             Exception_HypervisorCall,
13
                             Exception_MonitorCall,
                                                              // Monitor Call or Trapped SMC instruction
14
                             Exception_SystemRegisterTrap, // Trapped MRS or MSR system register access
16
                             Exception_InstructionAbort,
                                                              // Instruction Abort or Prefetch Abort
17
                             Exception_PCAlignment,
                                                               // PC alignment fault
18
                             Exception_DataAbort,
                                                               // Data Abort
                                                               // SP alignment fault
19
                             Exception_SPAlignment,
                             Exception_FPTrappedException, // IEEE trapped FP exception
20
                             Exception_SError,
                                                               // SError interrupt
22
                             Exception_Breakpoint,
                                                              // (Hardware) Breakpoint
23
24
                             Exception_SoftwareStep,
                                                              // Software Step
// Watchpoint
                             Exception_Watchpoint,
                             Exception_SoftwareBreakpoint,
Exception_VectorCatch,
25
                                                              // Software Breakpoint Instruction
// AArch32 Vector Catch
26
                                                               // IRQ interrupt
                             Exception_IRQ,
28
                             Exception_CapabilitySysRegTrap,// Trapped MRS or MSR access to Capability System
29
                             Exception_CapabilityAccess,
                                                              // Trapped access to Capability functionality
                                                                // FIO interrupt
                             Exception FIO };
```

# 5.282 shared/exceptions/exceptions/ExceptionRecord

## 5.283 shared/exceptions/exceptions/ExceptionSyndrome

```
// ExceptionSyndrome()
1
3
    // Return a blank exception syndrome record for an exception of the given type.
    ExceptionRecord ExceptionSyndrome (Exception exceptype)
        ExceptionRecord r;
        r.exceptype = exceptype;
10
        // Initialize all other fields
11
        r.syndrome = Zeros();
        r.vaddress = Zeros();
r.ipavalid = FALSE;
14
15
        r.ipaddress = Zeros();
16
        return r:
```

#### 5.284 shared/exceptions/traps/ReservedValue

## 5.285 shared/exceptions/traps/UnallocatedEncoding

## 5.286 shared/functions/aborts/EncodeLDFSC

```
// Function that gives the Long-descriptor FSC code for types of Fault
                         bits(6) EncodeLDFSC(Fault statuscode, integer level)
                                                    bits(6) result;
                                                                          when Fault_SyncExternal
when Fault_SyncParity
when Fault_AsyncParity
when Fault_AsyncExternal
when Fault_AsyncExternal
when Fault_Alignment
when Fault_Debug
wh
    8
                                                     case statuscode of
10
 11
 12
 14
15
16
17
18
 19
20
                                                                                                                                                                                                                                                                                              result = '110000';
21
                                                                              when Fault_HWUpdateAccessFlag result = '110001';
when Fault_CapTag result = '101000';
22
                                                                              when Fault_CapTag
```

```
when Fault_CapSeal
                                                    result = '101001';
                                                    result = '101011';
result = '101011';
              when Fault_CapBounds
              when Fault_CapPerm
27
               when Fault_CapPagePerm
                                                     result = '101100';
                                                     result = '101100';
result = '110100'; // IMPLEMENTATION DEFINED
result = '110101'; // IMPLEMENTATION DEFINED
              when Fault_Lockdown
              when Fault_Exclusive
30
                                                     Unreachable():
              otherwise
31
         return result;
```

#### 5.287 shared/functions/aborts/IPAValid

```
1
   // IPAValid()
   // Return TRUE if the IPA is reported for the abort
   boolean IPAValid(FaultRecord fault)
       assert fault.statuscode != Fault_None;
       if fault.s2fs1walk then
8
           return fault.statuscode IN {Fault_AccessFlag, Fault_Permission, Fault_Translation,
                                  Fault_AddressSize);
11
       elsif fault.secondstage then
12
           return fault.statuscode IN {Fault_AccessFlag, Fault_Translation, Fault_AddressSize};
13
       else
           return FALSE;
```

#### 5.288 shared/functions/aborts/IsAsyncAbort

## 5.289 shared/functions/aborts/IsDebugException

```
1  // IsDebugException()
2  // ============
3
4  boolean IsDebugException(FaultRecord fault)
5   assert fault.statuscode != Fault_None;
6   return fault.statuscode == Fault_Debug;
```

#### 5.290 shared/functions/aborts/IsExternalAbort

## 5.291 shared/functions/aborts/IsExternalSyncAbort

```
// IsExternalSyncAbort()
3
    // Returns TRUE if the abort currently being processed is an external synchronous abort and FALSE
         →otherwise.
4
   boolean IsExternalSyncAbort (Fault statuscode)
5
        assert statuscode != Fault None;
8
        return (statuscode IN {Fault_SyncExternal, Fault_SyncParity, Fault_SyncExternalOnWalk,
             \hookrightarrowFault_SyncParityOnWalk});
10
   // IsExternalSyncAbort()
11
12
13
   boolean IsExternalSyncAbort(FaultRecord fault)
        return IsExternalSyncAbort(fault.statuscode);
```

#### 5.292 shared/functions/aborts/lsFault

```
1  // IsFault()
2  // =======
3  // Return TRUE if a fault is associated with an address descriptor
4
5  boolean IsFault(AddressDescriptor addrdesc)
    return addrdesc.fault.statuscode != Fault_None;
```

## 5.293 shared/functions/aborts/IsSErrorInterrupt

## 5.294 shared/functions/aborts/IsSecondStage

```
1  // IsSecondStage()
2  // ==========
3
4  boolean IsSecondStage(FaultRecord fault)
5   assert fault.statuscode != Fault_None;
6
7  return fault.secondstage;
```

## 5.295 shared/functions/aborts/LSInstructionSyndrome

```
1 bits(11) LSInstructionSyndrome();
```

## 5.296 shared/functions/capability/CAP\_BASE\_EXP\_HI\_BIT

1 constant integer CAP\_BASE\_EXP\_HI\_BIT = 66;

## 5.297 shared/functions/capability/CAP\_BASE\_HI\_BIT

1 constant integer CAP\_BASE\_HI\_BIT = 79;

## 5.298 shared/functions/capability/CAP\_BASE\_LO\_BIT

1 constant integer CAP\_BASE\_LO\_BIT = 64;

## 5.299 shared/functions/capability/CAP\_BASE\_MANTISSA\_LO\_BIT

1 constant integer CAP\_BASE\_MANTISSA\_LO\_BIT = 67;

## 5.300 shared/functions/capability/CAP\_BASE\_MANTISSA\_NUM\_BITS

1 constant integer CAP\_BASE\_MANTISSA\_NUM\_BITS = CAP\_BASE\_HI\_BIT-CAP\_BASE\_MANTISSA\_LO\_BIT+1;

#### 5.301 shared/functions/capability/CAP\_BOUND\_MAX

1 constant bits(CAP\_BOUND\_NUM\_BITS) CAP\_BOUND\_MAX = (1<<CAP\_VALUE\_NUM\_BITS)<0+:CAP\_BOUND\_NUM\_BITS>;

## 5.302 shared/functions/capability/CAP\_BOUND\_MIN

1 constant bits (CAP\_BOUND\_NUM\_BITS) CAP\_BOUND\_MIN = 0x0<0+:CAP\_BOUND\_NUM\_BITS>;

# 5.303 shared/functions/capability/CAP\_BOUND\_NUM\_BITS

1 constant integer CAP\_BOUND\_NUM\_BITS = CAP\_VALUE\_NUM\_BITS+1;

# 5.304 shared/functions/capability/CAP\_FLAGS\_HI\_BIT

1 constant integer CAP\_FLAGS\_HI\_BIT = 63;

## 5.305 shared/functions/capability/CAP\_FLAGS\_LO\_BIT

1 constant integer CAP\_FLAGS\_LO\_BIT = 56;

# 5.306 shared/functions/capability/CAP\_IE\_BIT

1 constant integer CAP\_IE\_BIT = 94;

## 5.307 shared/functions/capability/CAP\_LENGTH\_NUM\_BITS

1 constant integer CAP\_LENGTH\_NUM\_BITS = CAP\_VALUE\_NUM\_BITS+1;

## 5.308 shared/functions/capability/CAP\_LIMIT\_EXP\_HI\_BIT

1 constant integer CAP\_LIMIT\_EXP\_HI\_BIT = 82;

## 5.309 shared/functions/capability/CAP\_LIMIT\_HI\_BIT

1 constant integer CAP\_LIMIT\_HI\_BIT = 93;

## 5.310 shared/functions/capability/CAP\_LIMIT\_LO\_BIT

1 constant integer CAP\_LIMIT\_LO\_BIT = 80;

## 5.311 shared/functions/capability/CAP\_LIMIT\_MANTISSA\_LO\_BIT

1 constant integer CAP\_LIMIT\_MANTISSA\_LO\_BIT = 83;

# 5.312 shared/functions/capability/CAP\_LIMIT\_MANTISSA\_NUM\_BITS

1 constant integer CAP\_LIMIT\_MANTISSA\_NUM\_BITS = CAP\_LIMIT\_HI\_BIT-CAP\_LIMIT\_MANTISSA\_LO\_BIT+1;

## 5.313 shared/functions/capability/CAP\_LIMIT\_NUM\_BITS

1 constant integer CAP\_LIMIT\_NUM\_BITS = CAP\_LIMIT\_HI\_BIT-CAP\_LIMIT\_LO\_BIT+1;

# 5.314 shared/functions/capability/CAP\_MAX\_ENCODEABLE\_EXPONENT

1 constant integer CAP\_MAX\_ENCODEABLE\_EXPONENT = 63;

# 5.315 shared/functions/capability/CAP\_MAX\_EXPONENT

1 constant integer CAP\_MAX\_EXPONENT = CAP\_VALUE\_NUM\_BITS-CAP\_MW+2;

# 5.316 shared/functions/capability/CAP\_MAX\_FIXED\_SEAL\_TYPE

1 constant integer CAP\_MAX\_FIXED\_SEAL\_TYPE = 3;

# 5.317 shared/functions/capability/CAP\_MAX\_OBJECT\_TYPE

1 constant integer CAP\_MAX\_OBJECT\_TYPE = (1<<CAP\_OTYPE\_NUM\_BITS)-1;</pre>

#### 5.318 shared/functions/capability/CAP\_MW

1 constant integer CAP\_MW = CAP\_BASE\_HI\_BIT-CAP\_BASE\_LO\_BIT+1;

## 5.319 shared/functions/capability/CAP\_NO\_SEALING

1 constant bits(64) CAP\_NO\_SEALING = Ones(64);

## 5.320 shared/functions/capability/CAP\_OTYPE\_HI\_BIT

1 constant integer CAP\_OTYPE\_HI\_BIT = 109;

## 5.321 shared/functions/capability/CAP\_OTYPE\_LO\_BIT

1 constant integer CAP\_OTYPE\_LO\_BIT = 95;

## 5.322 shared/functions/capability/CAP\_OTYPE\_NUM\_BITS

1 constant integer CAP\_OTYPE\_NUM\_BITS = CAP\_OTYPE\_HI\_BIT-CAP\_OTYPE\_LO\_BIT+1;

## 5.323 shared/functions/capability/CAP\_PERMS\_HI\_BIT

1 constant integer CAP\_PERMS\_HI\_BIT = 127;

# 5.324 shared/functions/capability/CAP PERMS LO BIT

1 constant integer CAP\_PERMS\_LO\_BIT = 110;

# 5.325 shared/functions/capability/CAP\_PERMS\_NUM\_BITS

1 constant integer CAP\_PERMS\_NUM\_BITS = CAP\_PERMS\_HI\_BIT-CAP\_PERMS\_LO\_BIT+1;

# 5.326 shared/functions/capability/CAP\_PERM\_BRANCH\_SEALED\_PAIR

1 constant bits(64) CAP\_PERM\_BRANCH\_SEALED\_PAIR = (1<<8)<63:0>;

# 5.327 shared/functions/capability/CAP\_PERM\_COMPARTMENT\_ID

1 constant bits(64) CAP\_PERM\_COMPARTMENT\_ID = (1<<7)<63:0>;

# 5.328 shared/functions/capability/CAP\_PERM\_EXECUTE

1 constant bits(64) CAP\_PERM\_EXECUTE = (1<<15)<63:0>;

## 5.329 shared/functions/capability/CAP\_PERM\_EXECUTIVE

1 constant bits(64) CAP\_PERM\_EXECUTIVE = (1<<1)<63:0>;

## 5.330 shared/functions/capability/CAP\_PERM\_GLOBAL

1 constant bits(64) CAP\_PERM\_GLOBAL = 1<63:0>;

## 5.331 shared/functions/capability/CAP\_PERM\_LOAD

1 constant bits(64) CAP\_PERM\_LOAD = (1<<17)<63:0>;

## 5.332 shared/functions/capability/CAP\_PERM\_LOAD\_CAP

1 constant bits(64) CAP\_PERM\_LOAD\_CAP = (1<<14)<63:0>;

## 5.333 shared/functions/capability/CAP\_PERM\_MUTABLE\_LOAD

1 constant bits(64) CAP\_PERM\_MUTABLE\_LOAD = (1<<6)<63:0>;

## 5.334 shared/functions/capability/CAP\_PERM\_NONE

1 constant bits(64) CAP\_PERM\_NONE = 0<63:0>;

## 5.335 shared/functions/capability/CAP\_PERM\_SEAL

1 constant bits(64) CAP\_PERM\_SEAL = (1 << 11) <63:0>;

## 5.336 shared/functions/capability/CAP\_PERM\_STORE

1 constant bits(64) CAP\_PERM\_STORE = (1 << 16) < 63:0 >;

# 5.337 shared/functions/capability/CAP\_PERM\_STORE\_CAP

1 constant bits(64) CAP\_PERM\_STORE\_CAP = (1<<13)<63:0>;

## 5.338 shared/functions/capability/CAP\_PERM\_STORE\_LOCAL

1 constant bits(64) CAP\_PERM\_STORE\_LOCAL = (1<<12)<63:0>;

# 5.339 shared/functions/capability/CAP\_PERM\_SYSTEM

1 constant bits(64) CAP\_PERM\_SYSTEM = (1<<9)<63:0>;

## 5.340 shared/functions/capability/CAP PERM UNSEAL

1 constant bits(64) CAP\_PERM\_UNSEAL = (1<<10)<63:0>;

## 5.341 shared/functions/capability/CAP\_SEAL\_TYPE\_LB

1 constant bits(64) CAP\_SEAL\_TYPE\_LB = ZeroExtend('11',64);

## 5.342 shared/functions/capability/CAP\_SEAL\_TYPE\_LPB

1 constant bits(64) CAP\_SEAL\_TYPE\_LPB = ZeroExtend('10',64);

## 5.343 shared/functions/capability/CAP\_SEAL\_TYPE\_RB

1 constant bits(64) CAP\_SEAL\_TYPE\_RB = ZeroExtend('01',64);

## 5.344 shared/functions/capability/CAP\_TAG\_BIT

1 constant integer CAP\_TAG\_BIT = 128;

## 5.345 shared/functions/capability/CAP\_VALUE\_FOR\_BOUND\_HI\_BIT

1 constant integer CAP\_VALUE\_FOR\_BOUND\_HI\_BIT = 55;

## 5.346 shared/functions/capability/CAP\_VALUE\_FOR\_BOUND\_NUM\_BITS

1 constant integer CAP\_VALUE\_FOR\_BOUND\_NUM\_BITS = CAP\_VALUE\_FOR\_BOUND\_HI\_BIT-CAP\_VALUE\_LO\_BIT+1;

## 5.347 shared/functions/capability/CAP\_VALUE\_HI\_BIT

1 constant integer CAP\_VALUE\_HI\_BIT = 63;

# 5.348 shared/functions/capability/CAP\_VALUE\_LO\_BIT

1 constant integer CAP\_VALUE\_LO\_BIT = 0

# 5.349 shared/functions/capability/CAP\_VALUE\_NUM\_BITS

1 constant integer CAP\_VALUE\_NUM\_BITS = CAP\_VALUE\_HI\_BIT-CAP\_VALUE\_LO\_BIT+1;

# 5.350 shared/functions/capability/CapAdd

```
// CapAdd()
    // Returns the input capability with the value adjusted by a given delta, if
    // this results in the bounds no longer being representable the tag is cleared
    Capability CapAdd(Capability c, bits(CAP_VALUE_NUM_BITS) increment)
        Capability newc = c;
newc<CAP_VALUE_HI_BIT:CAP_VALUE_LO_BIT> = CapGetValue(c) + increment;
        if !CapIsRepresentableFast(c, increment) then
            newc<CAP_TAG_BIT> = '0';
11
       if CapIsExponentOutOfRange(c) then
  newc<CAP TAG BIT> = '0';
12
13
14
15
        // if any bounds bits are taken from the value, ensure the top address bit doesn't change
16
       if (CapBoundsUsesValue(CapGetExponent(c)) &&
17
            CapGetValue(c)<CAP_FLAGS_LO_BIT-1> != CapGetValue(newc)<CAP_FLAGS_LO_BIT-1>) then
18
            newc<CAP_TAG_BIT> = '0';
19
20
        return newc;
22
    // CapAdd()
23
24
    // Integer version of CapAdd to simplify pseudocode for computing the link
25
    // register
26
27
    Capability CapAdd(Capability c, integer increment)
        return CapAdd(c,increment<CAP_VALUE_NUM_BITS-1:0>);
```

#### 5.351 shared/functions/capability/CapBoundsAddress

```
1  // CapBoundsAddress()
2  // ============
3  // Return a possibly modified address suitable for generating bounds
4
5  bits(CAP_VALUE_NUM_BITS) CapBoundsAddress(bits(CAP_VALUE_NUM_BITS) address)
    return SignExtend(address<CAP_FLAGS_LO_BIT=1:0>, CAP_VALUE_NUM_BITS);
```

## 5.352 shared/functions/capability/CapBoundsEqual

## 5.353 shared/functions/capability/CapBoundsUsesValue

## 5.354 shared/functions/capability/CapCheckPermissions

## 5.355 shared/functions/capability/CapClearPerms

## 5.356 shared/functions/capability/CapGetBase

#### 5.357 shared/functions/capability/CapGetBottom

## 5.358 shared/functions/capability/CapGetBounds

```
// CapGetBounds()
    // Returns the bounds tuple. The tuple is composed of // (base,limit,isExponentValid). As the top bound depends on the calculation of
    // the bottom bound it better to always calculate them together The base can
    // never have the CAP_BOUND_NUM_BITSth bit set. However in order to do
    // arithmetic combining them base and limit must be of the same type.
    (bits(CAP_BOUND_NUM_BITS), bits(CAP_BOUND_NUM_BITS), boolean) CapGetBounds(Capability c)
10
        integer exp = CapGetExponent(c);
11
12
        if exp == CAP_MAX_ENCODEABLE_EXPONENT then
            return (CAP_BOUND_MIN, CAP_BOUND_MAX, TRUE);
13
14
15
        if CapIsExponentOutOfRange(c) then
16
            return (CAP_BOUND_MIN, CAP_BOUND_MAX, FALSE);
17
18
        bits(66) base;
19
        bits(66) limit;
20
        bits(CAP_MW) bottom = CapGetBottom(c);
21
22
        bits(CAP_MW) top = CapGetTop(c);
         // alow is filled with zeros
23
        base<0+:exp> = Zeros(exp);
        limit<0+:exp> = Zeros(exp);
24
25
        // amid is the recovered value of T or B. As exp cannot be greater than 50
26
        // we cannot do an out of range bitslice with MW = 16 and 66 bit
27
         // arithmetic.
28
        base<exp+CAP_MW-1:exp> = bottom;
29
        limit<exp+CAP_MW-1:exp> = top;
        // Calculate inputs to correction calculations
```

```
bits(66) a = '00':CapBoundsAddress(CapGetValue(c));
         bits(3) A3 = a <exp+CAP_MW-1:exp+CAP_MW-3>;
bits(3) B3 = bottom<CAP_MW-1:CAP_MW-3>;
bits(3) T3 = top<CAP_MW-1:CAP_MW-3>;
bits(3) R3 = B3 - '001';
34
35
36
37
38
          integer aHi;
         if CapUnsignedLessThan(A3,R3) then
40
              aHi = 1;
41
42
              aHi = 0;
43
44
          integer bHi;
45
          if CapUnsignedLessThan(B3,R3) then
              bHi = 1;
47
          else
48
              bHi = 0;
49
50
          integer tHi;
51
          if CapUnsignedLessThan(T3,R3) then
              tHi = 1;
53
54
              tHi = 0:
55
56
         correction_base = bHi - aHi;
57
         correction_limit = tHi - aHi;
59
          // Determine if we need any atop bits or if they have all been shifted off
           // the top of the calculation.
61
          if exp+CAP_MW < CAP_MAX_EXPONENT+CAP_MW then</pre>
              atop = a<65:exp+CAP_MW>;
base<65:exp+CAP_MW> = atop + correction_base;
62
63
64
              limit<65:exp+CAP_MW> = atop + correction_limit;
          // Final correction for limit for capabilities which wrap the address space
         bits(2) 12 = limit<64:63>;
bits(2) b2 = '0':base<63>;
67
68
         if exp < (CAP_MAX_EXPONENT-1) && CapUnsignedGreaterThan(12 - b2,'01') then
  limit<64> = NOT(limit<64>);
69
70
         return ('0':base<63:0>, limit<64:0>, TRUE);
```

## 5.359 shared/functions/capability/CapGetExponent

```
// CapGetExponent()
    // Returns the exponent in the range 0 to 63
    // The Te and Be bits are stored inverted
    integer CapGetExponent(Capability c)
        if CapIsInternalExponent(c) then
bits(6) nexp = c<CAP_LIMIT_EXP_HI_BIT:CAP_LIMIT_LO_BIT>:c<CAP_BASE_EXP_HI_BIT:CAP_BASE_LO_BIT>;
             return UInt (NOT (nexp));
10
         else
11
             return 0;
12
    // CapIsExponentOutOfRange()
13
    \ensuremath{//} Returns true if the exponent is not in the legal range, false otherwise.
14
    boolean CapIsExponentOutOfRange(Capability c)
17
        integer exp = CapGetExponent(c);
         // To ensure 0 is a legal capability CAP_MAX_ENCODEABLE_EXPONENT is valid // and is handled specially.
18
19
        return (exp > CAP_MAX_EXPONENT) && (exp < CAP_MAX_ENCODEABLE_EXPONENT);
```

## 5.360 shared/functions/capability/CapGetLength

```
1  // CapGetLength()
2  // =========
3  // Returns the length of the capability
4
5  bits(CAP_LENGTH_NUM_BITS) CapGetLength(Capability c)
6  (base, limit, -) = CapGetBounds(c);
7  return limit - base;
```

## 5.361 shared/functions/capability/CapGetObjectType

## 5.362 shared/functions/capability/CapGetOffset

## 5.363 shared/functions/capability/CapGetPermissions

## 5.364 shared/functions/capability/CapGetRepresentableMask

```
// CapGetRepresentableMask()
   2
   // sufficient to set precise bounds for the given nearest representable length
   bits(CAP_VALUE_NUM_BITS) CapGetRepresentableMask(bits(CAP_VALUE_NUM_BITS) len)
      // CapNull if interpreted as a capability has maximum bounds and it is
        // defined that introspection does not depend on the tag. Therefore it can
        // be used here.
10
       Capability c = CapNull();
       bits(CAP_VALUE_NUM_BITS) test_base = Ones(CAP_VALUE_NUM_BITS) - len;
bits(CAP_LENGTH_NUM_BITS) test_length = ZeroExtend(len,CAP_LENGTH_NUM_BITS);
11
12
       c<CAP_VALUE_HI_BIT:CAP_VALUE_LO_BIT> = test_base;
       c = CapSetBounds(c,test_length,FALSE);
15
       // {\tt CapSetBounds} provably cannot create an exponent greater than
       // CAP_MAX_EXPONENT therefore a bad exponent check does not need to be done
17
        // in this case.
18
       integer exp1 = 0;
20
       if CapIsInternalExponent(c) then
21
22
           exp1 = CapGetExponent(c) + 3;
       return Ones(CAP_VALUE_NUM_BITS-exp1):Zeros(exp1);
```

## 5.365 shared/functions/capability/CapGetTag

```
1  // CapGetTag()
2  // ========
3  // Returns the tag bit in bit<0> of the return value
4
5  bits(64) CapGetTag(Capability c)
6  return ZeroExtend(c<CAP_TAG_BIT>,64);
```

#### 5.366 shared/functions/capability/CapGetTop

```
1
    // CapGetTop()
2
3
    // Returns the top value
    bits(CAP_MW) CapGetTop(Capability c)
        bits(2) 1msb = '00';
        bits(2) lcarry = '00';
        bits(CAP_MW) b = CapGetBottom(c);
        bits(CAP_MW) t;
       if CapIsInternalExponent(c) then
10
           lmsb = '01';
11
            t = '00':c<CAP_LIMIT_HI_BIT:CAP_LIMIT_MANTISSA_LO_BIT>:'000';
            t = '00':c<CAP_LIMIT_HI_BIT:CAP_LIMIT_LO_BIT>;
       if CapUnsignedLessThan(t<CAP_MW-3:0>,b<CAP_MW-3:0>) then
lcarry = '01';
        t < CAP_MW - 1 : CAP_MW - 2 > = b < CAP_MW - 1 : CAP_MW - 2 > + lmsb + lcarry;
       return t;
```

## 5.367 shared/functions/capability/CapGetValue

## 5.368 shared/functions/capability/CapIsBaseAboveLimit

## 5.369 shared/functions/capability/CapIsEqual

```
1  // CapIsEqual()
2  // ========
3  // Returns true if two capabilities are bitwise identical, false otherwise.
4
5  boolean CapIsEqual(Capability c1, Capability c2)
6  return c1 == c2;
```

## 5.370 shared/functions/capability/CapIsExecutePermitted

## 5.371 shared/functions/capability/CapIsExecutive

```
boolean CapIsExecutive(Capability c)
foreturn CapCheckPermissions(c, CAP_PERM_EXECUTIVE);
```

#### 5.372 shared/functions/capability/CapIsInBounds

## 5.373 shared/functions/capability/CapIsInternalExponent

## 5.374 shared/functions/capability/CapIsLocal

## 5.375 shared/functions/capability/CaplsMutableLoadPermitted

## 5.376 shared/functions/capability/CaplsRangeInBounds

# 5.377 shared/functions/capability/CaplsRepresentable

## 5.378 shared/functions/capability/CaplsRepresentableFast

```
// CapIsRepresentableFast()
3
    // Return if the bounds are still representable if a new value is applied to an
    \ensuremath{//} an existing capability. This version is used for CapAdd only and may exhibit
    // false negatives vs the full CapIsRepresentable check for values which which
    // are outside bounds.
    boolean CapIsRepresentableFast(Capability c, bits(CAP_VALUE_NUM_BITS) increment)
         integer exp = CapGetExponent(c);
if exp >= (CAP_MAX_EXPONENT - 2) then
10
11
             return TRUE;
12
         else
13
             bits(CAP_VALUE_NUM_BITS) a = CapGetValue(c);
              // calculation needs to be done on address rather than the value
              a = CapBoundsAddress(a);
16
              increment = CapBoundsAddress(increment);
17
             i top = ASR(increment, exp+CAP MW);
18
             i_mid = LSR(increment,exp) < CAP_MW-1:0>;
a_mid = LSR(a,exp) < CAP_MW-1:0>;
19
20
             B3 = CapGetBottom(c) < CAP_MW-1: CAP_MW-3>;
R3 = B3 - '001';
21
22
23
             R = R3:Zeros(CAP_MW-3);
diff = R - a_mid;
diff1 = diff - 1;
24
25
26
              // Comparing against Ones below is used as proxy for comparing against
             // -1 to avoid any issues with comparing a bits value against a signed // integer.
28
29
              if (i_top == 0) then
30
              return CapUnsignedLessThan(i_mid, diff1);
elsif (i_top == Ones(CAP_VALUE_NUM_BITS)) then
33
                  return CapUnsignedGreaterThanOrEqual(i_mid, diff) && (R != a_mid);
34
35
                  return FALSE;
```

## 5.379 shared/functions/capability/CaplsSealed

```
1  // CapIsSealed()
2  // =========
3  // Returns true if the input capability is sealed
4
5  boolean CapIsSealed(Capability c)
    return CapGetObjectType(c) != Zeros(CAP_VALUE_NUM_BITS);
```

# 5.380 shared/functions/capability/CaplsSubSetOf

## 5.381 shared/functions/capability/CapIsSystemAccessPermitted

## 5.382 shared/functions/capability/CapIsTagClear

```
1  // CapIsTagClear()
2  // ===========
3  // Return true if the tag is clear, false otherwise
4
5  boolean CapIsTagClear(Capability c)
6  return CapGetTag(c) <0> == '0';
```

## 5.383 shared/functions/capability/CapIsTagSet

```
1  // CapIsTagSet()
2  // =========
3  // Return true if the tag is set, false otherwise
4
5  boolean CapIsTagSet(Capability c)
    return CapGetTag(c) <0> == '1';
```

## 5.384 shared/functions/capability/CapNull

## 5.385 shared/functions/capability/CapPermsInclude

## 5.386 shared/functions/capability/CapSetBounds

```
// CapSetBounds
3
    // Returns a capability, derived from the input capability, with base address
    // set to the value of the input capability and the length set to a given
    \ensuremath{//} value. If precise bounds setting is not possible, either the bounds are
   \ensuremath{//} rounded, or tag is cleared, depending on the input exact flag.
   Capability CapSetBounds(Capability c, bits(CAP_LENGTH_NUM_BITS) req_len, boolean exact)
       // For this ASL to be valid according to the proved properties req_len must
10
        // be at most 2^64. Called from the ISA via a register it can never be more than 2^64-1.
11
        assert CapUnsignedLessThanOrEqual(req_len,CAP_BOUND_MAX);
12
        // Find a candidate exponent
13
        integer exp = CAP_MAX_EXPONENT - CountLeadingZeroBits(req_len<CAP_VALUE_NUM_BITS:CAP_MW-1>);
```

```
// If the candidate exponent is non zero or the calculated part of {}^{\mathsf{T}}{}^{\mathsf{T}} for
          // bounds decoding is not zero then the internal exponent is used.
16
          boolean ie = (exp != 0) || req_len<CAP_MW-2> == '1';
17
18
19
          bits(CAP_VALUE_NUM_BITS) base = CapGetValue(c);
          // Choose the actual base based on whether the desired capability is 'Large' or 'Small'
20
21
          // As exp can be increased in some cases, some potentially large capabilties
22
             will be classed as small.
23
          bits(CAP_VALUE_NUM_BITS) abase = if CapBoundsUsesValue(CapGetExponent(c)) then CapBoundsAddress(base)
                →else base;
24
         bits(CAP_VALUE_NUM_BITS+2) req_base = '00':abase;
bits(CAP_VALUE_NUM_BITS+2) req_top = req_base + ('0':req_len);
25
26
27
           / Caclulate for the non ie case
         bits(CAP_MW) Bbits = req_base<CAP_MW-1:0>;
bits(CAP_MW) TBits = req_top<CAP_MW-1:0>;
29
30
31
         boolean lostTop = FALSE;
32
         boolean lostBottom = FALSE;
boolean incrementE = FALSE;
33
34
35
              // Logically the upper bit address is exp+3+CAP_MW-3-1 but +3-3 can
// trivially be omitted.
bits(CAP_MW-3) B_ie = req_base<exp+CAP_MW-1:exp+3>;
36
37
38
              bits(CAP_MW-3) T_ie = req_top<exp+CAP_MW-1:exp+3>;
39
40
41
                // Have we lost any bits of base or top?
42
              bits(CAP_VALUE_NUM_BITS+2) maskLo = ZeroExtend(Ones(exp+3), CAP_VALUE_NUM_BITS+2);
               lostBottom = (req_base AND maskLo) != Zeros(CAP_VALUE_NUM_BITS+2);
lostTop = (req_top AND maskLo) != Zeros(CAP_VALUE_NUM_BITS+2);
43
44
45
46
              if lostTop then
                    // Increment T to make sure it is still above top even with lost bits. // It might wrap but if that makes B < T then decoding will compensate.
48
49
                    T_ie = T_ie + 1;
50
               // We chose e so that the top two bits of the length should be 0b01 // however we may have overflowed if T was incremented or we lost bits
51
52
53
               // of base.
54
                 _ie = T_ie - B_ie;
               if L_ie<CAP_MW-4> == '1' then
55
56
                    incrementE = TRUE;
57
58
                    lostBottom = lostBottom || B_ie[0] == '1';
lostTop = lostTop || T_ie[0] == '1';
61
                    // Recalculate. This cannot produce an out of range slice as an SMT
62
                    // proof exists that the algorithm can never produce an exponent
63
                    // greater than CAP_MAX_EXPONENT and we are just about to increment
                    // so exp can only be CAP_MAX_EXPONENT-1.
64
65
                    assert exp < CAP_MAX_EXPONENT;</pre>
                    B_ie = req_base<exp+CAP_MW:exp+4>;
                      _ie = req_top<exp+CAP_MW:exp+4>;
67
68
                    if lostTop then
                         T_ie = T_ie + 1;
69
70
71
              if incrementE == TRUE then
72
                   exp = exp + 1;
73
74
75
              Bbits = B_ie:'000';
              TBits = T_ie:'000';
76
         // Now construct the return
Capability newc = c;
77
78
79
80
          \ensuremath{//} We must check request was within the bounds of the original capability
81
          \ensuremath{//} and unset the tag if it was not. This must be done using the sign
          // extended address not including the flags field. (obase, olimit, ovalid) = CapGetBounds(c);
82
83
84
          if (!CapUnsignedGreaterThanOrEqual (req_base<0+:CAP_BOUND_NUM_BITS>, obase) ||
85
              !CapUnsignedLessThanOrEqual(req_top<0+:CAP_BOUND_NUM_BITS>,olimit) ||
86
              !ovalid) then
              newc<CAP_TAG_BIT> = '0';
87
88
89
             The ie bit and the Te and Be bits are stored inverted
          if ie then
              newc<CAP_IE_BIT> = '0';
92
               newc<CAP_BASE_EXP_HI_BIT:CAP_BASE_LO_BIT> = NOT(exp<2:0>);
               newc<CAP_LIMIT_EXP_HI_BIT:CAP_LIMIT_LO_BIT> = NOT(exp<5:3>);
93
94
              newc<CAP_IE_BIT> = '1';
```

```
newc<CAP_BASE_EXP_HI_BIT:CAP_BASE_LO_BIT> = Bbits<2:0>;
             newc<CAP_LIMIT_EXP_HI_BIT:CAP_LIMIT_LO_BIT> = TBits<2:0>;
98
99
         newc<CAP_BASE_HI_BIT:CAP_BASE_MANTISSA_LO_BIT>
         // The top two bits of T are recovered during decoding
newc<CAP_LIMIT_HI_BIT:CAP_LIMIT_MANTISSA_LO_BIT> = TBits<CAP_MW-3:3>;
100
101
102
         // if reducing bounds from a large to a small capability, the original
          // base needs to have consistent bits at the top
104
         boolean from_large = !CapBoundsUsesValue(CapGetExponent(c));
106
         boolean to_small = CapBoundsUsesValue(exp);
         if from_large && to_small && SignExtend(base<CAP_FLAGS_LO_BIT-1:0>, 64) != base then
107
             newc<CAP_TAG_BIT> = '0';
108
109
          // If we were asked for an exact bound and could not provide it then we must clear the tag
         if exact && (lostBottom || lostTop) then
111
112
             newc<CAP_TAG_BIT> = '0';
113
114
         return newc;
```

## 5.387 shared/functions/capability/CapSetObjectType

```
// CapSetObjectType()
   ^{\prime\prime} // Returns the capability c with the object type set to o
   Capability CapSetObjectType(Capability c, bits(64) o)
       c<CAP_OTYPE_HI_BIT:CAP_OTYPE_LO_BIT> = o<CAP_OTYPE_NUM_BITS-1:0>;
        return c;
    // CapGetFlags()
10
   // Returns the flags field
   bits(CAP_VALUE_NUM_BITS) CapGetFlags(Capability c)
13
     bits(CAP_VALUE_NUM_BITS) r = c<CAP_FLAGS_HI_BIT:CAP_FLAGS_LO_BIT>:Zeros(CAP_VALUE_FOR_BOUND_NUM_BITS);
14
15
   // CapSetFlags()
16
   // Sets the flags field from flags field of f
17
    Capability CapSetFlags(Capability c, bits(CAP_VALUE_NUM_BITS) f)
20
        c<CAP_FLAGS_HI_BIT:CAP_FLAGS_LO_BIT> = f<CAP_FLAGS_HI_BIT:CAP_FLAGS_LO_BIT>;
       return c:
```

## 5.388 shared/functions/capability/CapSetOffset

# 5.389 shared/functions/capability/CapSetTag

#### 5.390 shared/functions/capability/CapSetValue

```
1
   // CapSetValue()
2
    // Returns the input capability with the value set to v, if this results in the
   \ensuremath{//} capability bounds not being respresentable the tag is cleared
   Capability CapSetValue(Capability c, bits(CAP_VALUE_NUM_BITS) v)
        bits(CAP_VALUE_NUM_BITS) oldv = CapGetValue(c);
        if !CapIsRepresentable(c,v) then
           c = CapWithTagClear(c);
        c<CAP_VALUE_HI_BIT:CAP_VALUE_LO_BIT> = v;
10
11
        // if any bounds bits are taken from the value, ensure the top address bit doesn't change
13
       if (CapBoundsUsesValue(CapGetExponent(c)) &&
14
            v<CAP_FLAGS_LO_BIT-1> != oldv<CAP_FLAGS_LO_BIT-1>) then
15
            c = CapWithTagClear(c);
16
        return c;
```

#### 5.391 shared/functions/capability/CapSquashPostLoadCap

```
// CapSquashPostLoadCap()
   // Perform the following processing
       - If the Capability was loaded without LoadCap permission clear the tag
       - Remove MutableLoad, Store, StoreCap and StoreLocalCap permissions
        in a loaded capability if accessed without MutableLoad permission
   Capability CapSquashPostLoadCap(Capability data, VirtualAddress addr)
       Capability base_cap;
11
       if VAIsBits64(addr) then
12
13
           base_cap = DDC[];
14
        else
           base_cap = VAToCapability(addr);
       if !CapCheckPermissions(base_cap, CAP_PERM_LOAD_CAP) then
17
18
            data = CapWithTagClear(data);
19
20
       if !CapIsMutableLoadPermitted(base_cap) && CapIsTagSet(data) && !CapIsSealed(data) then
           data = CapClearPerms (data, CAP_PERM_STORE OR CAP_PERM_STORE_CAP_OR CAP_PERM_STORE_LOCAL OR
                →CAP_PERM_MUTABLE_LOAD);
        return data:
```

## 5.392 shared/functions/capability/CapUnseal

```
1  // CapUnseal()
2  // =========
3  // Returns an unsealed version of the input capability
4
5  Capability CapUnseal(Capability c)
6  return CapSetObjectType(c,Zeros(64));
```

## 5.393 shared/functions/capability/CapUnsignedGreaterThan

## 5.394 shared/functions/capability/CapUnsignedGreaterThanOrEqual

## 5.395 shared/functions/capability/CapUnsignedLessThan

## 5.396 shared/functions/capability/CapUnsignedLessThanOrEqual

### 5.397 shared/functions/capability/CapWithTagClear

## 5.398 shared/functions/capability/CapWithTagSet

## 5.399 shared/functions/capability/CapabilityFromData

## 5.400 shared/functions/capability/DataFromCapability

#### 5.401 shared/functions/common/ASR

```
1  // ASR()
2  // =====
3
4  bits(N) ASR(bits(N) x, integer shift)
5    assert shift >= 0;
6   if shift == 0 then
7         result = x;
8   else
9    (result, -) = ASR_C(x, shift);
10  return result;
```

## 5.402 shared/functions/common/ASR\_C

```
// ASR_C()
// ======

(bits(N), bit) ASR_C(bits(N) x, integer shift)

assert shift > 0;
extended_x = SignExtend(x, shift+N);
result = extended_x<shift+N-1:shift>;
carry_out = extended_x<shift-1>;
return (result, carry_out);
```

#### 5.403 shared/functions/common/Abs

```
1  // Abs()
2  // =====
3
4  integer Abs(integer x)
5    return if x >= 0 then x else -x;
6
7  // Abs()
8  // =====
9
10  real Abs(real x)
  return if x >= 0.0 then x else -x;
```

## 5.404 shared/functions/common/Align

```
1  // Align()
2  // ======
3
4  integer Align(integer x, integer y)
5   return y * (x DIV y);
6
7  // Align()
8  // ======
9
10 bits(N) Align(bits(N) x, integer y)
11  return Align(UInt(x), y) <N-1:0>;
```

#### 5.405 shared/functions/common/BitCount

## 5.406 shared/functions/common/CountLeadingSignBits

## 5.407 shared/functions/common/CountLeadingZeroBits

#### 5.408 shared/functions/common/Elem

```
// Elem[] - non-assignment form
4 bits(size) Elem[bits(N) vector, integer e, integer size]
       assert e >= 0 && (e+1) *size <= N;
        return vector<e*size+size-1 : e*size>;
   // Elem[] - non-assignment form
10
11 bits(size) Elem[bits(N) vector, integer e]
12
        return Elem[vector, e, size];
13
14
   // Elem[] - assignment form
15
    Elem[bits(N) &vector, integer e, integer size] = bits(size) value
  assert e >= 0 && (e+1)*size <= N;
  vector<(e+1)*size-1:e*size> = value;
17
18
19
20
        return;
22
    // Elem[] - assignment form
23
24
25
   Elem[bits(N) &vector, integer e] = bits(size) value
     Elem[vector, e, size] = value;
return;
```

#### 5.409 shared/functions/common/Extend

```
1  // Extend()
2  // =======
3
4  bits(N) Extend(bits(M) x, integer N, boolean unsigned)
5     return if unsigned then ZeroExtend(x, N) else SignExtend(x, N);
6
7  // Extend()
8  // =======
9
10  bits(N) Extend(bits(M) x, boolean unsigned)
11  return Extend(x, N, unsigned);
```

## 5.410 shared/functions/common/HighestSetBit

#### 5.411 shared/functions/common/Int

```
1  // Int()
2  // =====
3
4  integer Int(bits(N) x, boolean unsigned)
5   result = if unsigned then UInt(x) else SInt(x);
6  return result;
```

#### 5.412 shared/functions/common/IsOnes

```
1  // IsOnes()
2  // ======
3
4  boolean IsOnes(bits(N) x)
5  return x == Ones(N);
```

#### 5.413 shared/functions/common/IsZero

```
1  // IsZero()
2  // ======
3
4  boolean IsZero(bits(N) x)
5  return x == Zeros(N);
```

#### 5.414 shared/functions/common/IsZeroBit

```
1  // IsZeroBit()
2  // =========
3
4  bit IsZeroBit(bits(N) x)
5   return if IsZero(x) then '1' else '0';
```

#### 5.415 shared/functions/common/LSL

## 5.416 shared/functions/common/LSL\_C

```
1  // LSL_C()
2  // ======
3
4  (bits(N), bit) LSL_C(bits(N) x, integer shift)
5    assert shift > 0;
6    extended_x = x : Zeros(shift);
7    result = extended_x<N-1:0>;
8    carry_out = extended_x<N>;
9    return (result, carry_out);
```

#### 5.417 shared/functions/common/LSR

## 5.418 shared/functions/common/LSR\_C

```
1  // LSR_C()
2  // ======
3
4  (bits(N), bit) LSR_C(bits(N) x, integer shift)
5    assert shift > 0;
6    extended_x = ZeroExtend(x, shift+N);
7    result = extended_x<shift+N-1:shift>;
8    carry_out = extended_x<shift-1>;
9    return (result, carry_out);
```

#### 5.419 shared/functions/common/LowestSetBit

#### 5.420 shared/functions/common/Max

```
1  // Max()
2  // =====
3
4  integer Max(integer a, integer b)
5    return if a >= b then a else b;
6
7  // Max()
8  // =====
9
10  real Max(real a, real b)
11  return if a >= b then a else b;
```

#### 5.421 shared/functions/common/Min

```
1  // Min()
2  // =====
3
4  integer Min(integer a, integer b)
5    return if a <= b then a else b;
6
7  // Min()
8  // =====
9
10  real Min(real a, real b)
11  return if a <= b then a else b;</pre>
```

#### 5.422 shared/functions/common/Ones

```
1  // Ones()
2  // ======
3
4  bits(N) Ones(integer N)
5   return Replicate('1',N);
6
7  // Ones()
8  // ======
9
bits(N) Ones()
10  bits(N) Ones()
11  return Ones(N);
```

#### 5.423 shared/functions/common/ROR

```
1  // ROR()
2  // =====
3
4  bits(N) ROR(bits(N) x, integer shift)
5    assert shift >= 0;
6   if shift == 0 then
7         result = x;
8   else
9    (result, -) = ROR_C(x, shift);
10  return result;
```

## 5.424 shared/functions/common/ROR\_C

```
1  // ROR_C()
2  // ======
3
4  (bits(N), bit) ROR_C(bits(N) x, integer shift)
5    assert shift != 0;
6    m = shift MOD N;
7    result = LSR(x,m) OR LSL(x,N-m);
8    carry_out = result<N-1>;
9    return (result, carry_out);
```

## 5.425 shared/functions/common/Replicate

```
1  // Replicate()
2  // ========
3
4  bits(N) Replicate(bits(M) x)
5   assert N MOD M == 0;
6   return Replicate(x, N DIV M);
8  bits(M*N) Replicate(bits(M) x, integer N);
```

#### 5.426 shared/functions/common/RoundDown

```
l integer RoundDown(real x);
```

#### 5.427 shared/functions/common/RoundTowardsZero

# 5.428 shared/functions/common/RoundUp

```
1 integer RoundUp(real x);
```

#### 5.429 shared/functions/common/SInt

```
1  // SInt()
2  // =====
3
4  integer SInt(bits(N) x)
5   result = 0;
6   for i = 0 to N-1
7         if x<i> == '1' then result = result + 2^i;
8   if x<N-1> == '1' then result = result - 2^N;
9   return result;
```

## 5.430 shared/functions/common/SignExtend

#### 5.431 shared/functions/common/UInt

```
1  // UInt()
2  // =====
3
4  integer UInt(bits(N) x)
5   result = 0;
6   for i = 0 to N-1
7        if x<i> == '1' then result = result + 2^i;
8   return result;
```

#### 5.432 shared/functions/common/ZeroExtend

#### 5.433 shared/functions/common/Zeros

```
1  // Zeros()
2  // ======
3
4  bits(N) Zeros(integer N)
5   return Replicate('0',N);
6
7  // Zeros()
8  // ======
```

```
9
10 bits(N) Zeros()
11 return Zeros(N);
```

#### 5.434 shared/functions/crc/BitReverse

```
1  // BitReverse()
2  // ========
3
4  bits(N) BitReverse(bits(N) data)
5  bits(N) result;
6  for i = 0 to N-1
7    result<N-i-1> = data<i>;
8  return result;
```

#### 5.435 shared/functions/crc/HaveCRCExt

```
1  // HaveCRCExt()
2  // ========
3
4  boolean HaveCRCExt()
5  return HasArchVersion(ARMv8p1) || boolean IMPLEMENTATION_DEFINED "Have CRC extension";
```

## 5.436 shared/functions/crc/Poly32Mod2

## 5.437 shared/functions/crypto/AESInvMixColumns

```
// AESInvMixColumns()
2
    // Transformation in the Inverse Cipher that is the inverse of AESMixColumns.
    bits(128) AESInvMixColumns(bits (128) op)
        bits(4*8) in0 = op< 96+:8> : op< 64+:8> : op< 32+:8> : op< 0+:8>;
bits(4*8) in1 = op<104+:8> : op< 72+:8> : op< 40+:8> : op< 8+:8>;
8
        bits(4*8) in2 = op<112+:8> : op< 80+:8> : op< 48+:8> : op< 16+:8>;
        bits(4*8) in3 = op<120+:8> : op< 88+:8> : op< 56+:8> : op< 24+:8>;
10
        bits(4*8) out0;
11
        bits(4*8) out1;
13
        bits(4*8) out2;
14
        bits(4*8) out3;
15
        for c = 0 to 3
16
17
            out0<c*8+:8> = FFmul0E(in0<c*8+:8>) EOR FFmul0B(in1<c*8+:8>) EOR FFmul0D(in2<c*8+:8>) EOR
                  →FFmul09(in3<c*8+:8>);
                             FFmul09(in0<c*8+:8>) EOR FFmul0E(in1<c*8+:8>) EOR FFmul0B(in2<c*8+:8>) EOR
                  →FFmulOD(in3<c*8+:8>);
19
             out2<c*8+:8> = FFmul0D(in0<c*8+:8>) EOR FFmul09(in1<c*8+:8>) EOR FFmul0E(in2<c*8+:8>) EOR
                 \hookrightarrowFFmulOB(in3<c*8+:8>);
20
            out3<c*8+:8> = FFmul0B(in0<c*8+:8>) EOR FFmul0D(in1<c*8+:8>) EOR FFmul09(in2<c*8+:8>) EOR
                  →FFmul0E(in3<c*8+:8>);
22
23
            out3<3*8+:8> : out2<3*8+:8> : out1<3*8+:8> : out0<3*8+:8> :
24
            out3<2*8+:8> : out2<2*8+:8> : out1<2*8+:8> : out0<2*8+:8> :
            out3<1*8+:8> : out2<1*8+:8> : out1<1*8+:8> : out0<1*8+:8> :
```

## 5.438 shared/functions/crypto/AESInvShiftRows

## 5.439 shared/functions/crypto/AESInvSubBytes

```
// AESInvSubBytes()
    // Transformation in the Inverse Cipher that is the inverse of AESSubBytes.
   bits(128) AESInvSubBytes(bits(128) op)
        // Inverse S-box values
       bits(16*16*8) GF2_inv = (
                    FEDCBA9876543210
           /*F*/ 0x7d0c2155631469e126d677ba7e042b17<127:0>:
10
            /*E*/ \ 0x619953833cbbebc8b0f52aae4d3be0a0<127:0>:
11
           /*D*/ 0xef9cc9939f7ae52d0d4ab519a97f5160<127:0>
           /*C*/ 0x5fec8027591012b131c7078833a8dd1f<127:0>
12
           /*B*/ 0xf45acd78fec0db9a2079d2c64b3e56fc<127:0>
13
           /*A*/ 0x1bbe18aa0e62b76f89c5291d711af147<127:0>
           /*9*/ 0x6edf751ce837f9e28535ade72274ac96<127:0>
16
           /*8*/ 0x73e6b4f0cecff297eadc674f4111913a<127:0>
17
           /*7*/ 0x6b8a130103bdafc1020f3fca8f1e2cd0<127:0>
           /*6*/ 0x0645b3b80558e4f70ad3bc8c00abd890<127:0>
18
           /*5*/ 0x849d8da75746155edab9edfd5048706c<127:0>
19
20
           /*4*/ 0x92b6655dcc5ca4d41698688664f6f872<127:0>
21
           /*3*/ 0x25d18b6d49a25b76b224d92866a12e08<127:0>
22
            /*2*/ 0x4ec3fa420b954cee3d23c2a632947b54<127:0>
23
            /*1*/ 0xcbe9dec444438e3487ff2f9b8239e37c<127:0>
24
            /*0*/ 0xfbd7f3819ea340bf38a53630d56a0952<127:0>
25
26
       bits(128) out;
       for i = 0 to 15
28
           out<i*8+:8> = GF2_inv<UInt(op<i*8+:8>) *8+:8>;
        return out;
```

## 5.440 shared/functions/crypto/AESMixColumns

```
2
 3
      // Transformation in the Cipher that takes all of the columns of the
      // State and mixes their data (independently of one another) to
     // produce new columns.
     bits(128) AESMixColumns(bits (128) op)
           bits(4*8) in0 = op< 96+:8>: op< 64+:8>: op< 32+:8>: op< 0+:8>;
bits(4*8) in1 = op<104+:8>: op< 72+:8>: op< 40+:8>: op< 8+:8>;
bits(4*8) in2 = op<112+:8>: op< 80+:8>: op< 48+:8>: op< 48+:8>: op< 16+:8>;
bits(4*8) in3 = op<120+:8>: op< 88+:8>: op< 56+:8>: op< 24+:8>;
10
11
12
13
           bits(4*8) out0;
14
           bits(4*8) out1;
15
           bits(4*8) out2;
16
           bits(4*8) out3;
17
18
           for c = 0 to 3
                out0 < c*8+:8 > = FFmul02(in0 < c*8+:8 >) EOR FFmul03(in1 < c*8+:8 >) EOR
                                                                                                                           in2<c*8+:8> EOR
```

## 5.441 shared/functions/crypto/AESShiftRows

## 5.442 shared/functions/crypto/AESSubBytes

```
1
    // AESSubBytes()
2
    // Transformation in the Cipher that processes the State using a nonlinear
    // byte substitution table (S-box) that operates on each of the State bytes
    // independently.
    bits(128) AESSubBytes(bits(128) op)
        // S-box values
        \textbf{bits} (16 \! \star \! 16 \! \star \! 8) \quad \text{GF2} = \text{ (}
                      F E D C B A 9 8 7 6 5 4 3 2 1 0
10
            /*F*/ 0x16bb54b00f2d99416842e6bf0d89a18c<127:0>:
11
            /*E*/ 0xdf2855cee9871e9b948ed9691198f8e1<127:0> :
13
            /*D*/ 0x9eldc186b95735610ef6034866b53e70<127:0>
14
            /*C*/ 0x8a8bbd4b1f74dde8c6b4a61c2e2578ba<127:0>
            /*B*/ 0x08ae7a65eaf4566ca94ed58d6d37c8e7<127:0>
15
            /*A*/ 0x79e4959162acd3c25c2406490a3a32e0<127:0>
16
17
            /*9*/ 0xdb0b5ede14b8ee4688902a22dc4f8160<127:0>
            /*8*/ 0x73195d643d7ea7c41744975fec130ccd<127:0>
19
            /*7*/ 0xd2f3ff1021dab6bcf5389d928f40a351<127:0>
20
            /*6*/ 0xa89f3c507f02f94585334d43fbaaefd0<127:0>
21
22
            /*5*/ 0xcf584c4a39becb6a5bb1fc20ed00d153<127:0>
            /*4*/ 0x842fe329b3d63b52a05a6e1b1a2c8309<127:0>
            /*3*/ 0x75b227ebe28012079a059618c323c704<127:0>
            /*2*/ 0x1531d871f1e5a534ccf73f362693fdb7<127:0>
            /*1*/ 0xc072a49cafa2d4adf04759fa7dc982ca<127:0>
26
            /*0*/ 0x76abd7fe2b670130c56f6bf27b777c63<127:0>
27
28
        bits(128) out;
        for i = 0 to 15
            out<i*8+:8> = GF2<UInt(op<i*8+:8>) *8+:8>;
```

# 5.443 shared/functions/crypto/FFmul02

```
/*E*/ 0xC5C7C1C3CDCFC9CBD5D7D1D3DDDFD9DB<127:0>
            /*D*/ 0xA5A7A1A3ADAFA9ABB5B7B1B3BDBFB9BB<127:0>
            /*C*/ 0x858781838D8F898B959791939D9F999B<127:0>
            /*B*/ 0x656761636D6F696B757771737D7F797B<127:0>
            /*A*/ 0x454741434D4F494B555751535D5F595B<127:0>
            /*9*/ 0x252721232D2F292B353731333D3F393B<127:0>
13
            /*8*/ 0x050701030D0F090B151711131D1F191B<127:0>
14
            /*7*/ 0xFEFCFAF8F6F4F2F0EEECEAE8E6E4E2E0<127:0>
15
            /*6*/ 0xDEDCDAD8D6D4D2D0CECCCAC8C6C4C2C0<127:0>
            /*5*/ 0xBEBCBAB8B6B4B2B0AEACAAA8A6A4A2A0<127:0>
18
            /*4*/ 0x9E9C9A98969492908E8C8A8886848280<127:0>
            /*3*/ 0x7E7C7A78767472706E6C6A6866646260<127:0>
19
            /*2*/ 0x5E5C5A58565452504E4C4A4846444240<127:0>
            /*1*/ 0x3E3C3A38363432302E2C2A2826242220<127:0>
21
            /*0*/ 0x1E1C1A18161412100E0C0A0806040200<127:0>
23
        return FFmul 02<UInt(b) *8+:8>;
```

## 5.444 shared/functions/crypto/FFmul03

```
// FFmul03()
3
   bits(8) FFmul03(bits(8) b)
       bits(256*8) FFmul_03 = (
                     F E D C B A 9 8 7 6 5 4 3 2 1 0
            /*F*/ 0x1A191C1F16151013020104070E0D080B<127:0> :
           /*E*/ 0x2A292C2F26252023323134373E3D383B<127:0>
            /*D*/ 0x7A797C7F76757073626164676E6D686B<127:0>
10
            /*C*/ 0x4A494C4F46454043525154575E5D585B<127:0>
           /*B*/ 0xDAD9DCDFD6D5D0D3C2C1C4C7CECDC8CB<127:0>
11
           /*A*/ 0xEAE9ECEFE6E5E0E3F2F1F4F7FEFDF8FB<127:0>
12
13
            /*9*/ 0xBAB9BCBFB6B5B0B3A2A1A4A7AEADA8AB<127:0>
            /*8*/ 0x8A898C8F86858083929194979E9D989B<127:0>
15
            /*7*/ 0x818287848D8E8B88999A9F9C95969390<127:0>
            /*6*/ 0xB1B2B7B4BDBEBBB8A9AAAFACA5A6A3A0<127:0>
            /*5*/ 0xE1E2E7E4EDEEEBE8F9FAFFFCF5F6F3F0<127:0>
17
            /*4*/ 0xD1D2D7D4DDDEDBD8C9CACFCCC5C6C3C0<127:0>
18
19
            /*3*/ 0x414247444D4E4B48595A5F5C55565350<127:0>
            /*2*/ 0x717277747D7E7B78696A6F6C65666360<127:0>
            /*1*/ 0x212227242D2E2B28393A3F3C35363330<127:0>
22
            /*0*/ 0x111217141D1E1B18090A0F0C05060300<127:0>
23
        return FFmul_03<UInt(b) *8+:8>;
```

# 5.445 shared/functions/crypto/FFmul09

```
// FFmul09()
   bits(8) FFmul09(bits(8) b)
        bits(256*8) FFmul_09 =
                     F E D C B A 9 8 7 6 5 4 3 2 1 0
            /*F*/ 0x464F545D626B70790E071C152A233831<127:0> :
            /*E*/ 0xD6DFC4CDF2FBE0E99E978C85BAB3A8A1<127:0>
           /*D*/ 0x7D746F6659504B42353C272E1118030A<127:0>
            /*C*/ 0xEDE4FFF6C9C0DBD2A5ACB7BE8188939A<127:0>
10
            /*B*/ 0x3039222B141D060F78716A635C554E47<127:0>
            /*A*/ 0xA0A9B2BB848D969FE8E1FAF3CCC5DED7<127:0>
13
            /*9*/ 0x0B0219102F263D34434A5158676E757C<127:0>
14
            /*8*/ 0x9B928980BFB6ADA4D3DAC1C8F7FEE5EC<127:0>
            /*7*/ 0xAAA3B8B18E879C95E2EBF0F9C6CFD4DD<127:0>
15
16
            /*6*/ 0x3A3328211E170C05727B6069565F444D<127:0>
17
            /*5*/ 0x9198838AB5BCA7AED9D0CBC2FDF4EFE6<127:0>
            /*4*/ 0x0108131A252C373E49405B526D647F76<127:0>
19
            /*3*/ 0xDCD5CEC7F8F1EAE3949D868FB0B9A2AB<127:0>
20
            /*2*/ 0x4C455E5768617A73040D161F2029323B<127:0>
2.1
            /*1*/ 0xE7EEF5ECC3CAD1D8AFA6BDB48B829990<127:0>
22
            /*0*/ 0x777E656C535A41483F362D241B120900<127:0>
        return FFmul_09<UInt(b) *8+:8>;
```

## 5.446 shared/functions/crypto/FFmul0B

```
// FFmulOB()
2
   bits(8) FFmulOB(bits(8) b)
       bits(256*8) FFmul_OB = (
/* FEDCBA9876543210
            /*F*/ 0xA3A8B5BE8F849992FBF0EDE6D7DCC1CA<127:0>:
           /*E*/ 0x1318050E3F3429224B405D56676C717A<127:0> :
           /*D*/ 0xD8D3CEC5F4FFE2E9808B969DACA7BAB1<127:0>
           /*C*/ 0x68637E75444F5259303B262D1C170A01<127:0>
10
           /*B*/ 0x555E434879726F640D061B10212A373C<127:0>
11
           /*A*/ 0xE5EEF3F8C9C2DFD4BDB6ABA0919A878C<127:0>
12
           /*9*/ 0x2E2538330209141F767D606B5A514C47<127:0>
14
            /*8*/ 0x9E958883B2B9A4AFC6CDD0DBEAE1FCF7<127:0>
15
            /*7*/ 0x545F424978736E650C071A11202B363D<127:0>
            /*6*/ 0xE4EFF2F9C8C3DED5BCB7AAA1909B868D<127:0>
16
            /*5*/ 0x2F2439320308151E777C616A5B504D46<127:0>
17
            /*4*/ 0x9F948982B3B8A5AEC7CCD1DAEBE0FDF6<127:0>
18
            /*3*/ 0xA2A9B4BF8E859893FAF1ECE7D6DDC0CB<127:0>
            /*2*/ 0x1219040F3E3528234A415C57666D707B<127:0>
            /*1*/ 0xD9D2CFC4F5FEE3E8818A979CADA6BBB0<127:0>
22
            /*0*/ 0x69627F74454E5358313A272C1D160B00<127:0>
23
        return FFmul_0B<UInt(b) *8+:8>;
```

## 5.447 shared/functions/crypto/FFmul0D

```
// FFmulOD()
2
   bits(8) FFmulOD(bits(8) b)
       bits(256*8) FFmul_0D =
                    F E D C B A 9 8 7 6 5 4 3 2 1 0
            /*F*/ 0x979A8D80A3AEB9B4FFF2E5E8CBC6D1DC<127:0> :
           /*E*/ 0x474A5D50737E69642F2235381B16010C<127:0> :
           /*D*/ 0x2C21363B1815020F44495E53707D6A67<127:0>
           /*C*/ 0xFCF1E6EBC8C5D2DF94998E83A0ADBAB7<127:0>
10
           /*B*/ 0xFAF7E0EDCEC3D4D9929F8885A6ABBCB1<127:0>
           /*A*/ 0x2A27303D1E130409424F5855767B6C61<127:0>
           /*9*/ 0x414C5B5675786F622924333E1D10070A<127:0>
13
14
            /*8*/ 0x919C8B86A5A8BFB2F9F4E3EECDC0D7DA<127:0>
            /*7*/ 0x4D40575A7974636E25283F32111C0B06<127:0>
15
            /*6*/ 0x9D90878AA9A4B3BEF5F8EFE2C1CCDBD6<127:0>
            /*5*/ 0xF6FBECE1C2CFD8D59E938489AAA7B0BD<127:0>
18
            /*4*/ 0x262B3C31121F08054E4354597A77606D<127:0>
19
            /*3*/ 0x202D3A3714190E034845525F7C71666B<127:0>
            /*2*/ 0xF0FDEAE7C4C9DED39895828FACA1B6BB<127:0>
20
            /*1*/ 0x9B96818CAFA2B5B8F3FEE9E4C7CADDD0<127:0>
21
            /*0*/ 0x4B46515C7F726568232E3934171A0D00<127:0>
23
        return FFmul_OD<UInt(b) *8+:8>;
```

# 5.448 shared/functions/crypto/FFmul0E

```
// FFmulOE()
   bits(8) FFmulOE(bits(8) b)
       bits(256*8) FFmul_0E = (
/* F E D C B A 9 8 7 6 5 4 3 2 1 0
            /*F*/ 0x8D83919FB5BBA9A7FDF3E1EFC5CBD9D7<127:0>:
            /*E*/ 0x6D63717F555B49471D13010F252B3937<127:0>
            /*D*/ 0x56584A446E60727C26283A341E10020C<127:0>
10
            /*C*/ 0xB6B8AAA48E80929CC6C8DAD4FEF0E2EC<127:0>
            /*B*/ 0x202E3C321816040A505E4C426866747A<127:0>
11
            /*A*/ 0xC0CEDCD2F8F6E4EAB0BEACA28886949A<127:0>
12
            /*9*/ 0xFBF5E7E9C3CDDFD18B859799B3BDAFA1<127:0>
13
            /*8*/ 0x1B150709232D3F316B657779535D4F41<127:0>
15
            /*7*/ 0xCCC2D0DEF4FAE8E6BCB2A0AE848A9896<127:0>
            /*6*/ 0x2C22303E141A08065C52404E646A7876<127:0>
            /*5*/ 0x17190B052F21333D67697B755F51434D<127:0>
```

#### 5.449 shared/functions/crypto/HaveAESExt

## 5.450 shared/functions/crypto/HaveBit128PMULLExt

## 5.451 shared/functions/crypto/HaveSHA1Ext

# 5.452 shared/functions/crypto/HaveSHA256Ext

# 5.453 shared/functions/crypto/HaveSHA3Ext

# 5.454 shared/functions/crypto/HaveSHA512Ext

## 5.455 shared/functions/crypto/HaveSM3Ext

## 5.456 shared/functions/crypto/HaveSM4Ext

## 5.457 shared/functions/crypto/ROL

```
1  // ROL()
2  // =====
3
4  bits(N) ROL(bits(N) x, integer shift)
5   assert shift >= 0 && shift <= N;
6   if (shift == 0) then
7     return x;
8   return ROR(x, N-shift);</pre>
```

# 5.458 shared/functions/crypto/SHA256hash

# 5.459 shared/functions/crypto/SHAchoose

```
1  // SHAchoose()
2  // =========
3
4  bits(32) SHAchoose(bits(32) x, bits(32) y, bits(32) z)
5  return (((y EOR z) AND x) EOR z);
```

## 5.460 shared/functions/crypto/SHAhashSIGMA0

## 5.461 shared/functions/crypto/SHAhashSIGMA1

## 5.462 shared/functions/crypto/SHAmajority

# 5.463 shared/functions/crypto/SHAparity

```
1  // SHAparity()
2  // =========
3
4  bits(32) SHAparity(bits(32) x, bits(32) y, bits(32) z)
5  return (x EOR y EOR z);
```

# 5.464 shared/functions/crypto/Sbox

# 5.465 shared/functions/exclusive/ClearExclusiveByAddress

```
// Clear the global Exclusives monitors for all PEs EXCEPT processorid if they
// record any part of the physical address region of size bytes starting at paddress.
// It is IMPLEMENTATION DEFINED whether the global Exclusives monitor for processorid
// is also cleared if it records any part of the address region.
ClearExclusiveByAddress(FullAddress paddress, integer processorid, integer size);
```

#### 5.466 shared/functions/exclusive/ClearExclusiveLocal

```
1 // Clear the local Exclusives monitor for the specified processorid.
2 ClearExclusiveLocal(integer processorid);
```

#### 5.467 shared/functions/exclusive/ClearExclusiveMonitors

#### 5.468 shared/functions/exclusive/ExclusiveMonitorsStatus

```
1 // Returns '0' to indicate success if the last memory write by this PE was to
2 // the same physical address region endorsed by ExclusiveMonitorsPass().
3 // Returns '1' to indicate failure if address translation resulted in a different
4 // physical address.
5 bit ExclusiveMonitorsStatus();
```

#### 5.469 shared/functions/exclusive/IsExclusiveGlobal

```
1 // Return TRUE if the global Exclusives monitor for processorid includes all of
2 // the physical address region of size bytes starting at paddress.
3 boolean IsExclusiveGlobal(FullAddress paddress, integer processorid, integer size);
```

#### 5.470 shared/functions/exclusive/lsExclusiveLocal

```
1 // Return TRUE if the local Exclusives monitor for processorid includes all of
2 // the physical address region of size bytes starting at paddress.
3 boolean IsExclusiveLocal(FullAddress paddress, integer processorid, integer size);
```

#### 5.471 shared/functions/exclusive/MarkExclusiveGlobal

```
// Record the physical address region of size bytes starting at paddress in
// the global Exclusives monitor for processorid.
MarkExclusiveGlobal(FullAddress paddress, integer processorid, integer size);
```

#### 5.472 shared/functions/exclusive/MarkExclusiveLocal

```
1 // Record the physical address region of size bytes starting at paddress in
2 // the local Exclusives monitor for processorid.
3 MarkExclusiveLocal(FullAddress paddress, integer processorid, integer size);
```

#### 5.473 shared/functions/exclusive/ProcessorID

```
1 // Return the ID of the currently executing PE.
2 integer ProcessorID();
```

#### 5.474 shared/functions/extension/AArch32.HaveHPDExt

#### 5.475 shared/functions/extension/AArch64.HaveHPDExt

#### 5.476 shared/functions/extension/Have52BitVAExt

#### 5.477 shared/functions/extension/HaveAArch32BF16Ext

```
1  // HaveAArch32BF16Ext()
2  // =============
3  // Returns TRUE if AArch32 BFloat16 instruction support is implemented, and FALSE otherwise.
4  
5  boolean HaveAArch32BF16Ext()
6   return HasArchVersion(ARMv8p2) && boolean IMPLEMENTATION_DEFINED "Has AArch32 BFloat16 extension";
```

#### 5.478 shared/functions/extension/HaveAArch32Int8MatMulExt

#### 5.479 shared/functions/extension/HaveAtomicExt

```
1  // HaveAtomicExt()
2  // ===========
3
4  boolean HaveAtomicExt()
5  return HasArchVersion(ARMv8p1);
```

# 5.480 shared/functions/extension/HaveCapabilitiesExt

#### 5.481 shared/functions/extension/HaveCommonNotPrivateTransExt

#### 5.482 shared/functions/extension/HaveDOTPExt

```
1  // HaveDOTPExt()
2  // ========
3  // Returns TRUE if Dot Product feature support is implemented, and FALSE otherwise.
4
5  boolean HaveDOTPExt()
6  return HasArchVersion(ARMv8p2) && boolean IMPLEMENTATION_DEFINED "Has Dot Product extension";
```

#### 5.483 shared/functions/extension/HaveDoubleLock

#### 5.484 shared/functions/extension/HaveExtendedECDebugEvents

#### 5.485 shared/functions/extension/HaveExtendedExecuteNeverExt

# 5.486 shared/functions/extension/HaveFP16MulNoRoundingToFP32Ext

#### 5.487 shared/functions/extension/HaveHPMDExt

```
1  // HaveHPMDExt()
2  // =========
3
4  boolean HaveHPMDExt()
5  return HasArchVersion(ARMv8p1);
```

#### 5.488 shared/functions/extension/HavelESB

#### 5.489 shared/functions/extension/HaveMPAMExt

#### 5.490 shared/functions/extension/HaveNoSecurePMUDisableOverride

#### 5.491 shared/functions/extension/HavePANExt

```
1  // HavePANExt()
2  // =========
3
4  boolean HavePANExt()
5  return HasArchVersion(ARMv8p1);
```

## 5.492 shared/functions/extension/HavePageBasedHardwareAttributes

#### 5.493 shared/functions/extension/HavePrivATExt

```
1  // HavePrivATExt()
2  // ============
3
4  boolean HavePrivATExt()
5  return HasArchVersion(ARMv8p2);
```

#### 5.494 shared/functions/extension/HaveQRDMLAHExt

```
1  // HaveQRDMLAHExt()
2  // ============
3
4  boolean HaveQRDMLAHExt()
5   return HasArchVersion(ARMv8p1);
6
```

```
7 boolean HaveAccessFlagUpdateExt()
8    return HasArchVersion(ARMv8p1);
9
10 boolean HaveDirtyBitModifierExt()
11    return HasArchVersion(ARMv8p1);
```

#### 5.495 shared/functions/extension/HaveRASExt

```
1  // HaveRASExt()
2  // =========
3
4  boolean HaveRASExt()
5  return (HasArchVersion(ARMv8p2) | |
6  boolean IMPLEMENTATION_DEFINED "Has RAS extension");
```

#### 5.496 shared/functions/extension/HaveSBExt

```
1  // HaveSBExt()
2  // ========
3  // Returns TRUE if support for SB is implemented, and FALSE otherwise.
4
5  boolean HaveSBExt()
6  return boolean IMPLEMENTATION_DEFINED "Has SB extension";
```

### 5.497 shared/functions/extension/HaveSSBSExt

```
1  // HaveSSBSExt()
2  // =========
3  // Returns TRUE if support for SSBS is implemented, and FALSE otherwise.
4
5  boolean HaveSSBSExt()
6  return boolean IMPLEMENTATION_DEFINED "Has SSBS extension";
```

# 5.498 shared/functions/extension/HaveStatisticalProfiling

#### 5.499 shared/functions/extension/HaveTraceExt

#### 5.500 shared/functions/extension/HaveUAOExt

#### 5.501 shared/functions/extension/HaveVirtHostExt

## 5.502 shared/functions/extension/InsertIESBBeforeException

```
1 // If SCTLR_ELx.IESB is 1 when an exception is generated to ELx, any pending Unrecoverable
2 // SError interrupt must be taken before executing any instructions in the exception handler.
3 // However, this can be before the branch to the exception handler is made.
4 boolean InsertIESBBeforeException(bits(2) el);
```

#### 5.503 shared/functions/float/bfloat/BFAdd

```
// BFAdd()
 2
      // Single-precision add following BFloat16 computation behaviors.
 3
     bits(32) BFAdd(bits(32) op1, bits(32) op2)
           bits(32) result;
           (type1,sign1,value1) = BFUnpack(op1);
(type2,sign2,value2) = BFUnpack(op2);
if type1 == FPType_QNaN || type2 == FPType_QNaN then
 8
10
                  result = FPDefaultNaN();
13
                 inf1 = (type1 == FPType_Infinity);
                 inf1 = (type1 == FrType_Infinity);
inf2 = (type2 == FPType_Zero);
zero1 = (type1 == FPType_Zero);
zero2 = (type2 == FPType_Zero);
if inf1 && inf2 && sign1 == NOT(sign2) then
14
15
16
17
                        result = FPDefaultNaN();
19
                  elsif (inf1 && sign1 == '0') || (inf2 && sign2 == '0') then
                 result = FPInfinity('0');
elsif (infl && signl == '1') || (inf2 && sign2 == '1') then
result = FPInfinity('1');
elsif zerol && zero2 && signl == sign2 then
20
21
22
23
                       result = FPZero(sign1);
25
26
                       result_value = value1 + value2;
                       if result_value == 0.0 then
    result = FPZero('0');
27
28
                                                                  // Positive sign when Round to Odd
29
                        else
                              result = BFRound(result_value);
31
            return result;
```

#### 5.504 shared/functions/float/bfloat/BFMatMulAdd

```
1
    // BFMatMulAdd()
    2
    // \text{ result}[2, 2] = \text{addend}[2, 2] + (op1[2, 4] * op2[4, 2])
    bits(N) BFMatMulAdd(bits(N) addend, bits(N) op1, bits(N) op2)
        assert N == 128;
8
        bits(N) result;
9
10
        bits(32) sum, prod0, prod1;
11
         for i = 0 to 1
13
             for j = 0 to 1
14
                  sum = Elem[addend, 2*i + j, 32];
15
                  \textbf{for} \ k = 0 \ \text{to} \ 1
                      prod0 = BFMul(Elem[op1, 4*i + 2*k + 0, 16], Elem[op2, 4*j + 2*k + 0, 16]);
prod1 = BFMul(Elem[op1, 4*i + 2*k + 1, 16], Elem[op2, 4*j + 2*k + 1, 16]);
16
17
                      sum = BFAdd(sum, BFAdd(prod0, prod1));
```

#### 5.505 shared/functions/float/bfloat/BFMul

```
// BFMul()
1
2
3
    // BFloat16 widening multiply to single-precision following BFloat16
    // computation behaviors.
6 bits(32) BFMul(bits(16) op1, bits(16) op2)
        bits(32) result:
8
        (type1, sign1, value1) = BFUnpack(op1);
10
         (type2, sign2, value2) = BFUnpack(op2);
11
        if type1 == FPType_QNaN || type2 == FPType_QNaN then
             result = FPDefaultNaN();
12
13
        else
            inf1 = (type1 == FPType_Infinity);
14
            inf2 = (type2 == FPType_Infinity);
15
            zero1 = (type1 == FPType_Zero);
zero2 = (type2 == FPType_Zero);
17
18
            if (inf1 && zero2) || (zero1 && inf2) then
19
                 result = FPDefaultNaN();
20
            elsif inf1 || inf2 then
21
                result = FPInfinity(sign1 EOR sign2);
22
             elsif zero1 || zero2 then
23
                result = FPZero(sign1 EOR sign2);
24
             else
25
                 result = BFRound(value1*value2);
26
        return result;
```

### 5.506 shared/functions/float/bfloat/BFRound

```
1
    // BFRound()
     // Converts a real number OP into a single-precision value using the
     // Round to Odd rounding mode and following BFloat16 computation behaviors.
    bits(32) BFRound(real op)
         assert op != 0.0;
bits(32) result;
8
          \ensuremath{//} Format parameters - minimum exponent, numbers of exponent and fraction bits.
11
         minimum_exp = -126; E = 8; F = 23;
12
13
          // Split value into sign, unrounded mantissa and exponent.
         if op < 0.0 then
    sign = '1'; mantissa = -op;</pre>
14
15
16
         else
         sign = '0'; mantissa = op;
exponent = 0;
17
18
19
         while mantissa < 1.0 do
              mantissa = mantissa * 2.0; exponent = exponent - 1;
20
21
         while mantissa >= 2.0 do
22
              mantissa = mantissa / 2.0; exponent = exponent + 1;
23
24
25
         // Fixed Flush-to-zero.
         if exponent < minimum_exp then
    return FPZero(sign);</pre>
26
27
28
         // Start creating the exponent value for the result. Start by biasing the actual exponent
29
          // so that the minimum exponent becomes 1, lower values 0 (indicating possible underflow).
         biased_exp = Max(exponent - minimum_exp + 1, 0);
if biased_exp == 0 then mantissa = mantissa / 2.0^(minimum_exp - exponent);
30
31
32
         // Get the unrounded mantissa as an integer, and the "units in last place" rounding error. int_mant = RoundDown(mantissa \star 2.0^F); // < 2.0^F if biased_exp == 0, >= 2.0^F if not
33
35
         error = mantissa * 2.0^F - Real(int_mant);
36
37
          // Round to Odd
38
         if error != 0.0 then
              int_mant<0> = '1';
```

## 5.507 shared/functions/float/bfloat/BFUnpack

```
// BFUnpack()
 2
     // Unpacks a BFloat16 or single-precision value into its type,
    // sign bit and real number that it represents.
     // The real number result has the correct sign for numbers and infinities,
     \ensuremath{//} is very large in magnitude for infinities, and is 0.0 for NaNs.
     \ensuremath{//} (These values are chosen to simplify the description of
    // comparisons and conversions.)
8
     (FPType, bit, real) BFUnpack(bits(N) fpval)
         assert N IN {16,32};
12
13
         if N == 16 then
              sign = fpval<15>;
exp = fpval<14:7>;
14
15
16
              frac
                      = fpval<6:0> : Zeros(16);
         else // N == 32
17
             sign = fpval<31>;
exp = fpval<30:23>;
frac = fpval<22:0>;
18
19
20
21
         if IsZero(exp) then
23
               fptype = FPType_Zero; value = 0.0;  // Fixed Flush to Zero
24
         elsif IsOnes (exp) then
25
              \textbf{if} \  \, \textbf{IsZero} \, (\texttt{frac}) \  \, \textbf{then} \\
26
                   fptype = FPType_Infinity; value = 2.0^1000000;
e    // no SNaN for BF16 arithmetic
27
28
                   fptype = FPType_QNaN; value = 0.0;
29
              fptype = FPType_Nonzero;
value = 2.0^(UInt(exp)-127) * (1.0 + Real(UInt(frac)) * 2.0^-23);
30
31
32
33
         if sign == '1' then value = -value:
         return (fptype, sign, value);
```

#### 5.508 shared/functions/float/bfloat/FPConvertBF

```
// FPConvertBF()
    // Converts a single-precision OP to BFloat16 value with rounding controlled by ROUNDING.
   bits(16) FPConvertBF(bits(32) op, FPCRType fpcr, FPRounding rounding)
        bits(32) result;
                           // BF16 value in top 16 bits
8
        // Unpack floating-point operand optionally with flush-to-zero.
        (fptype, sign, value) = FPUnpack(op, fpcr);
10
11
        if fptype == FPType_SNaN || fptype == FPType_QNaN then
            if fpcr.DN == '1' then
12
                result = FPDefaultNaN();
13
14
            else
15
                result = FPConvertNaN(op);
            if fptype == FPType_SNaN then
17
                FPProcessException(FPExc_InvalidOp, fpcr);
18
        elsif fptype == FPType_Infinity then
19
            result = FPInfinity(sign);
20
        elsif fptype == FPType_Zero then
21
           result = FPZero(sign);
22
23
            result = FPRoundCVBF(value, fpcr, rounding);
24
25
        // Returns correctly rounded BF16 value from top 16 bits
        return result<31:16>;
```

```
27
28  // FPConvertBF()
29  // ==========
30  // Converts a single-precision operand to BFloat16 value.
31
32  bits(16) FPConvertBF(bits(32) op, FPCRType fpcr)
33  return FPConvertBF(op, fpcr, FPRoundingMode(fpcr));
```

#### 5.509 shared/functions/float/bfloat/FPRoundCVBF

### 5.510 shared/functions/float/fixedtofp/FixedToFP

```
// FixedToFP()
    // Convert M-bit fixed point OP with FBITS fractional bits to
   // N-bit precision floating point, controlled by UNSIGNED and ROUNDING.
   bits(N) FixedToFP(bits(M) op, integer fbits, boolean unsigned, FPCRType fpcr, FPRounding rounding)
       assert N IN {16,32,64};
        assert M IN {16,32,64};
10
       bits(N) result;
        assert fbits >= 0;
assert rounding != FPRounding_ODD;
11
12
13
        // Correct signed-ness
15
        int_operand = Int(op, unsigned);
16
17
        // Scale by fractional bits and generate a real value
        real_operand = Real(int_operand) / 2.0^fbits;
18
20
        if real_operand == 0.0 then
21
            result = FPZero('0');
22
23
            result = FPRound(real_operand, fpcr, rounding);
24
       return result;
```

# 5.511 shared/functions/float/fpabs/FPAbs

```
1  // FPAbs()
2  // ======
3
4  bits(N) FPAbs(bits(N) op)
5   assert N IN {16,32,64};
6   return '0' : op<N-2:0>;
```

# 5.512 shared/functions/float/fpadd/FPAdd

```
1  // FPAdd()
2  // ======
3
4  bits(N) FPAdd(bits(N) op1, bits(N) op2, FPCRType fpcr)
5   assert N IN {16,32,64};
6   rounding = FPRoundingMode(fpcr);
7   (type1,sign1,value1) = FPUnpack(op1, fpcr);
8   (type2,sign2,value2) = FPUnpack(op2, fpcr);
9   (done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
10  if !done then
11  inf1 = (type1 == FPType_Infinity); inf2 = (type2 == FPType_Infinity);
```

```
zero1 = (type1 == FPType_Zero);     zero2 = (type2 == FPType_Zero);
if inf1 && inf2 && sign1 == NOT(sign2) then
                    result = FPDefaultNaN();
15
                     FPProcessException(FPExc_InvalidOp, fpcr);
               elsif (inf1 && sign1 == '0') || (inf2 && sign2 == '0') then
    result = FPInfinity('0');
elsif (inf1 && sign1 == '1') || (inf2 && sign2 == '1') then
17
18
                     result = FPInfinity('1');
               elsif zerol && zero2 && sign1 == sign2 then
                    result = FPZero(sign1);
22
23
               else
                    result_value = value1 + value2;
if result_value == 0.0 then // Sign of exact zero result depends on rounding mode
24
25
                         result_sign = if rounding == FPRounding_NEGINF then '1' else '0';
                          result = FPZero(result_sign);
                          result = FPRound(result_value, fpcr, rounding);
          return result:
```

### 5.513 shared/functions/float/fpcompare/FPCompare

```
// FPCompare()
2
   bits(4) FPCompare(bits(N) op1, bits(N) op2, boolean signal_nans, FPCRType fpcr)
        assert N IN {16,32,64};
        (type1, sign1, value1) = FPUnpack(op1, fpcr);
(type2, sign2, value2) = FPUnpack(op2, fpcr);
        if type1==FPType_SNaN || type1==FPType_QNaN || type2==FPType_SNaN || type2==FPType_QNaN then
    result = '0011';
            10
13
            // All non-NaN cases can be evaluated on the values produced by {\tt FPUnpack}()
14
            if value1 == value2 then
                result = '0110';
15
            elsif value1 < value2 then</pre>
               result = '1000';
            else // value1 > value2
10
                result = '0010';
        return result;
```

# 5.514 shared/functions/float/fpcompareeq/FPCompareEQ

# 5.515 shared/functions/float/fpcomparege/FPCompareGE

```
// FPCompareGE()
// ===========

boolean FPCompareGE(bits(N) op1, bits(N) op2, FPCRType fpcr)

ssert N IN {16,32,64};
(type1,sign1,value1) = FPUnpack(op1, fpcr);
(type2,sign2,value2) = FPUnpack(op2, fpcr);
if type1==FPType_SNaN || type1==FPType_QNaN || type2==FPType_SNaN || type2==FPType_ONaN then
result = FALSE;
FPProcessException(FPExc_InvalidOp, fpcr);
```

```
else
// All non-NaN cases can be evaluated on the values produced by FPUnpack()
result = (value1 >= value2);
return result;
```

## 5.516 shared/functions/float/fpcomparegt/FPCompareGT

### 5.517 shared/functions/float/fpconvert/FPConvert

```
// FPConvert()
    // Convert floating point OP with N-bit precision to M-bit precision,
    // with rounding controlled by ROUNDING.
    // This is used by the FP-to-FP conversion instructions and so for
    // half-precision data ignores FZ16, but observes AHP.
    bits(M) FPConvert(bits(N) op, FPCRType fpcr, FPRounding rounding)
        assert M IN {16,32,64};
11
         assert N IN {16,32,64};
12
        bits(M) result;
13
        // Unpack floating-point operand optionally with flush-to-zero.
(fptype,sign,value) = FPUnpackCV(op, fpcr);
14
15
17
        alt_hp = (M == 16) && (fpcr.AHP == '1');
18
19
        if fptype == FPType_SNaN || fptype == FPType_QNaN then
20
             if alt_hp then
             result = FPZero(sign);
elsif fpcr.DN == '1' then
21
23
                 result = FPDefaultNaN();
24
             else
25
                 result = FPConvertNaN(op);
             if fptype == FPType_SNaN || alt_hp then
    FPProcessException(FPExc_InvalidOp, fpcr);
26
27
        elsif fptype == FPType_Infinity then
           if alt_hp then
30
                 result = sign:Ones(M-1);
                 FPProcessException(FPExc_InvalidOp, fpcr);
31
32
             else
        result = FPInfinity(sign);
elsif fptype == FPType_Zero then
33
35
             result = FPZero(sign);
36
37
38
            result = FPRoundCV(value, fpcr, rounding);
         return result;
39
40
    // FPConvert()
41
42
43
    bits(M) FPConvert(bits(N) op, FPCRType fpcr)
        return FPConvert(op, fpcr, FPRoundingMode(fpcr));
```

# 5.518 shared/functions/float/fpconvertnan/FPConvertNaN

```
// FPConvertNaN()
3
    // Converts a NaN of one floating-point type to another
    bits(M) FPConvertNaN(bits(N) op)
6
        assert N IN {16,32,64};
        assert M IN {16,32,64};
        bits(M) result;
        bits(51) frac;
10
11
        sign = op<N-1>;
12
        // Unpack payload from input NaN
13
        case N of
14
            when 64 frac = op<50:0>;
15
16
             when 32 frac = op<21:0>:Zeros(29);
             when 16 frac = op<8:0>:Zeros(42);
17
18
19
        // Repack payload into output NaN, while
        // converting an SNaN to a QNaN.
20
        case M of
22
         when 64 result = sign:Ones(M-52):frac;
             when 32 result = sign:Ones(M-23):frac<50:29>;
when 16 result = sign:Ones(M-10):frac<50:42>;
23
24
25
        return result:
```

## 5.519 shared/functions/float/fpcrtype/FPCRType

```
1 type FPCRType;
```

## 5.520 shared/functions/float/fpdecoderm/FPDecodeRM

# 5.521 shared/functions/float/fpdecoderounding/FPDecodeRounding

# 5.522 shared/functions/float/fpdefaultnan/FPDefaultNaN

```
1  // FPDefaultNaN()
2  // ===========
3
4  bits(N) FPDefaultNaN()
5    assert N IN {16,32,64};
6    constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
7    constant integer F = N - (E + 1);
```

```
8     sign = '0';
9     bits(E) exp = Ones(E);
10     bits(F) frac = '1':Zeros(F-1);
11     return sign : exp : frac;
```

## 5.523 shared/functions/float/fpdiv/FPDiv

```
// FPDiv()
 3
     \textbf{bits}\,(\texttt{N}) \ \texttt{FPDiv}\,(\textbf{bits}\,(\texttt{N}) \ \texttt{op1, bits}\,(\texttt{N}) \ \texttt{op2, FPCRType fpcr)}
            assert N IN {16,32,64};
            (type1, sign1, value1) = FPUnpack(op1, fpcr);
(type2, sign2, value2) = FPUnpack(op2, fpcr);
            (done, result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
           if !done then
                inf1 = (type1 == FPType_Infinity);
inf2 = (type2 == FPType_Infinity);
10
11
                 zero1 = (type1 == FPType_Zero);
zero2 = (type2 == FPType_Zero);
12
13
                  if (inf1 && inf2) || (zero1 && zero2) then
    result = FPDefaultNaN();
16
                        FPProcessException(FPExc_InvalidOp, fpcr);
17
                  \textbf{elsif} \ \texttt{inf1} \ \textbf{||} \ \texttt{zero2} \ \textbf{then}
                       result = FPInfinity(sign1 EOR sign2);
if !inf1 then FPProcessException(FPExc_DivideByZero, fpcr);
18
19
                  elsif zerol || inf2 then
                        result = FPZero(sign1 EOR sign2);
23
                        result = FPRound(value1/value2, fpcr);
            return result:
```

#### 5.524 shared/functions/float/fpexc/FPExc

```
1 enumeration FPExc {FPExc_InvalidOp, FPExc_DivideByZero, FPExc_Overflow,
2 FPExc_Underflow, FPExc_Inexact, FPExc_InputDenorm};
```

# 5.525 shared/functions/float/fpinfinity/FPInfinity

```
1  // FPInfinity()
2  // =========
3
4  bits(N) FPInfinity(bit sign)
5    assert N IN {16,32,64};
6    constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
7    constant integer F = N - (E + 1);
8   bits(E) exp = Ones(E);
9   bits(F) frac = Zeros(F);
10   return sign : exp : frac;
```

# 5.526 shared/functions/float/fpmax/FPMax

```
// FPMax()
    bits(N) FPMax(bits(N) op1, bits(N) op2, FPCRType fpcr)
          assert N IN {16,32,64};
          (type1, sign1, value1) = FPUnpack(op1, fpcr);
(type2, sign2, value2) = FPUnpack(op2, fpcr);
8
          (done, result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
9
          if !done then
10
              if value1 > value2 then
                   (fptype, sign, value) = (type1, sign1, value1);
11
                    (fptype, sign, value) = (type2, sign2, value2);
              if fptype == FPType_Infinity then
    result = FPInfinity(sign);
14
15
              elsif fptype == FPType_Zero then
```

```
sign = sign1 AND sign2; // Use most positive sign
result = FPZero(sign);

else
// The use of FPRound() covers the case where there is a trapped underflow exception
// for a denormalized number even though the result is exact.
result = FPRound(value, fpcr);
return result;
```

### 5.527 shared/functions/float/fpmaxnormal/FPMaxNormal

```
1  // FPMaxNormal()
2  // ==========
3
4  bits(N) FPMaxNormal(bit sign)
5    assert N IN {16,32,64};
6    constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
7    constant integer F = N - (E + 1);
8    exp = Ones(E-1):'0';
9    frac = Ones(F);
10    return sign: exp: frac;
```

## 5.528 shared/functions/float/fpmaxnum/FPMaxNum

# 5.529 shared/functions/float/fpmin/FPMin

```
// FPMin()
2
    bits(N) FPMin(bits(N) op1, bits(N) op2, FPCRType fpcr)
        assert N IN {16,32,64};
         (type1,sign1,value1) = FPUnpack(op1, fpcr);
(type2,sign2,value2) = FPUnpack(op2, fpcr);
         (done, result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
        if !done then
10
             if value1 < value2 then</pre>
                  (fptype, sign, value) = (type1, sign1, value1);
13
                  (fptype, sign, value) = (type2, sign2, value2);
             if fptype == FPType_Infinity then
    result = FPInfinity(sign);
14
15
16
             elsif fptype == FPType_Zero then
                 sign = sign1 OR sign2; // Use most negative sign
                  result = FPZero(sign);
19
                 // The use of FPRound() covers the case where there is a trapped underflow exception
20
                  \ensuremath{//} for a denormalized number even though the result is exact.
21
                  result = FPRound(value, fpcr);
         return result;
```

# 5.530 shared/functions/float/fpminnum/FPMinNum

```
// FPMinNum()
   bits(N) FPMinNum(bits(N) op1, bits(N) op2, FPCRType fpcr)
      assert N IN {16,32,64};
(type1,-,-) = FPUnpack(op1, fpcn);
(type2,-,-) = FPUnpack(op2, fpcn);
6
        // Treat a single quiet-NaN as +Infinity
       if type1 == FPType_QNaN && type2 != FPType_QNaN then
11
            op1 = FPInfinity('0');
        12
13
14
       return FPMin(op1, op2, fpcr);
```

#### 5.531 shared/functions/float/fpmul/FPMul

```
// FPMul()
 1
 2
     bits(N) FPMul(bits(N) op1, bits(N) op2, FPCRType fpcr)
            assert N IN {16,32,64};
            (type1,sign1,value1) = FPUnpack(op1, fpcr);
(type2,sign2,value2) = FPUnpack(op2, fpcr);
(done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
            if !done then
                  inf1 = (type1 == FPType_Infinity);
inf2 = (type2 == FPType_Infinity);
10
                  zero1 = (type1 == FPType_Zero);
zero2 = (type2 == FPType_Zero);
12
13
                  if (infl && zero2) || (zero1 && inf2) then
    result = FPDefaultNaN();
    FPProcessException(FPExc_InvalidOp, fpcr);
14
15
17
                  elsif inf1 || inf2 then
                  result = FPInfinity(sign1 EOR sign2);
elsif zero1 || zero2 then
18
19
                        result = FPZero(sign1 EOR sign2);
20
21
                         result = FPRound(value1*value2, fpcr);
            return result;
```

## 5.532 shared/functions/float/fpmuladd/FPMulAdd

```
// FPMulAdd()
4
     // Calculates addend + op1*op2 with a single rounding.
    bits(N) FPMulAdd(bits(N) addend, bits(N) op1, bits(N) op2, FPCRType fpcr)
         assert N IN {16,32,64};
          rounding = FPRoundingMode(fpcr);
          (typeA, signA, valueA) = FPUnpack(addend, fpcr);
(type1, sign1, value1) = FPUnpack(op1, fpcr);
(type2, sign2, value2) = FPUnpack(op2, fpcr);
10
11
          inf1 = (type1 == FPType_Infinity); zero1 = (type1 == FPType_Zero);
inf2 = (type2 == FPType_Infinity); zero2 = (type2 == FPType_Zero);
12
13
          (done, result) = FPProcessNaNs3(typeA, type1, type2, addend, op1, op2, fpcr);
14
15
16
          if typeA == FPType_QNaN && ((inf1 && zero2) || (zero1 && inf2)) then
               result = FPDefaultNaN();
17
               FPProcessException(FPExc_InvalidOp, fpcr);
18
19
20
         if !done then
21
               infA = (typeA == FPType_Infinity); zeroA = (typeA == FPType_Zero);
22
23
               // Determine sign and type product will have if it does not cause an Invalid
24
               // Operation.
               signP = sign1 EOR sign2;
infP = inf1 || inf2;
25
26
               zeroP = zero1 || zero2;
28
29
               // Non SNaN-generated Invalid Operation cases are multiplies of zero by infinity and
               // additions of opposite-signed infinities.

if (infl && zero2) || (zerol && inf2) || (infA && infP && signA != signP) then
30
```

```
result = FPDefaultNaN();
                FPProcessException(FPExc_InvalidOp, fpcr);
35
             // Other cases involving infinities produce an infinity of the same sign.
            elsif (infA && signA == '0') || (infP && signP == '0') then
    result = FPInfinity('0');
            elsif (infA && signA == '1') || (infP && signP == '1') then
38
                result = FPInfinity('1');
            // Cases where the result is exactly zero and its sign is not determined by the
42
               rounding mode are additions of same-signed zeros.
43
            elsif zeroA && zeroP && signA == signP then
44
                 result = FPZero(signA);
45
            // Otherwise calculate numerical result and round it.
48
                 result_value = valueA + (value1 * value2);
                 if result_value == 0.0 then // Sign of exact zero result depends on rounding mode
49
                    result_sign = if rounding == FPRounding_NEGINF then '1' else '0';
50
                    result = FPZero(result sign);
                    result = FPRound(result_value, fpcr);
54
        return result;
```

### 5.533 shared/functions/float/fpmuladdh/FPMulAddH

```
// FPMulAddH()
    bits(N) FPMulAddH(bits(N) addend, bits(N DIV 2) op1, bits(N DIV 2) op2, FPCRType fpcr)
         assert N IN {32,64};
         rounding = FPRoundingMode(fpcr);
         (typeA, signA, valueA) = FPUnpack(addend, fpcr);
(type1, sign1, value1) = FPUnpack(op1, fpcr);
          (type2, sign2, value2) = FPUnpack(op2, fpcr);
10
         inf1 = (type1 == FPType_Infinity); zero1 = (type1 == FPType_Zero);
inf2 = (type2 == FPType_Infinity); zero2 = (type2 == FPType_Zero);
11
         if typeA == FPType_QNaN && ((infl && zero2) || (zero1 && inf2)) then
12
14
             result = FPDefaultNaN();
15
              FPProcessException(FPExc_InvalidOp, fpcr);
16
        if !done then
              infA = (typeA == FPType_Infinity); zeroA = (typeA == FPType_Zero);
17
              // Determine sign and type product will have if it does not cause an Invalid // Operation.
18
20
              signP = sign1 EOR sign2;
              infP = inf1 || inf2;
zeroP = zero1 || zero2;
21
22
23
              // Non SNaN-generated Invalid Operation cases are multiplies of zero by infinity and
                 additions of opposite-signed infinities.
24
              if (infl && zero2) || (zero1 && inf2) || (infl && infP && signA != signP) then
                   result = FPDefaultNaN();
27
                   FPProcessException(FPExc_InvalidOp, fpcr);
28
29
              // Other cases involving infinities produce an infinity of the same sign.
elsif (infA && signA == '0') || (infP && signP == '0') then
    result = FPInfinity('0');
30
              elsif (infA && signA == '1') || (infP && signP == '1') then
31
                   result = FPInfinity('1');
33
              // Cases where the result is exactly zero and its sign is not determined by the
34
              // rounding mode are additions of same-signed zeros.
35
              elsif zeroA && zeroP && signA == signP then
36
                  result = FPZero(signA);
               // Otherwise calculate numerical result and round it.
39
                   result_value = valueA + (value1 * value2);
                   if result_value == 0.0 then // Sign of exact zero result depends on rounding mode
  result_sign = if rounding == FPRounding_NEGINF then '1' else '0';
40
41
42
                        result = FPZero(result_sign);
43
                        result = FPRound(result_value, fpcr);
```

# 5.534 shared/functions/float/fpmuladdh/FPProcessNaNs3H

```
// FPProcessNaNs3H()
4
    (boolean, bits(N)) FPProcessNaNs3H(FPType type1, FPType type2, FPType type3, bits(N) op1, bits(N DIV 2)
        →op2, bits(N DIV 2) op3, FPCRType fpcr)
assert N IN {32,64};
        bits(N) result;
6
       if type1 == FPType_SNaN then
   done = TRUE; result = FPProcessNaN(type1, op1, fpcr);
        elsif type2 == FPType_SNaN then
10
            done = TRUE; result = FPConvertNaN(FPProcessNaN(type2, op2, fpcr));
11
        elsif type3 == FPType_SNaN then
           done = TRUE; result = FPConvertNaN(FPProcessNaN(type3, op3, fpcr));
12
       elsif type1 == FPType_QNaN then
13
            done = TRUE; result = FPProcessNaN(type1, op1, fpcr);
       elsif type2 == FPType_QNaN then
16
            done = TRUE; result = FPConvertNaN(FPProcessNaN(type2, op2, fpcr));
17
        elsif type3 == FPType_QNaN then
18
            done = TRUE; result = FPConvertNaN(FPProcessNaN(type3, op3, fpcr));
19
20
            done = FALSE; result = Zeros(); // 'Don't care' result
        return (done, result);
```

## 5.535 shared/functions/float/fpmulx/FPMulX

```
// FPMulX()
    bits(N) FPMulX(bits(N) op1, bits(N) op2, FPCRType fpcr)
          assert N IN {16,32,64};
         bits(N) result;
         (type1, sign1, value1) = FPUnpack(op1, fpcr);
         (type2, sign2, value2) = FPUnpack(op2, fpcr);
          (done, result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
10
         if !done then
              inf1 = (type1 == FPType_Infinity);
inf2 = (type2 == FPType_Infinity);
12
              zero1 = (type1 == FPType_Zero);
zero2 = (type2 == FPType_Zero);
if (inf1 && zero2) || (zero1 && inf2) then
13
14
15
                    result = FPTwo(sign1 EOR sign2);
17
              elsif inf1 || inf2 then
              result = FPInfinity(sign1 EOR sign2);
elsif zero1 || zero2 then
18
19
20
                   result = FPZero(sign1 EOR sign2);
                   result = FPRound(value1*value2, fpcr);
          return result;
```

# 5.536 shared/functions/float/fpneg/FPNeg

```
1  // FPNeg()
2  // ======
3
4  bits(N) FPNeg(bits(N) op)
5   assert N IN {16,32,64};
6  return NOT(op<N-1>) : op<N-2:0>;
```

# 5.537 shared/functions/float/fponepointfive/FPOnePointFive

## 5.538 shared/functions/float/fpprocessexception/FPProcessException

```
// FPProcessException()
2
3
    // The 'fpcr' argument supplies FPCR control bits. Status information is
    // updated directly in the FPSR where appropriate.
    FPProcessException(FPExc exception, FPCRType fpcr)
         // Determine the cumulative exception bit number
          case exception of
              when FPExc_InvalidOp cumul = 0;
when FPExc_DivideByZero cumul = 1;
10
11
              when FPExc_Overflow cumul = 2;
when FPExc_Underflow cumul = 3;
12
14
              when FPExc_Inexact
                                             cumul = 4;
              when FPExc_InputDenorm cumul = 7;
15
       enable = cumul + 8;
if fpcr<enable> == '1' then
    // Trapping of the exception enabled.
16
17
              // It is IMPLEMENTATION DEFINED whether the enable bit may be set at all, and
              // if so then how exceptions may be accumulated before calling FPTrappedException()
IMPLEMENTATION_DEFINED "floating-point trap handling";
2.1
22
23
               // Set the cumulative exception bit
              FPSR<cumul> = '1';
```

## 5.539 shared/functions/float/fpprocessnan/FPProcessNaN

```
// FPProcessNaN()
   bits(N) FPProcessNaN(FPType fptype, bits(N) op, FPCRType fpcr)
       assert N IN {16,32,64};
        assert fptype IN {FPType_QNaN, FPType_SNaN};
       case N of
          when 16 topfrac = 9;
10
            when 32 topfrac = 22;
           when 64 topfrac = 51;
12
      result = op;
if fptype == FPType_SNaN then
13
14
           result<topfrac> = '1';
            FPProcessException(FPExc_InvalidOp, fpcr);
       if fpcr.DN == '1' then // DefaultNaN requested
            result = FPDefaultNaN();
      return result;
```

# 5.540 shared/functions/float/fpprocessnans/FPProcessNaNs

```
// FPProcessNaNs()
2
3
    // The boolean part of the return value says whether a NaN has been found and // processed. The bits (N) part is only relevant if it has and supplies the
    // result of the operation.
    // The 'fpcr' argument supplies FPCR control bits. Status information is
    \ensuremath{//} updated directly in the FPSR where appropriate.
10
    (boolean, bits(N)) FPProcessNaNs(FPType type1, FPType type2,
                                          bits(N) op1, bits(N) op2,
13
                                          FPCRType fpcr)
14
         assert N IN {16,32,64};
         if type1 == FPType_SNaN then
15
             done = TRUE; result = FPProcessNaN(type1, op1, fpcr);
16
         elsif type2 == FPType_SNaN then
17
             done = TRUE; result = FPProcessNaN(type2, op2, fpcr);
19
        elsif type1 == FPType_QNaN then
             done = TRUE; result = FPProcessNaN(type1, op1, fpcr);
20
        elsif type2 == FPType_QNaN then
```

```
done = TRUE; result = FPProcessNaN(type2, op2, fpcr);
else
done = FALSE; result = Zeros(); // 'Don't care' result
return (done, result);
```

## 5.541 shared/functions/float/fpprocessnans3/FPProcessNaNs3

```
// FPProcessNaNs3()
3
    // The boolean part of the return value says whether a NaN has been found and
    // processed. The bits(N) part is only relevant if it has and supplies the
5
   // result of the operation.
   // The 'fpcr' argument supplies FPCR control bits. Status information is
   // updated directly in the FPSR where appropriate.
10
    11
12
13
                                     FPCRType fpcr)
14
        assert N IN {16,32,64};
       if type1 == FPType_SNaN then
  done = TRUE; result = FPProcessNaN(type1, op1, fpcr);
16
17
        elsif type2 == FPType_SNaN then
           done = TRUE; result = FPProcessNaN(type2, op2, fpcr);
18
       elsif type3 == FPType_SNaN then
19
           done = TRUE; result = FPProcessNaN(type3, op3, fpcr);
21
       elsif type1 == FPType_QNaN then
22
23
           done = TRUE; result = FPProcessNaN(type1, op1, fpcr);
       elsif type2 == FPType_ONaN then
  done = TRUE; result = FPProcessNaN(type2, op2, fpcr);
24
25
       elsif type3 == FPType_QNaN then
           done = TRUE; result = FPProcessNaN(type3, op3, fpcr);
28
           done = FALSE; result = Zeros(); // 'Don't care' result
        return (done, result);
```

## 5.542 shared/functions/float/fprecipestimate/FPRecipEstimate

```
// FPRecipEstimate()
2
    bits(N) FPRecipEstimate(bits(N) operand, FPCRType fpcr)
          assert N IN {16,32,64};
          (fptype, sign, value) = FPUnpack(operand, fpcr);
if fptype == FPType_SNaN || fptype == FPType_ONaN then
    result = FPProcessNaN(fptype, operand, fpcr);
          elsif fptype == FPType_Infinity then
              result = FPZero(sign);
10
          elsif fptype == FPType_Zero then
    result = FPInfinity(sign);
11
12
               FPProcessException(FPExc_DivideByZero, fpcr);
15
                     (N == 16 \&\& Abs (value) < 2.0^-16) | |
                     (N == 32 && Abs (value) < 2.0 -10) ||

(N == 32 && Abs (value) < 2.0 -128) ||

(N == 64 && Abs (value) < 2.0 -1024)
16
17
18
                  ) then
               case FPRoundingMode(fpcr) of
20
                    when FPRounding_TIEEVEN
21
                         overflow_to_inf = TRUE;
22
                    when FPRounding_POSINF
23
                         overflow_to_inf = (sign == '0');
24
                     when FPRounding_NEGINF
25
                        overflow to inf = (sign == '1');
                    when FPRounding_ZERO
27
                         overflow_to_inf = FALSE;
28
               result = if overflow_to_inf then FPInfinity(sign) else FPMaxNormal(sign);
29
               FPProcessException(FPExc_Overflow, fpcr);
          FPProcessException(FPExc_Inexact, fpcr);
elsif ((fpcr.FZ == '1' && N != 16) || (fpcr.FZ16 == '1' && N == 16))
30
31
32
                  ...
33
                         (N == 16 \&\& Abs(value) >= 2.0^14) | |
                         (N == 32 \&\& Abs(value) >= 2.0^126)
34
                         (N == 64 \&\& Abs(value) >= 2.0^1022)
35
                      ) then
```

```
// Result flushed to zero of correct sign
                result = FPZero(sign);
40
                // Scale to a fixed point value in the range 0.5 <= x < 1.0 in steps of 1/512, and
41
                // calculate result exponent. Scaled value has copied sign bit, // exponent = 1022 = double-precision biased version of -1,
42
43
                // fraction = original fraction
                case N of
47
                          fraction = operand<9:0> : Zeros(42);
48
                           exp = UInt(operand<14:10>);
49
                      when 32
50
                          fraction = operand<22:0> : Zeros(29);
                           exp = UInt(operand<30:23>);
52
53
                          fraction = operand<51:0>;
54
55
                           exp = UInt(operand<62:52>);
56
                if exp == 0 then
                     if fraction<51> == '0' then
                          exp = -1;
                           fraction = fraction<49:0>:'00';
59
60
                           fraction = fraction<50:0>:'0';
61
62
63
                integer scaled = UInt('1':fraction<51:44>);
                     when 16 result_exp = 29 - exp; // In range 29-30 = -1 to 29+1 = 30
when 32 result_exp = 253 - exp; // In range 253-254 = -1 to 253+1 = 254
when 64 result_exp = 2045 - exp; // In range 2045-2046 = -1 to 2045+1 = 2046
66
67
68
69
                // scaled is in range 256..511 representing a fixed-point number in range [0.5..1.0)
71
                estimate = RecipEstimate(scaled);
72
73
74
75
                // estimate is in the range 256..511 representing a fixed point result in the range [1.0..2.0) \,
                // Convert to scaled floating point result with copied sign bit,
                // high-order bits from estimate, and exponent calculated above.
77
                fraction = estimate<7:0> : Zeros(44);
                if result_exp == 0 then
    fraction = '1' : fraction<51:1>;
elsif result_exp == -1 then
    fraction = '01' : fraction<51:2>;
78
79
80
81
                     result_exp = 0;
83
                {\tt case} \ {\tt N} \ {\tt of}
                     when 16 result = sign : result_exp<N-12:0> : fraction<51:42>; when 32 result = sign : result_exp<N-25:0> : fraction<51:29>; when 64 result = sign : result_exp<N-54:0> : fraction<51:0>;
85
86
87
88
```

# 5.543 shared/functions/float/fprecipestimate/RecipEstimate

```
// Compute estimate of reciprocal of 9-bit fixed-point number
//
// a is in range 256 .. 511 representing a number in the range 0.5 <= x < 1.0.
// result is in the range 256 .. 511 representing a number in the range in the range 1.0 to 511/256.

integer RecipEstimate(integer a)
assert 256 <= a && a < 512;
a = a*2*1; // round to nearest
integer b = (2 ^ 19) DIV a;
r = (b*1) DIV 2; // round to nearest
assert 256 <= r && r < 512;
return r;</pre>
```

# 5.544 shared/functions/float/fprecpx/FPRecpX

```
1  // FPRecpX()
2  // =======
3
4  bits(N) FPRecpX(bits(N) op, FPCRType fpcr)
```

```
assert N IN {16,32,64};
6
 8
              when 16 esize = 5;
              when 32 esize = 8;
              when 64 esize = 11;
10
11
         bits(N)
12
                              result;
13
         bits(esize)
                              exp;
                            max_exp;
14
         bits (esize)
15
         bits(N-(esize+1)) frac = Zeros();
16
17
         case N of
             when 16 exp = op<10+esize-1:10>;
when 32 exp = op<23+esize-1:23>;
18
20
              when 64 exp = op<52+esize-1:52>;
21
22
         max_exp = Ones(esize) - 1;
23
         (fptype, sign, value) = FPUnpack(op, fpcr);
if fptype == FPType_SNaN || fptype == FPType_QNaN then
24
25
              result = FPProcessNaN(fptype, op, fpcr);
27
28
             if IsZero(exp) then // Zero and denormals
29
                  result = sign:max_exp:frac;
30
              else // Infinities and normals
31
                  result = sign:NOT(exp):frac;
32
```

## 5.545 shared/functions/float/fpround/FPRound

```
// FPRound()
1
    // Used by data processing and int/fixed <-> FP conversion instructions.
   // For half-precision data it ignores AHP, and observes FZ16.
6
   bits(N) FPRound(real op, FPCRType fpcr, FPRounding rounding)
        fpcr.AHP = '0';
        boolean isbfloat = FALSE;
8
        return FPRoundBase(op, fpcr, rounding, isbfloat);
11
    // Convert a real number OP into an N-bit floating-point value using the
12
    // supplied rounding mode RMODE.
13
   bits(N) FPRoundBase(real op, FPCRType fpcr, FPRounding rounding, boolean isbfloat)
14
15
        assert N IN {16,32,64};
        assert op != 0.0;
16
17
        assert rounding != FPRounding_TIEAWAY;
18
        bits(N) result;
19
20
        \ensuremath{//} Obtain format parameters - minimum exponent, numbers of exponent and fraction bits.
21
        if N == 16 then
22
            minimum_exp = -14; E = 5; F = 10;
23
        elsif N == 32 && isbfloat then
24
           minimum_exp = -126; E = 8; F = 7;
25
        elsif N == 32 then
26
           minimum_exp = -126; E = 8; F = 23;
27
        else // N == 64
28
            minimum_exp = -1022; E = 11; F = 52;
29
30
        // Split value into sign, unrounded mantissa and exponent.
31
        if op < 0.0 then
32
            sign = '1'; mantissa = -op;
33
        else
34
           sign = '0'; mantissa = op;
35
        exponent = 0;
36
        while mantissa < 1.0 do
37
38
           mantissa = mantissa * 2.0; exponent = exponent - 1;
        while mantissa >= 2.0 do
            mantissa = mantissa / 2.0; exponent = exponent + 1;
39
40
41
        // Deal with flush-to-zero.
42
        if ((fpcr.FZ == '1' && N != 16) || (fpcr.FZ16 == '1' && N == 16)) && exponent < minimum_exp then
            // Flush-to-zero never generates a trapped exception
FPSR.UFC = '1';
43
44
45
            return FPZero(sign);
46
    // Start creating the exponent value for the result. Start by biasing the actual exponent
```

```
// so that the minimum exponent becomes 1, lower values 0 (indicating possible underflow).
          biased_exp = Max(exponent - minimum_exp + 1, 0);
50
          if biased_exp == 0 then mantissa = mantissa / 2.0^(minimum_exp - exponent);
51
         // Get the unrounded mantissa as an integer, and the "units in last place" rounding error. int_mant = RoundDown(mantissa \star 2.0^F); // < 2.0^F if biased_exp == 0, >= 2.0^F if not
52
53
          error = mantissa * 2.0^F - Real(int_mant);
54
55
          // Underflow occurs if exponent is too small before rounding, and result is inexact or
57
          // the Underflow exception is trapped.
58
          if biased_exp == 0 && (error != 0.0 || fpcr.UFE == '1') then
59
              FPProcessException(FPExc_Underflow, fpcr);
60
61
          // Round result according to rounding mode.
         case rounding of
62
              when FPRounding_TIEEVEN
63
64
                  round_up = (error > 0.5 || (error == 0.5 && int_mant<0> == '1'));
65
                  overflow_to_inf = TRUE;
66
              when FPRounding_POSINF
67
                  round_up = (error != 0.0 && sign == '0');
                  overflow_to_inf = (sign == '0');
              when FPRounding_NEGINF
70
                  round_up = (error != 0.0 && sign == '1');
71
72
              overflow_to_inf = (sign == '1');
when FPRounding_ZERO, FPRounding_ODD
73
                  round up = FALSE;
74
                  overflow_to_inf = FALSE;
75
76
         if round_up then
77
              int_mant = int_mant + 1;
78
              if int_mant == 2^F then
                                               // Rounded up from denormalized to normalized
79
                  biased_exp = 1;
80
              if int_mant == 2^(F+1) then // Rounded up to next exponent
                  biased_exp = biased_exp + 1; int_mant = int_mant DIV 2;
82
83
          // Handle rounding to odd aka Von Neumann rounding
84
         if error != 0.0 && rounding == FPRounding_ODD then
  int_mant<0> = '1';
85
86
          // Deal with overflow and generate result.
         if N != 16 || fpcr.AHP == '0' then  // Single, double or IEEE half precision
  if biased_exp >= 2^E - 1 then
89
90
                   result = if overflow_to_inf then FPInfinity(sign) else FPMaxNormal(sign);
91
                   FPProcessException(FPExc_Overflow, fpcr);
                   error = 1.0; // Ensure that an Inexact exception occurs
92
              else
94
                   result = sign : biased_exp<E-1:0> : int_mant<F-1:0> : Zeros(N-(E+F+1));
95
                                                        // Alternative half precision
96
              if biased_exp >= 2^E then
97
                  result = sign : Ones(N-1);
FPProcessException(FPExc_InvalidOp, fpcr);
error = 0.0; // Ensure that an Inexact exception does not occur
98
100
101
                   result = sign : biased_exp<E-1:0> : int_mant<F-1:0> : Zeros(N-(E+F+1));
102
103
          // Deal with Inexact exception.
104
          if error != 0.0 then
105
              FPProcessException(FPExc_Inexact, fpcr);
106
107
          return result;
108
109
     // FPRound()
110
111
     bits(N) FPRound(real op, FPCRType fpcr)
         return FPRound(op, fpcr, FPRoundingMode(fpcr));
```

# 5.546 shared/functions/float/fpround/FPRoundCV

```
1  // FPRoundCV()
2  // =========
3  // Used for FP <-> FP conversion instructions.
4  // For half-precision data ignores FZ16 and observes AHP.
5
6  bits(N) FPRoundCV(real op, FPCRType fpcr, FPRounding rounding)
7  fpcr.FZ16 = '0';
8  boolean isbfloat = FALSE;
9  return FPRoundBase(op, fpcr, rounding, isbfloat);
```

## 5.547 shared/functions/float/fprounding/FPRounding

## 5.548 shared/functions/float/fproundingmode/FPRoundingMode

```
// FPRoundingMode()
// ===========

// Return the current floating-point rounding mode.

FPRounding FPRoundingMode(FPCRType fpcr)
return FPDecodeRounding(fpcr.RMode);
```

## 5.549 shared/functions/float/fproundint/FPRoundInt

```
// FPRoundInt()
3
    // Round OP to nearest integral floating point value using rounding mode ROUNDING.
    // If EXACT is TRUE, set FPSR.IXC if result is not numerically equal to OP.
    bits(N) FPRoundInt(bits(N) op, FPCRType fpcr, FPRounding rounding, boolean exact)
        assert rounding != FPRounding_ODD;
        assert N IN {16,32,64};
10
11
        // Unpack using FPCR to determine if subnormals are flushed-to-zero
12
        (fptype, sign, value) = FPUnpack(op, fpcr);
13
14
        if fptype == FPType_SNaN || fptype == FPType_QNaN then
15
            result = FPProcessNaN(fptype, op, fpcr);
        elsif fptype == FPType_Infinity then
17
            result = FPInfinity(sign);
        elsif fptype == FPType_Zero then
18
            result = FPZero(sign);
19
20
        else
            // extract integer component
22
            int_result = RoundDown(value);
23
24
            error = value - Real(int_result);
25
            // Determine whether supplied rounding mode requires an increment
26
            case rounding of
                 when FPRounding_TIEEVEN
28
                    round_up = (error > 0.5 || (error == 0.5 && int_result<0> == '1'));
29
30
                 when FPRounding_POSINF
                    round_up = (error != 0.0);
31
                when FPRounding_NEGINF
32
                    round up = FALSE;
33
                 when FPRounding_ZERO
34
                    round_up = (error != 0.0 && int_result < 0);
35
                 when FPRounding_TIEAWAY
36
37
                     round_up = (error > 0.5 || (error == 0.5 && int_result >= 0));
38
            if round up then int result = int result + 1;
            // Convert integer value into an equivalent real value
41
            real_result = Real(int_result);
42
43
            // Re-encode as a floating-point value, result is always exact  \mbox{\bf if real\_result == 0.0 then} 
44
                result = FPZero(sign);
            else
47
                result = FPRound(real_result, fpcr, FPRounding_ZERO);
48
49
             // Generate inexact exceptions
50
            if error != 0.0 && exact then
51
                FPProcessException(FPExc_Inexact, fpcr);
53
```

### 5.550 shared/functions/float/fproundintn/FPRoundIntN

```
// FPRoundIntN()
2
    bits(N) FPRoundIntN(bits(N) op, FPCRType fpcr, FPRounding rounding, integer intsize)
        assert rounding != FPRounding_ODD;
         assert N IN {32,64};
         assert intsize IN {32, 64};
8
        integer exp;
         constant integer E = (if N == 32 then 8 else 11);
10
        constant integer F = N - (E + 1);
12
         // Unpack using FPCR to determine if subnormals are flushed-to-zero
13
        (fptype, sign, value) = FPUnpack (op, fpcr);
14
        if fptype IN {FPType_SNaN, FPType_QNaN, FPType_Infinity} then
15
16
             if N == 32 then
                 exp = 126 + intsize;
result = '1':exp<(E-1):0>:Zeros(F);
17
19
                 exp = 1022+intsize;
result = '1':exp<(E-1):0>:Zeros(F);
20
21
             FPProcessException(FPExc_InvalidOp, fpcr);
22
23
        elsif fptype == FPType_Zero then
24
            result = FPZero(sign);
25
             // Extract integer component
int_result = RoundDown(value);
26
27
28
             error = value - Real(int_result);
             // Determine whether supplied rounding mode requires an increment
31
             case rounding of
32
33
                 when FPRounding_TIEEVEN
                     round_up = error > 0.5 || (error == 0.5 && int_result<0> == '1');
34
                 when FPRounding_POSINF
35
                     round_up = error != 0.0;
                 when FPRounding_NEGINF
37
                     round_up = FALSE;
38
                 when FPRounding_ZERO
39
                     round_up = error != 0.0 && int_result < 0;</pre>
40
                 when FPRounding_TIEAWAY
41
                     round_up = error > 0.5 || (error == 0.5 && int_result >= 0);
42
43
             if round_up then int_result = int_result + 1;
             if int_result > 2^(intsize-1)-1 || int_result < -1*2^(intsize-1) then</pre>
45
46
                 if N == 32 then
                     exp = 126 + intsize;
result = '1':exp<(E-1):0>:Zeros(F);
47
49
50
                     exp = 1022 + intsize;
51
52
                     result = '1':exp<(E-1):0>:Zeros(F);
                 FPProcessException(FPExc_InvalidOp, fpcr);
53
                  // this case shouldn't set Inexact
                 error = 0.0;
55
56
57
                 // Convert integer value into an equivalent real value
58
                 real_result = Real(int_result);
59
                   Re-encode as a floating-point value, result is always exact
60
                 if real_result == 0.0 then
                     result = FPZero(sign);
63
                     result = FPRound(real_result, fpcr, FPRounding_ZERO);
64
65
             // Generate inexact exceptions
66
             if error != 0.0 then
                 FPProcessException(FPExc_Inexact, fpcr);
         return result:
```

# 5.551 shared/functions/float/fprsqrtestimate/FPRSqrtEstimate

```
// FPRSqrtEstimate()
// =========
```

```
bits(N) FPRSqrtEstimate(bits(N) operand, FPCRType fpcr)
          assert N IN {16,32,64);
(fptype,sign,value) = FPUnpack(operand, fpcr);
 6
          if fptype == FPType_SNaN || fptype == FPType_ONaN then
    result = FPProcessNaN(fptype, operand, fpcr);
8
          elsif fptype == FPType_Zero then
  result = FPInfinity(sign);
9
10
               FPProcessException(FPExc_DivideByZero, fpcr);
          elsif sign == '1' then
13
              result = FPDefaultNaN();
          FPProcessException(FPExc_InvalidOp, fpcr);
elsif fptype == FPType_Infinity then
14
15
              result = FPZero('0');
16
18
               // Scale to a fixed-point value in the range 0.25 <= x < 1.0 in steps of 512, with the
19
               // evenness or oddness of the exponent unchanged, and calculate result exponent.
20
               // Scaled value has copied sign bit, exponent = 1022 or 1021 = double-precision
21
               // biased version of -1 or -2, fraction = original fraction extended with zeros.
23
               case N of
24
                   when 16
25
26
27
                         fraction = operand<9:0> : Zeros(42);
                        exp = UInt(operand<14:10>);
                    when 32
28
                        fraction = operand<22:0> : Zeros(29);
29
                         exp = UInt(operand<30:23>);
30
                    when 64
31
                       fraction = operand<51:0>;
32
33
                         exp = UInt(operand<62:52>);
34
               if exp == 0 then
35
                    while fraction<51> == '0' do
36
                        fraction = fraction<50:0> : '0';
                         exp = exp - 1;
37
38
                    fraction = fraction<50:0> : '0';
39
40
               if exp<0> == '0' then
                    scaled = UInt('1':fraction<51:44>);
42
43
                    scaled = UInt('01':fraction<51:45>);
44
45
               case N of
                   when 16 result_exp = ( 44 - exp) DIV 2;
when 32 result_exp = ( 380 - exp) DIV 2;
when 64 result_exp = (3068 - exp) DIV 2;
46
47
49
50
               estimate = RecipSqrtEstimate(scaled);
51
52
               // estimate is in the range 256..511 representing a fixed point result in the range [1.0..2.0) // Convert to scaled floating point result with copied sign bit and high-order
53
54
               // fraction bits, and exponent calculated above.
                    when 16 result = '0' : result_exp<N-12:0> : estimate<7:0>:Zeros( 2);
when 32 result = '0' : result_exp<N-25:0> : estimate<7:0>:Zeros(15);
56
57
                    when 64 result = '0' : result_exp<N-54:0> : estimate<7:0>:Zeros(44);
58
          return result:
```

# 5.552 shared/functions/float/fprsqrtestimate/RecipSqrtEstimate

```
// Compute estimate of reciprocal square root of 9-bit fixed-point number
    // a is in range 128 .. 511 representing a number in the range 0.25 <= x < 1.0.
    // result is in the range 256 .. 511 representing a number in the range in the range 1.0 to 511/256.
    integer RecipSqrtEstimate(integer a)
         assert 128 <= a && a < 512;
         if a < 256 then // 0.25 .. 0.5
        a = a*2+1;  // a in units of 1/512 rounded to nearest else // 0.5 .. 1.0

a = (a >> 1) << 1;  // discard bottom bit
10
11
             a = (a+1)*2; // a in units of 1/256 rounded to nearest
12
        integer b = 512;
         while a*(b+1)*(b+1) < 2^28 do
14
        b = b+1;

// b = largest b such that b < 2^14 / sqrt(a) do
15
16
        r = (b+1) DIV 2; // round to nearest
17
18
         assert 256 <= r && r < 512;
        return r;
```

### 5.553 shared/functions/float/fpsqrt/FPSqrt

```
// FPSqrt()
// ======
     bits(N) FPSqrt(bits(N) op, FPCRType fpcr)
          assert N IN {16,32,64};
(fptype,sign,value) = FPUnpack(op, fpcr);
           if fptype == FPType_SNaN || fptype == FPType_QNaN then
                result = FPProcessNaN(fptype, op, fpcr);
          elsif fptype == FPType_Zero then
   result = FPZero(sign);
elsif fptype == FPType_Infinity && sign == '0' then
   result = FPInfinity(sign);
elsif sign == '1' then
10
11
12
14
             result = FPDefaultNaN();
15
               FPProcessException(FPExc_InvalidOp, fpcr);
16
                result = FPRound(Sgrt(value), fpcr);
17
          return result;
```

## 5.554 shared/functions/float/fpsub/FPSub

```
// FPSub()
2
     bits(N) FPSub(bits(N) op1, bits(N) op2, FPCRType fpcr)
          assert N IN {16,32,64};
           rounding = FPRoundingMode(fpcr);
          (type1,sign1,value1) = FPUnpack(op1, fpcr);
(type2,sign2,value2) = FPUnpack(op2, fpcr);
(done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
8
          if !done then
               inf1 = (type1 == FPType_Infinity);
inf2 = (type2 == FPType_Infinity);
11
12
               zero1 = (type1 == FPType_Zero);
zero2 = (type2 == FPType_Zero);
if inf1 && inf2 && sign1 == sign2 then
13
14
15
                     result = FPDefaultNaN();
16
                      FPProcessException(FPExc_InvalidOp, fpcr);
               elsif (inf1 && sign1 == '0') || (inf2 && sign2 == '1') then
    result = FPInfinity('0');
elsif (inf1 && sign1 == '1') || (inf2 && sign2 == '0') then
18
19
20
                     result = FPInfinity('1');
                elsif zero1 && zero2 && sign1 == NOT(sign2) then
23
                     result = FPZero(sign1);
24
25
                      result_value = value1 - value2;
                     if result_value == 0.0 then // Sign of exact zero result depends on rounding mode
26
                          result_sign = if rounding == FPRounding_NEGINF then '1' else '0';
27
                           result = FPZero(result_sign);
29
                      else
30
                           result = FPRound(result_value, fpcr, rounding);
          return result;
```

# 5.555 shared/functions/float/fpthree/FPThree

```
// FPThree()
bits(N) FPThree(bit sign)
     assert N IN \{16,32,64\}; constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11); constant integer F = N - (E + 1);
      exp = '1':Zeros(E-1);
frac = '1':Zeros(F-1);
      return sign : exp : frac;
```

# 5.556 shared/functions/float/fptofixed/FPToFixed

```
// FPToFixed()
    // Convert N-bit precision floating point OP to M-bit fixed point with
    // FBITS fractional bits, controlled by UNSIGNED and ROUNDING.
    bits (M) FPToFixed (bits (N) op, integer fbits, boolean unsigned, FPCRType fpcr, FPRounding rounding)
        assert N IN {16,32,64};
        assert M IN {16,32,64};
        assert fbits >= 0;
11
        assert rounding != FPRounding_ODD;
12
        // Unpack using fpcr to determine if subnormals are flushed-to-zero
13
        (fptype, sign, value) = FPUnpack(op, fpcr);
14
15
16
         // If NaN, set cumulative flag or take exception
17
        if fptype == FPType_SNaN || fptype == FPType_QNaN then
18
            FPProcessException(FPExc_InvalidOp, fpcr);
19
20
        // Scale by fractional bits and produce integer rounded towards minus-infinity
        value = value * 2.0^fbits;
22
        int_result = RoundDown(value);
23
24
        error = value - Real(int_result);
25
        \ensuremath{//} Determine whether supplied rounding mode requires an increment
26
        case rounding of
27
            when FPRounding_TIEEVEN
28
                round_up = (error > 0.5 || (error == 0.5 && int_result<0> == '1'));
29
            when FPRounding_POSINF
30
                round_up = (error != 0.0);
            when FPRounding_NEGINF
31
32
                round_up = FALSE;
33
            when FPRounding ZERO
                round_up = (error != 0.0 && int_result < 0);
            when FPRounding_TIEAWAY
35
36
                round_up = (error > 0.5 || (error == 0.5 && int_result >= 0));
37
38
        if round_up then int_result = int_result + 1;
39
40
        // Generate saturated result and exceptions
41
         (result, overflow) = SatQ(int_result, M, unsigned);
42
        \quad \textbf{if} \ \text{overflow} \ \textbf{then} \\
43
            FPProcessException(FPExc_InvalidOp, fpcr);
        elsif error != 0.0 then
44
45
            FPProcessException(FPExc_Inexact, fpcr);
47
        return result;
```

## 5.557 shared/functions/float/fptwo/FPTwo

```
1  // FPTwo()
2  // ======
3
4  bits(N) FPTwo(bit sign)
5    assert N IN {16,32,64};
6    constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
7    constant integer F = N - (E + 1);
8    exp = '1':Zeros(E-1);
9    frac = Zeros(F);
10    return sign : exp : frac;
```

# 5.558 shared/functions/float/fptype/FPType

# 5.559 shared/functions/float/fpunpack/FPUnpack

```
1  // FPUnpack()
2  // =======
3  //
4  // Used by data processing and int/fixed <-> FP conversion instructions.
```

```
// For half-precision data it ignores AHP, and observes FZ16.

(FPType, bit, real) FPUnpack(bits(N) fpval, FPCRType fpcr)

fpcr.AHP = '0';

(fp_type, sign, value) = FPUnpackBase(fpval, fpcr);

return (fp_type, sign, value);
```

## 5.560 shared/functions/float/fpunpack/FPUnpackBase

```
// FPUnpackBase()
 2
3
    // Unpack a floating-point number into its type, sign bit and the real number
    // that it represents. The real number result has the correct sign for numbers
    // and infinities, is very large in magnitude for infinities, and is 0.0 for // NaNs. (These values are chosen to simplify the description of comparisons
     // and conversions.)
10
     // The 'fpcr' argument supplies FPCR control bits. Status information is
11
     // updated directly in the FPSR where appropriate.
12
     (FPType, bit, real) FPUnpackBase(bits(N) fpval, FPCRType fpcr)
13
         assert N IN {16,32,64};
15
16
         if N == 16 then
              sign = fpval<15>;
exp16 = fpval<14:10>;
17
18
              frac16 = fpval<9:0>;
19
20
              if IsZero(exp16) then
21
                   // Produce zero if value is zero or flush-to-zero is selected
22
                   if IsZero(frac16) || fpcr.FZ16 == '1' then
23
24
                        fptype = FPType_Zero; value = 0.0;
                   else
              fptype = FPType_Nonzero; value = 2.0^-14 * (Real(UInt(frac16)) * 2.0^-10);
elsif Isones(exp16) && fpcr.AHP == '0' then // Infinity or NaN in IEEE format
25
26
27
                   if IsZero(frac16) then
28
                        fptype = FPType_Infinity; value = 2.0^1000000;
29
                        fptype = if frac16<9> == '1' then FPType_QNaN else FPType_SNaN;
value = 0.0;
30
31
32
              else
33
                   fptype = FPType_Nonzero;
34
                   value = 2.0^(UInt(exp16)-15) * (1.0 + Real(UInt(frac16)) * 2.0^-10);
35
36
         elsif N == 32 then
37
              sign = fpval<31>;
exp32 = fpval<30:23>;
38
39
              frac32 = fpva1<22:0>;
40
41
              if IsZero(exp32) then
                   // Produce zero if value is zero or flush-to-zero is selected.
if IsZero(frac32) || fpcr.FZ == '1' then
    fptype = FPType_Zero; value = 0.0;
42
43
44
45
                        if !IsZero(frac32) then // Denormalized input flushed to zero
46
                             FPProcessException(FPExc_InputDenorm, fpcr);
47
                       fptype = FPType_Nonzero; value = 2.0^-126 * (Real(UInt(frac32)) * 2.0^-23);
48
49
              elsif IsOnes(exp32) then
50
                   if IsZero(frac32) then
                        fptype = FPType_Infinity; value = 2.0^1000000;
52
53
                        fptype = if frac32<22> == '1' then FPType_QNaN else FPType_SNaN;
54
                        value = 0.0;
55
                   fptype = FPType_Nonzero;
value = 2.0^(UInt(exp32)-127) * (1.0 + Real(UInt(frac32)) * 2.0^-23);
56
58
59
         else // N == 64
60
              sign = fpval<63>;
exp64 = fpval<62:52>;
61
62
63
              frac64 = fpval<51:0>;
              if IsZero(exp64) then
65
                    // Produce zero if value is zero or flush-to-zero is selected.
66
                   if IsZero(frac64) || fpcr.FZ == '1' then
                        fptype = FPType_Zero; value = 0.0;
67
                        if !IsZero(frac64) then // Denormalized input flushed to zero
    FPProcessException(FPExc_InputDenorm, fpcr);
68
69
```

```
fptype = FPType_Nonzero; value = 2.0^-1022 * (Real(UInt(frac64)) * 2.0^-52);

elsif IsOnes(exp64) then
    if IsZero(frac64) then
        fptype = FPType_Infinity; value = 2.0^1000000;

else
        fptype = if frac64<51> == '1' then FPType_QNaN else FPType_SNaN;
        value = 0.0;

else
    fptype = FPType_Nonzero;
    value = 2.0^(UInt(exp64)-1023) * (1.0 + Real(UInt(frac64)) * 2.0^-52);

if sign == '1' then value = -value;
    return (fptype, sign, value);
```

## 5.561 shared/functions/float/fpunpack/FPUnpackCV

## 5.562 shared/functions/float/fpzero/FPZero

```
1  // FPZero()
2  // =======
3
4  bits(N) FPZero(bit sign)
5   assert N IN {16,32,64};
6   constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
7   constant integer F = N - (E + 1);
8   exp = Zeros(E);
9   frac = Zeros(F);
10  return sign : exp : frac;
```

# 5.563 shared/functions/float/vfpexpandimm/VFPExpandImm

# 5.564 shared/functions/integer/AddWithCarry

```
// AddWithCarry()
// ==========
// Integer addition with carry input, returning result and NZCV flags

(bits(N), bits(4)) AddWithCarry(bits(N) x, bits(N) y, bit carry_in)
integer unsigned_sum = UInt(x) + UInt(y) + UInt(carry_in);
integer signed_sum = SInt(x) + SInt(y) + UInt(carry_in);
bits(N) result = unsigned_sum<N-1:0>; // same value as signed_sum<N-1:0>
bit n = result<N-1>;
bit z = if IsZero(result) then '1' else '0';
bit c = if UInt(result) == unsigned_sum then '0' else '1';
bit v = if SInt(result) == signed_sum then '0' else '1';
return (result, n:z:c:v);
```

## 5.565 shared/functions/memory/AArch64.BranchAddr

```
1
   // AArch64.BranchAddr()
2
   // Return the virtual address with tag bits removed for storing to the program counter.
3
   bits(64) AArch64.BranchAddr(bits(64) vaddress)
       assert !UsingAArch32();
        msbit = AddrTop(vaddress, PSTATE.EL);
        if msbit == 63 then
8
           return vaddress;
        elsif (PSTATE.EL IN {EL0, EL1} || IsInHost()) && vaddress<msbit> == '1' then
10
           return SignExtend(vaddress<msbit:0>);
11
       else
12
           return ZeroExtend(vaddress<msbit:0>);
```

## 5.566 shared/functions/memory/AccType

```
// Normal loads and stores
    enumeration AccType {AccType_NORMAL, AccType_VEC,
                             AccType_STREAM, AccType_VECSTREAM, // Streaming loads and stores AccType_ATOMIC, AccType_ATOMICRW, // Atomic loads and stores
 2
                             AccType_ATOMIC, AccType_ATOMICRW, // Atomic loads and stores
AccType_ORDERED, AccType_ORDEREDRW, // Load-Acquire and Store-Release
 3
                             AccType_ORDEREDATOMIC,
                                                                         // Load-Acquire and Store-Release with atomic
5
                                    ->access
                              AccType_ORDEREDATOMICRW,
                              AccType_LIMITEDORDERED,
                                                                         // Load-LOAcquire and Store-LORelease
                              AccType_UNPRIV,
                                                                         // Load and store unprivileged
                                                                         // Instruction fetch
                              AccType_IFETCH,
                             AccType_PTW,
// Other operations
10
                                                                         // Page table walk
                              AccType_DC,
                                                                         // Data cache maintenance
13
                              AccType_DC_UNPRIV,
                                                                         // Data cache maintenance instruction used at ELO
14
                              AccType_IC,
                                                                         // Instruction cache maintenance
                              AccType_DCZVA,
                                                                         // DC ZVA instructions
15
                                                                        // Address translation
                             AccType AT };
```

## 5.567 shared/functions/memory/AccessDescriptor

# 5.568 shared/functions/memory/AddrTop

```
// AddrTop()
    // Return the MSB number of a virtual address in the stage 1 translation regime for "el".
    // If EL1 is using AArch64 then addresses from EL0 using AArch32 are zero-extended to 64 bits.
   integer AddrTop(bits(64) address, bits(2) el)
        assert HaveEL(el);
regime = S1TranslationRegime(el);
        if ELUsingAArch32(regime) then
10
            // AArch32 translation regime
11
            return 31;
12
        else
            // AArch64 translation regime.
13
14
            case regime of
                when EL1
                    tbi = (if address<55> == '1' then TCR_EL1.TBI1 else TCR_EL1.TBI0);
16
17
                    if HaveVirtHostExt() && ELIsInHost(el) then
18
                        tbi = (if address<55> == '1' then TCR_EL2.TBI1 else TCR_EL2.TBI0);
19
20
                         tbi = TCR_EL2.TBI;
```

### 5.569 shared/functions/memory/AddressDescriptor

```
type AddressDescriptor is (
   FaultRecord fault, // fault.statuscode indicates whether the address is valid
   MemoryAttributes memattrs,
   FullAddress paddress,
   bits(64) vaddress
```

## 5.570 shared/functions/memory/Allocation

### 5.571 shared/functions/memory/BigEndian

# 5.572 shared/functions/memory/BigEndianReverse

# 5.573 shared/functions/memory/BranchAddr

```
// BranchAddr()
    // Return the virtual address with tag bits removed for storing to the program counter.
    Capability BranchAddr (Capability c, bits (2) el)
        assert !UsingAArch32();
bits(64) cap_value = CapGetValue(c);
8
        msbit = AddrTop(cap_value, el);
        if CapIsSealed(c) then
11
            c = CapWithTagClear(c);
12
13
        if msbit == 63 then
14
            return c:
        elsif (el IN {EL0, EL1} || IsInHost()) && cap_value<msbit> == '1' then
15
            assert msbit == 55;
```

```
17     return CapSetFlags(c, SignExtend(cap_value<msbit:0>));
18     else
19     assert msbit == 55;
20     return CapSetFlags(c, ZeroExtend(cap_value<msbit:0>));
```

#### 5.574 shared/functions/memory/Cacheability

#### 5.575 shared/functions/memory/CreateAccessDescriptor

#### 5.576 shared/functions/memory/CreateAccessDescriptorPTW

## 5.577 shared/functions/memory/DataMemoryBarrier

```
1 DataMemoryBarrier(MBReqDomain domain, MBReqTypes types);
```

## 5.578 shared/functions/memory/DataSynchronizationBarrier

```
1 DataSynchronizationBarrier(MBReqDomain domain, MBReqTypes types);
```

# 5.579 shared/functions/memory/DescriptorUpdate

## 5.580 shared/functions/memory/DeviceType

1 enumeration DeviceType {DeviceType\_GRE, DeviceType\_nGRE, DeviceType\_nGnRE, DeviceType\_nGnRnE};

### 5.581 shared/functions/memory/EffectiveTBI

```
// EffectiveTBI()
1
    // Returns the effective TBI in the AArch64 stage 1 translation regime for "el".
    bit EffectiveTBI(bits(64) address, bits(2) el)
        assert HaveEL(el);
regime = S1TranslationRegime(el);
        assert(!ELUsingAArch32(regime));
8
10
        case regime of
            when EL1
                tbi = if address<55> == '1' then TCR_EL1.TBI1 else TCR_EL1.TBI0;
12
            when EL2
13
14
                if HaveVirtHostExt() && ELIsInHost(el) then
15
                     tbi = if address<55> == '1' then TCR_EL2.TBI1 else TCR_EL2.TBI0;
17
                     tbi = TCR_EL2.TBI;
            when EL3
18
                tbi = TCR_EL3.TBI;
19
20
        return tbi;
```

### 5.582 shared/functions/memory/EffectiveTGEN

```
// EffectiveTGEN()
1
3
    // Returns the effective TGEN of a virtual address in the stage 1 translation regime
   bit EffectiveTGEN(bits(64) address, bits(2) el)
       assert HaveEL(el);
        regime = S1TranslationRegime(el);
        assert(!ELUsingAArch32(regime));
10
11
        case regime of
12
            when EL1
               tgen = if address<55> == '1' then CCTLR_EL1.TGEN1 else CCTLR_EL1.TGEN0;
13
14
            when EL2
15
                if HaveVirtHostExt() && ELIsInHost(el) then
                    tgen = if address<55> == '1' then CCTLR_EL2.TGEN1 else CCTLR_EL2.TGEN0;
17
                    tgen = CCTLR_EL2.TGEN0;
18
            when EL3
19
20
                tgen = CCTLR_EL3.TGEN0;
```

## 5.583 shared/functions/memory/Fault

```
enumeration Fault {Fault_None,
                         Fault_AccessFlag,
3
                         Fault_Alignment,
                         Fault_Background,
                         Fault Domain,
                         Fault_Permission,
                         Fault_Translation,
                         Fault_AddressSize,
                         Fault_SyncExternal,
10
                         Fault_SyncExternalOnWalk,
11
                         Fault_SyncParity,
                         Fault_SyncParityOnWalk, Fault_AsyncParity,
12
14
                         Fault_AsyncExternal,
15
                         Fault_Debug,
16
                         Fault_TLBConflict,
                         Fault_HWUpdateAccessFlag,
17
18
                         Fault CapTag,
                         Fault_CapSeal,
```

```
Fault CapBounds,
                         Fault_CapPerm,
22
                         Fault_CapPagePerm,
23
                         Fault_Lockdown,
24
                         Fault_Exclusive
                         Fault_ICacheMaint };
```

#### 5.584 shared/functions/memory/FaultRecord

```
type FaultRecord is (Fault
                                   statuscode, // Fault Status
2
                          AccType acctype,
                                                  // Type of access that faulted
                                                 // Intermediate physical address
                          bits (48) ipaddress,
                          boolean s2fs1walk,
                                                 // Is on a Stage 1 page table walk
                                                 // TRUE for a write, FALSE for a read
                          boolean
                                   write,
                          integer
                                                 // For translation, access flag and permission faults
                          bit
                                   extflag,
                                                  // IMPLEMENTATION DEFINED syndrome for external aborts
                                                 // Is a Stage 2 abort
                          boolean
                                   secondstage,
                                                 // Domain number, AArch32 only
// [Armv8.2 RAS] AArch32 AET or AArch64 SET
                                   domain,
                          bits(4)
10
                          bits(2)
                                   errortype,
                                                  // Debug method of entry, from AArch32 only
                          bits(4) debugmoe)
    type PARTIDtype = bits(16);
13
14
   type PMGtype = bits(8);
15
   type MPAMinfo is (
16
        bit mpam_ns,
         PARTIDtype partid,
10
         PMGtype pmg
20
```

### 5.585 shared/functions/memory/FullAddress

```
type FullAddress is (
2
       bits(48) address,
3
                                     // '0' = Secure, '1' = Non-secure
       bit
                NS
```

## 5.586 shared/functions/memory/Hint Prefetch

```
// Signals the memory system that memory accesses of type HINT to or from the specified address are
 // likely in the near future. The memory system may take some action to speed up the memory \left( \frac{1}{2} \right)
 // accesses when they do occur, such as pre-loading the the specified address into one or more // caches as indicated by the innermost cache level target (0=L1, 1=L2, etc) and non-temporal hint
 // stream. Any or all prefetch hints may be treated as a NOP. A prefetch hint must not cause a
 // synchronous abort due to Alignment or Translation faults and the like. Its only effect on
 // software-visible state should be on caches and TLBs associated with address, which must be
 // accessible by reads, writes or execution, as defined in the translation regime of the current // Exception level. It is guaranteed not to access Device memory.
 // A Prefetch_EXEC hint must not result in an access that could not be performed by a speculative
 // instruction fetch, therefore if all associated MMUs are disabled, then it cannot access any
 // memory location that cannot be accessed by instruction fetches.
Hint_Prefetch(bits(64) address, PrefetchHint hint, integer target, boolean stream);
```

## 5.587 shared/functions/memory/MBReqDomain

```
{MBReqDomain_Nonshareable, MBReqDomain_InnerShareable,
enumeration MBReqDomain
                            MBReqDomain_OuterShareable, MBReqDomain_FullSystem};
```

## 5.588 shared/functions/memory/MBReqTypes

```
1 enumeration MBReqTypes {MBReqTypes_Reads, MBReqTypes_Writes, MBReqTypes_All};
```

## 5.589 shared/functions/memory/MemAttrHints

```
type MemAttrHints is (
bits(2) attrs, // See MemAttr_*, Cacheability attributes

bits(2) hints, // See MemHint_*, Allocation hints

boolean transient

boolean
```

### 5.590 shared/functions/memory/MemType

```
1 enumeration MemType {MemType_Normal, MemType_Device};
```

#### 5.591 shared/functions/memory/MemoryAttributes

```
type MemoryAttributes is (
       MemType
                  memtype,
3
      DeviceType device,
                           // For Device memory types
// Inner hints and attributes
// Outer hints and attributes
       MemAttrHints inner,
6
      MemAttrHints outer,
      8
g
10
11
12
13
14
```

#### 5.592 shared/functions/memory/Permissions

```
1 type Permissions is (
2    bits(3) ap,    // Access permission bits
3    bit    xn,    // Execute-never bit
4    bit    xxn,    // [Armv8.2] Extended execute-never bit for stage 2
5    bit    pxn    // Privileged execute-never bit
6 )
```

## 5.593 shared/functions/memory/PrefetchHint

```
l enumeration PrefetchHint {Prefetch_READ, Prefetch_WRITE, Prefetch_EXEC};
```

## 5.594 shared/functions/memory/SpeculativeStoreBypassBarrierToPA

```
1 SpeculativeStoreBypassBarrierToPA();
```

## 5.595 shared/functions/memory/SpeculativeStoreBypassBarrierToVA

```
1 SpeculativeStoreBypassBarrierToVA();
```

## 5.596 shared/functions/memory/TLBRecord

```
type TLBRecord is (
       Permissions
                         perms,
3
                                         // '0' = Global, '1' = not Global
                         nG,
       bits(4)
                         domain,
                                         // AArch32 only
                         level,
blocksize
                                        // Contiguous bit from page table
       boolean
                                        // AArch32 Short-descriptor format: Indicates Section/Page
6
       integer
                                         // Describes size of memory translated in KBytes
       integer
                                      // [Armv8.1] Context for h/w update of table descriptor
      DescriptorUpdate descupdate,
```

```
9 bit CnP, // [Armv8.2] TLB entry can be shared between different PEs
10 AddressDescriptor addrdesc
11 )
```

### 5.597 shared/functions/memory/\_Mem

```
// These two _Mem[] accessors are the hardware operations which perform single-copy atomic,
// aligned, little-endian memory accesses of size bytes from/to the underlying physical
// memory array of bytes.
//
// The functions address the array using desc.paddress which supplies:
// * A 48-bit physical address
// * A single NS bit to select between Secure and Non-secure parts of the array.
//
// The accdesc descriptor describes the access type: normal, exclusive, ordered, streaming,
// etc and other parameters required to access the physical memory or for setting syndrome
// register in the event of an external abort.
bits(8*size) _Mem[AddressDescriptor desc, integer size, AccessDescriptor accdesc];

_Mem[AddressDescriptor desc, integer size, AccessDescriptor accdesc] = bits(8*size) value;
```

#### 5.598 shared/functions/mpam/DefaultMPAMinfo

### 5.599 shared/functions/mpam/DefaultPARTID

```
1 constant PARTIDtype DefaultPARTID = 0<15:0>;
```

## 5.600 shared/functions/mpam/DefaultPMG

```
1 constant PMGtype DefaultPMG = 0<7:0>;
```

## 5.601 shared/functions/mpam/GenMPAMcurEL

```
// GenMPAMcurEL
    // Returns MPAMinfo for the current EL and security state. // InD is TRUE instruction access and FALSE otherwise.
    // May be called if MPAM is not implemented (but in an version that supports
    // MPAM), MPAM is disabled, or in AArch32. In AArch32, convert the mode to
    // EL if can and use that to drive MPAM information generation.
    // cannot be converted, MPAM is not implemented, or MPAM is disabled return
    // default MPAM information for the current security state.
10
11
    MPAMinfo GenMPAMcurEL (boolean InD)
        bits(2) mpamel;
13
        boolean validEL;
14
        boolean securempam;
15
        securempam = IsSecure();
        if HaveMPAMExt() && MPAMisEnabled() then
16
17
            mpamel = PSTATE.EL;
            return genMPAM(UInt(mpamel), InD, securempam);
18
       return DefaultMPAMinfo(securempam);
```

#### 5.602 shared/functions/mpam/MAP\_vPARTID

```
// MAP_vPARTID
 1
2
    // Performs conversion of virtual PARTID into physical PARTID
    // Contains all of the error checking and implementation
    // choices for the conversion.
    (PARTIDtype, boolean) MAP_vPARTID(PARTIDtype vpartid)
        // should not ever be called if EL2 is not implemented // or is implemented but not enabled in the current
10
         // security state.
         PARTIDtype ret;
        boolean err;
12
                         = UInt( vpartid );
13
         integer virt
        integer vpmrmax = UInt( MPAMIDR_EL1.VPMR_MAX );
14
15
         // vpartid_max is largest vpartid supported
17
        integer vpartid_max = (4 * vpmrmax) + 3;
18
        19
20
21
            virt = virt MOD (vpartid_max+1);
         // Check for valid mapping entry.
23
24
        if MPAMVPMV_EL2<virt> == '1' then
            // vpartid has a valid mapping so access the map.
25
26
             ret = mapvpmw(virt);
27
             err = FALSE;
29
         // Is the default virtual PARTID valid?
30
        \textbf{elsif} \ \texttt{MPAMVPMV}\_\texttt{EL2} < \texttt{0} > \ \texttt{==} \ \texttt{'1'} \ \textbf{then}
             // Yes, so use default mapping for vpartid == 0.
ret = MPAMVPMO_EL2<0 +: 16>;
31
32
33
             err = FALSE;
34
35
         // Neither is valid so use default physical PARTID.
36
37
            ret = DefaultPARTID;
             err = TRUE:
38
39
40
        // Check that the physical PARTID is in-range.
           This physical PARTID came from a virtual mapping entry.
42
         integer partid_max = UInt( MPAMIDR_EL1.PARTID_MAX );
43
        if UInt(ret) > partid_max then
            // Out of range, so return default physical PARTID
ret = DefaultPARTID;
err = TRUE;
44
45
46
         return (ret, err);
```

## 5.603 shared/functions/mpam/MPAMisEnabled

## 5.604 shared/functions/mpam/MPAMisVirtual

#### 5.605 shared/functions/mpam/genMPAM

```
1
    // genMPAM
2
    // Returns MPAMinfo for exception level el.
3
    // If InD is TRUE returns MPAM information using PARTID_I and PMG_I fields
    // of MPAMel_ELx register and otherwise using PARTID_D and PMG_D fields.
    // Produces a Secure PARTID if Secure is TRUE and a Non-secure PARTID otherwise.
    MPAMinfo genMPAM(integer el, boolean InD, boolean secure)
         MPAMinfo returnInfo:
         PARTIDtype partidel;
10
         boolean perr;
         boolean gstplk = (el == 0 && EL2Enabled() &&
13
                              MPAMHCR_EL2.GSTAPP_PLK == '1' && HCR_EL2.TGE == '0');
         integer eff_el = if gstplk then 1 else el;
14
        (partidel, perr) = genPARTID(eff_el, InD);
PMGtype groupel = genPMG(eff_el, InD, perr);
returnInfo.mpam_ns = if secure then '0' else '1';
returnInfo.partid = partidel;
15
16
                              = groupel;
19
         returnInfo.pmg
         return returnInfo;
```

### 5.606 shared/functions/mpam/genMPAMel

```
1  // genMPAMel
2  // =======
3  // Returns MPAMinfo for specified EL in the current security state.
4  // InD is TRUE for instruction access and FALSE otherwise.
5  
6  MPAMinfo genMPAMel(bits(2) el, boolean InD)
7  boolean secure = IsSecure();
8  boolean securempam = secure;
9  if HaveMPAMExt() && MPAMisEnabled() then
10  return genMPAM(UInt(el), InD, securempam);
11  return DefaultMPAMinfo(securempam);
```

## 5.607 shared/functions/mpam/genPARTID

```
// genPARTID
3
    // Returns physical PARTID and error boolean for exception level el.
    // If InD is TRUE then PARTID is from MPAMel_ELx.PARTID_I and
    // otherwise from MPAMel_ELx.PARTID_D.
    (PARTIDtype, boolean) genPARTID(integer el, boolean InD)
         PARTIDtype partidel = getMPAM_PARTID(el, InD);
         integer partid_max = UInt(MPAMIDR_EL1.PARTID_MAX);
if UInt(partidel) > partid_max then
    return (DefaultPARTID, TRUE);
10
11
12
13
14
         if MPAMisVirtual(el) then
             return MAP_vPARTID(partidel);
16
              return (partidel, FALSE);
```

## 5.608 shared/functions/mpam/genPMG

```
1  // genPMG
2  // ======
3  // Returns PMG for exception level el and I- or D-side (InD).
4  // If PARTID generation (genPARTID) encountered an error, genPMG() should be
5  // called with partid_err as TRUE.
6
7  PMGtype genPMG(integer el, boolean InD, boolean partid_err)
8  integer pmg_max = UInt(MPAMIDR_EL1.PMG_MAX);
9
10  // It is CONSTRAINED UNPREDICTABLE whether partid_err forces PMG to
11  // use the default or if it uses the PMG from getMPAM_PMG.
```

```
\textbf{if} \ \texttt{partid\_err} \ \textbf{then}
              return DefaultPMG;
          PMGtype groupel = getMPAM_PMG(el, InD);
15
          if UInt(groupel) <= pmg_max then</pre>
16
              return groupel;
          return DefaultPMG:
```

### 5.609 shared/functions/mpam/getMPAM\_PARTID

```
1
    // getMPAM_PARTID
 2
    // Returns a PARTID from one of the MPAMn ELx registers.
    // MPAMn selects the MPAMn_ELx register used.
    // If InD is TRUE, selects the PARTID_I field of that
    // register. Otherwise, selects the PARTID_D field.
    PARTIDtype getMPAM_PARTID(integer MPAMn, boolean InD)
         PARTIDtype partid;
10
        boolean el2avail = EL2Enabled();
12
         if InD then
13
             case MPAMn of
14
                 when 3 partid = MPAM3_EL3.PARTID_I;
                 when 2 partid = if el2avail then MPAM2_EL2.PARTID_I else Zeros();
when 1 partid = MPAM1_EL1.PARTID_I;
15
16
                 when 0 partid = MPAM0_EL1.PARTID_I;
                 otherwise partid = PARTIDtype UNKNOWN;
19
20
             case MPAMn of
21
                 when 3 partid = MPAM3_EL3.PARTID_D;
                 when 2 partid = if el2avail them MPAM2_EL2.PARTID_D else Zeros();
when 1 partid = MPAM1_EL1.PARTID_D;
22
24
                  when 0 partid = MPAM0_EL1.PARTID_D;
25
                  otherwise partid = PARTIDtype UNKNOWN;
26
        return partid;
```

### 5.610 shared/functions/mpam/getMPAM\_PMG

```
1
    // getMPAM_PMG
2
    // Returns a PMG from one of the MPAMn ELx registers.
3
    // MPAMn selects the MPAMn_ELx register used.
    // If InD is TRUE, selects the PMG_I field of that
    // register. Otherwise, selects the PMG_D field.
    PMGtype getMPAM_PMG(integer MPAMn, boolean InD)
10
        boolean el2avail = EL2Enabled();
12
        if InD then
13
             case MPAMn of
14
                 when 3 pmg = MPAM3_EL3.PMG_I;
                 when 2 pmg = if el2avail then MPAM2_EL2.PMG_I else Zeros();
when 1 pmg = MPAM1_EL1.PMG_I;
15
16
17
                  when 0 pmg = MPAM0_EL1.PMG_I;
                 otherwise pmg = PMGtype UNKNOWN;
19
         else
20
             case MPAMn of
                 when 3 pmg = MPAM3_EL3.PMG_D;
21
                 when 2 pmg = if el2avail then MPAM2_EL2.PMG_D else Zeros();
when 1 pmg = MPAM1_EL1.PMG_D;
23
24
                 when 0 pmg = MPAM0_EL1.PMG_D;
25
                  otherwise pmg = PMGtype UNKNOWN;
         return pmg;
```

## 5.611 shared/functions/mpam/mapvpmw

```
1
  // mapvpmw
  // Map a virtual PARTID into a physical PARTID using
  // the MPAMVPMn_EL2 registers.
  // vpartid is now assumed in-range and valid (checked by caller)
```

```
// returns physical PARTID from mapping entry.
    PARTIDtype mapvpmw(integer vpartid)
        bits(64) vpmw;
10
        integer wd = vpartid DIV 4;
11
        case wd of
            when 0 vpmw = MPAMVPM0_EL2;
12
            when 1 vpmw = MPAMVPM1_EL2;
13
            when 2 vpmw = MPAMVPM2_EL2;
            when 3 vpmw = MPAMVPM3_EL2;
            when 4 vpmw = MPAMVPM4_EL2;
when 5 vpmw = MPAMVPM5_EL2;
16
17
            when 6 vpmw = MPAMVPM6_EL2;
18
            when 7 vpmw = MPAMVPM7_EL2;
19
            otherwise vpmw = Zeros(64);
         // vpme_lsb selects LSB of field within register
        integer vpme_lsb = (vpartid REM 4) * 16;
        return vpmw<vpme_lsb +: 16>;
```

#### 5.612 shared/functions/registers/BranchTo

```
// BranchTo()
2
3
    // Set program counter to a new address, with a branch type
    // In AArch64 state the address might include a tag in the top eight bits.
    BranchTo(bits(N) target, BranchType branch_type)
        Hint_Branch(branch_type);
if N == 32 then
10
             assert UsingAArch32();
             _PC = ZeroExtend(target);
             PCC = CapSetValue(PCC, ZeroExtend(target));
13
14
             assert N == 64 && !UsingAArch32();
             _PC = AArch64.BranchAddr(target<63:0>);
PCC = CapSetValue(PCC, AArch64.BranchAddr(target<63:0>));
15
16
        return;
```

### 5.613 shared/functions/registers/BranchToAddr

```
// BranchToAddr()
3
    // Set program counter to a new address, with a branch type
    // In AArch64 state the address does not include a tag in the top eight bits.
   BranchToAddr(bits(N) target, BranchType branch_type)
        Hint_Branch(branch_type);
        if N == 32 then
10
          assert UsingAArch32();
11
            _PC = ZeroExtend(target);
           PCC = CapSetValue(PCC, ZeroExtend(target));
12
13
       else
14
           assert N == 64 && !UsingAArch32();
            _PC = target<63:0>;
16
            PCC = CapSetValue(PCC, target<63:0>);
```

## 5.614 shared/functions/registers/BranchToOffset

#### 5.615 shared/functions/registers/BranchType

```
enumeration BranchType {
          BranchType_DIRCALL,
                                        // Direct Branch with link
                                       // Indirect Branch with link
// Exception return (indirect)
// Exit from Debug state
// Indirect branch with function return hint
3
          BranchType_INDCALL,
         BranchType_ERET,
BranchType_DBGEXIT,
          BranchType_RET,
          BranchType_DIR,
                                         // Direct branch
          BranchType_INDIR,
                                         // Indirect branch
          BranchType_EXCEPTION,
                                        // Exception entry
10
          BranchType_RESET,
                                         // Reset
         BranchType_UNKNOWN);
                                      // Other
```

#### 5.616 shared/functions/registers/Hint\_Branch

```
BranchToCapability(Capability target, BranchType branch_type)

Hint_Branch(branch_type);

assert !UsingAArch32();

PC = AArch64.BranchAddr(CapGetValue(target));

PCC = BranchAddr(target, PSTATE.EL);

return;

BranchXToCapability(Capability target, BranchType branch_type)

PSTATE.C64 = target<0>;

target<0> = '0';

BranchToCapability(target, branch_type);

// Report the hint passed to BranchTo() and BranchToAddr(), for consideration when processing
// the next instruction.
Hint_Branch(BranchType hint);
```

#### 5.617 shared/functions/registers/NextInstrAddr

```
1 // Return address of the sequentially next instruction.
2 bits(N) NextInstrAddr();
```

## 5.618 shared/functions/registers/ResetExternalDebugRegisters

```
1  // Reset the External Debug registers in the Core power domain.
2  ResetExternalDebugRegisters(boolean cold_reset);
```

## 5.619 shared/functions/registers/ThisInstrAddr

```
// ThisInstrAddr()
// ============
// Return address of the current instruction.

bits(N) ThisInstrAddr()
assert N == 64 || (N == 32 && UsingAArch32());
return _PC<N-1:0>;
```

## 5.620 shared/functions/registers/\_PC

```
1 bits(64) _PC;
```

## 5.621 shared/functions/registers/\_R

```
1 array Capability _R[0..30];
```

#### 5.622 shared/functions/registers/ V

```
1 array bits(128) _V[0..31];
```

### 5.623 shared/functions/sysregisters/SPSR

```
// SPSR[] - non-assignment form
2
3
  bits(32) SPSR[]
     bits(32) result;
     case PSTATE.EL of
       10
11
     return result;
12
13
  // SPSR[] - assignment form
15
  SPSR[] = bits(32) value
16
   17
18
20
2.1
```

### 5.624 shared/functions/system/ArchVersion

```
1 enumeration ArchVersion {
2     ARMv8p0
3     , ARMv8p1
4     , ARMv8p2
5 };
```

## 5.625 shared/functions/system/ClearEventRegister

## 5.626 shared/functions/system/ClearPendingPhysicalSError

```
1 // Clear a pending physical SError interrupt
2 ClearPendingPhysicalSError();
```

# ${\bf 5.627 \quad shared/functions/system/Clear Pending Virtual SError}$

```
1 // Clear a pending virtual SError interrupt
2 ClearPendingVirtualSError();
```

#### 5.628 shared/functions/system/ConditionHolds

```
// ConditionHolds()
 3
     // Return TRUE iff COND currently holds
     boolean ConditionHolds(bits(4) cond)
           // Evaluate base condition.
            case cond<3:1> of
               when '000' result = (PSTATE.Z == '1');
when '001' result = (PSTATE.C == '1');
when '010' result = (PSTATE.N == '1');
 9
                                                                                                                         // CS or CC
                                                                                                                         // MI or PL
10
                 when '011' result = (PSTATE.V == '1');
                                                                                                                         // VS or VC
11
                 when '011' result = (PSTATE.V == '1');
when '100' result = (PSTATE.C == '1' && PSTATE.Z == '0');
when '101' result = (PSTATE.N == PSTATE.V);
when '110' result = (PSTATE.N == PSTATE.V && PSTATE.Z == '0');
when '111' result = TRUE;
                                                                                                                        // HI or LS
12
14
                                                                                                                        \ensuremath{//} GT or LE
15
16
         // Condition flag values in the set '111x' indicate always true
17
         // Otherwise, invert condition if necessary.

if cond<0> == '1' && cond != '1111' then
                result = !result;
         return result:
```

#### 5.629 shared/functions/system/ConsumptionOfSpeculativeDataBarrier

```
1 ConsumptionOfSpeculativeDataBarrier();
```

#### 5.630 shared/functions/system/CurrentInstrSet

# 5.631 shared/functions/system/EL0

```
1 constant bits(2) EL3 = '11';
2 constant bits(2) EL2 = '10';
3 constant bits(2) EL1 = '01';
4 constant bits(2) EL0 = '00';
```

## 5.632 shared/functions/system/EL2Enabled

## 5.633 shared/functions/system/ELFromSPSR

```
// ELFromSPSR()
    // Convert an SPSR value encoding to an Exception level.
    // Returns (valid,EL):
// 'valid' is TRUE if 'spsr<4:0>' encodes a valid mode for the current state.
// 'EL' is the Exception level decoded from 'spsr'.
6
    (boolean,bits(2)) ELFromSPSR(bits(32) spsr)
       if spsr<4> == '0' then
                                                         // AArch64 state
11
             el = spsr<3:2>;
             if HighestELUsingAArch32() then
12
                                                        // No AArch64 support
                 valid = FALSE;
13
             elsif !HaveEL(el) then
                                                         // Exception level not implemented
14
                 valid = FALSE;
15
             elsif spsr<1> == '1' then
                                                         // M[1] must be 0
17
                 valid = FALSE;
             elsif el == ELO && spsr<0> == '1' then // for ELO, M[0] must be 0
18
19
                 valid = FALSE:
20
             elsif el == EL2 && HaveEL(EL3) && SCR_EL3.NS == '0' then
                 valid = FALSE;
                                                         // EL2 only valid in Non-secure state
23
                 valid = TRUE;
24
25
             valid = FALSE;
26
27
        if !valid then el = bits(2) UNKNOWN;
28
        return (valid, el);
```

#### 5.634 shared/functions/system/ELIsInHost

## 5.635 shared/functions/system/ELStateUsingAArch32

## 5.636 shared/functions/system/ELStateUsingAArch32K

```
// ELStateUsingAArch32K()
3
        // Returns (known, aarch32):
// 'known' is FALSE for ELO if the current Exception level is not ELO and EL1 is using AArch64, since it cannot determine the state of TVA
    (boolean, boolean) ELStateUsingAArch32K(bits(2) el, boolean secure)
                        using AArch64, since it cannot determine the state of ELO; TRUE otherwise.
             'aarch32' is TRUE if the specified Exception level is using AArch32; FALSE otherwise.
        if !HaveAArch32EL(el) then
10
             return (TRUE, FALSE);
                                                            // Exception level is using AArch64
        elsif HighestELUsingAArch32() then
11
           return (TRUE, TRUE);
                                                           // Highest Exception level, and therefore all levels
12
                  →are using AArch32
       elsif el == HighestEL() then
13
                                                            // This is highest Exception level, so is using AArch64
14
            return (TRUE, FALSE);
16
        // Remainder of function deals with the interprocessing cases when highest Exception level is using
              →AArch64
17
    boolean aarch32 = boolean UNKNOWN;
```

```
boolean known = TRUE;
20
21
       aarch32_below_el3 = HaveEL(EL3) && SCR_EL3.RW == '0';
22
23
       aarch32_at_el1 = (aarch32_below_el3 || (HaveEL(EL2) && !secure && HCR_EL2.RW == '0' &&
                                           24
      if el == ELO && !aarch32 at el1 then
                                              // Only know if ELO using AArch32 from PSTATE
          if PSTATE.EL == ELO then
              aarch32 = PSTATE.nRW == '1';
                                              // ELO controlled by PSTATE
27
28
             known = FALSE;
                                               // ELO state is UNKNOWN
29
           aarch32 = (aarch32_below_el3 && el != EL3) || (aarch32_at_el1 && el IN {EL1,EL0});
31
       if !known then aarch32 = boolean UNKNOWN;
       return (known, aarch32);
```

### 5.637 shared/functions/system/ELUsingAArch32

```
1  // ELUsingAArch32()
2  // ============
3
4  boolean ELUsingAArch32(bits(2) el)
5  return ELStateUsingAArch32(el, IsSecureBelowEL3());
```

### 5.638 shared/functions/system/ELUsingAArch32K

```
1  // ELUsingAArch32K()
2  // ===========
3
4  (boolean, boolean) ELUsingAArch32K(bits(2) el)
5  return ELStateUsingAArch32K(el, IsSecureBelowEL3());
```

### 5.639 shared/functions/system/EndOfInstruction

```
1 // Terminate processing of the current instruction.
2 EndOfInstruction();
```

## 5.640 shared/functions/system/EnterLowPowerState

```
1 // PE enters a low-power state
2 EnterLowPowerState();
```

## 5.641 shared/functions/system/EventRegister

```
l bits(1) EventRegister;
```

## 5.642 shared/functions/system/GetPSRFromPSTATE

```
13     if HaveSSBExt() then spsr<12> = PSTATE.SSBS;
14     spsr<9:6> = PSTATE.<D,A,I,F>;
15     spsr<4> = PSTATE.nRW;
16     spsr<3:2> = PSTATE.EL;
17     spsr<0> = PSTATE.SP;
18     return spsr;
```

#### 5.643 shared/functions/system/HasArchVersion

#### 5.644 shared/functions/system/HaveAArch32EL

```
// HaveAArch32EL()
   boolean HaveAArch32EL(bits(2) el)
       // Return TRUE if Exception level 'el' supports AArch32 in this implementation
if !HaveEL(el) then
                                             // The Exception level is not implemented
           return FALSE;
       elsif !HaveAnyAArch32() then
            return FALSE;
                                             // No Exception level can use AArch32
10
      elsif HighestELUsingAArch32() then
11
           return TRUE;
                                              // All Exception levels are using AArch32
      elsif el == HighestEL() then
12
           return FALSE;
                                             // The highest Exception level is using AArch64
       elsif el == ELO then
           return TRUE;
                                              // ELO must support using AArch32 if any AArch32
16
        return boolean IMPLEMENTATION_DEFINED;
```

## 5.645 shared/functions/system/HaveAnyAArch32

```
1  // HaveAnyAArch32()
2  // ============
3  // Return TRUE if AArch32 state is supported at any Exception level
4  
5  boolean HaveAnyAArch32()
6   return boolean IMPLEMENTATION_DEFINED;
```

## 5.646 shared/functions/system/HaveAnyAArch64

## 5.647 shared/functions/system/HaveEL

### 5.648 shared/functions/system/HaveELUsingSecurityState

```
1
   // HaveELUsingSecurityState()
2
    // Returns TRUE if Exception level 'el' with Security state 'secure' is supported,
3
   // FALSE otherwise.
6 boolean HaveELUsingSecurityState(bits(2) el, boolean secure)
8
        case el of
9
            when EL3
10
               assert secure;
               return HaveEL (EL3);
11
           when EL2
               return !secure && HaveEL(EL2);
14
            otherwise
15
              return (HaveEL(EL3) ||
                        (secure == boolean IMPLEMENTATION_DEFINED "Secure-only implementation"));
```

### 5.649 shared/functions/system/HaveFP16Ext

```
1  // HaveFP16Ext()
2  // =========
3  // Return TRUE if FP16 extension is supported
4
4
5  boolean HaveFP16Ext()
6  return boolean IMPLEMENTATION_DEFINED;
```

#### 5.650 shared/functions/system/HighestEL

```
1  // HighestEL()
2  // =========
3  // Returns the highest implemented Exception level.
4
5  bits(2) HighestEL()
6    if HaveEL(EL3) then
7        return EL3;
8    elsif HaveEL(EL2) then
9        return EL2;
10    else
11    return EL1;
```

## 5.651 shared/functions/system/HighestELUsingAArch32

## 5.652 shared/functions/system/Hint\_Yield

```
1 // Provides a hint that the task performed by a thread is of low
2 // importance so that it could yield to improve overall performance.
3 Hint_Yield();
```

## 5.653 shared/functions/system/IllegalExceptionReturn

```
boolean IllegalExceptionReturn(bits(32) spsr)
          // Check for illegal return:
               * To an unimplemented Exception level.
                * To EL2 in Secure state.
               * To ELO using AArch64 state, with SPSR.M[0]==1.
              * To AArch64 state with SPSR.M[1]==1.

* To AArch32 state with an illegal value of SPSR.M.
10
11
          (valid, target) = ELFromSPSR(spsr);
          if !valid then return TRUE;
14
          // Check for return to higher Exception level
if UInt(target) > UInt(PSTATE.EL) then return TRUE;
15
16
17
          spsr_mode_is_aarch32 = (spsr<4> == '1');
19
20
          // Check for illegal return:
21
22
               \,\star\, To EL1, EL2 or EL3 with register width specified in the SPSR different from the
                  Execution state used in the Exception level being returned to, as determined by the SCR_EL3.RW or HCR_EL2.RW bits, or as configured from reset.
23
24
               * To ELO using AArch64 state when EL1 is using AArch32 state as determined by the
25
                  SCR_EL3.RW or HCR_EL2.RW bits or as configured from reset.
26
27
               * To AArch64 state from AArch32 state (should be caught by above)
          (known, target_el_is_aarch32) = ELUsingAArch32K(target);
assert known || (target == ELO && !ELUsingAArch32(EL1));
29
          if known && spsr_mode_is_aarch32 != target_el_is_aarch32 then return TRUE;
           // Check for illegal return from AArch32 to AArch64
          if UsingAArch32() && !spsr_mode_is_aarch32 then return TRUE;
          // Check for illegal return to EL1 in Non-secure state when HCR.TGE is set if HaveEL(EL2) && target == EL1 && !IsSecureBelowEL3() && HCR_EL2.TGE == '1' then return TRUE;
35
          return FALSE;
```

### 5.654 shared/functions/system/InstrSet

```
1 enumeration InstrSet {InstrSet_A64, InstrSet_A32, InstrSet_T32};
```

### 5.655 shared/functions/system/InstructionSynchronizationBarrier

```
1 InstructionSynchronizationBarrier();
```

## 5.656 shared/functions/system/InterruptPending

```
1  // InterruptPending()
2  // ============
3  // Return TRUE if there are any pending physical or virtual interrupts, and FALSE otherwise
4
5  boolean InterruptPending()
6  return IsPhysicalSErrorPending() || IsVirtualSErrorPending();
```

## 5.657 shared/functions/system/lsEventRegisterSet

## 5.658 shared/functions/system/IsHighestEL

```
5 boolean IsHighestEL(bits(2) el)
6 return HighestEL() == el;
```

#### 5.659 shared/functions/system/IsInHost

```
1  // IsInHost()
2  // ========
3
4  boolean IsInHost()
5  return ELIsInHost(PSTATE.EL);
```

### 5.660 shared/functions/system/IsPhysicalSErrorPending

```
1  // Return TRUE if a physical SError interrupt is pending
2  boolean IsPhysicalSErrorPending();
```

#### 5.661 shared/functions/system/IsSecure

```
1  // IsSecure()
2  // ========
3  // Returns TRUE if current Exception level is in Secure state.
4
4
5  boolean IsSecure()
6    if HaveEL(EL3) && !UsingAArch32() && PSTATE.EL == EL3 then
7         return TRUE;
8    elsif HaveEL(EL3) && UsingAArch32() && PSTATE.M == M32_Monitor then
9         return TRUE;
10    return IsSecureBelowEL3();
```

### 5.662 shared/functions/system/IsSecureBelowEL3

```
// IsSecureBelowEL3()
2
    // Return TRUE if an Exception level below EL3 is in Secure state
    \ensuremath{//} or would be following an exception return to that level.
5
    // Differs from IsSecure in that it ignores the current EL or Mode
    // in considering security state.
// That is, if at AArch64 EL3 or in AArch32 Monitor mode, whether an
    // exception return would pass to Secure or Non-secure state.
10
11
    boolean IsSecureBelowEL3()
12
       if HaveEL(EL3) then
13
            return SCR_GEN[].NS == '0';
        elsif HaveEL(EL2) then
15
            return FALSE;
16
        else
            // TRUE if processor is Secure or FALSE if Non-secure.
17
            return boolean IMPLEMENTATION_DEFINED "Secure-only implementation";
```

## 5.663 shared/functions/system/IsVirtualSErrorPending

```
1 // Return TRUE if a virtual SError interrupt is pending
2 boolean IsVirtualSErrorPending();
```

# 5.664 shared/functions/system/Mode\_Bits

```
1 constant bits(5) M32_User = '10000';
2 constant bits(5) M32_FIQ = '10001';
3 constant bits(5) M32_IRQ = '10010';
```

```
4 constant bits(5) M32_Svc = '10011';
5 constant bits(5) M32_Monitor = '10110';
6 constant bits(5) M32_Abort = '10111';
7 constant bits(5) M32_Hyp = '11010';
8 constant bits(5) M32_Undef = '11011';
9 constant bits(5) M32_System = '11111';
```

### 5.665 shared/functions/system/PSTATE

```
1 ProcState PSTATE;
```

### 5.666 shared/functions/system/PrivilegeLevel

```
1 enumeration PrivilegeLevel {PL3, PL2, PL1, PL0};
```

#### 5.667 shared/functions/system/ProcState

```
type ProcState is (
        bits (1) N,
                           // Negative condition flag
                           // Zero condition flag
        bits (1) Z,
                           // Carry condition flag
        bits (1) C,
        bits (1) V,
                            // oVerflow condition flag
        bits (1) D,
                           // Debug mask bit
                                                                   [AArch64 only]
                           // SError interrupt mask bit
        bits (1) A,
                           // IRQ mask bit
        bits (1) I,
        bits (1) F,
                           // FIQ mask bit
10
        bits (1) PAN,
                           // Privileged Access Never Bit
        bits (1) UAO,
                           // User Access Override
                                                                    [v8.2]
12
        bits (1) C64,
                            // Current instruction set state
                                                                   [Morello only]
                           // Software step bit
// Illegal Execution state bit
13
        bits (1) SS,
        bits (1) IL,
14
15
        bits (2) EL,
                           // Exception Level
        bits (1) nRW,
                           // not Register Width: 0=64, 1=32
17
        bits (1) SP,
                            // Stack pointer select: 0=SPO, 1=SPx [AArch64 only]
                                                                [AArch32 only]
                            // Cumulative saturation flag
18
        bits (1) Q,
                           // Greater than or Equal flags
// Speculative Store Bypass Safe
19
        bits (4) GE,
                                                                   [AArch32 only]
20
       bits (1) SSBS,
       bits (8) IT,
                           // If-then bits, RESO in CPSR
                                                                   [AArch32 only]
22
        bits (1) J,
                            // J bit, RES0
                                                                   [AArch32 only, RESO in SPSR and CPSR]
23
        bits (1) T,
                            // T32 bit, RESO in CPSR
                                                                   [AArch32 only]
        bits (1) E,
                                                                   [AArch32 only
24
                            // Endianness bit
25
                            // Mode field
        bits (5) M
                                                                   [AArch32 only]
```

## 5.668 shared/functions/system/SCRType

```
1 type SCRType;
```

## 5.669 shared/functions/system/SCR\_GEN

## 5.670 shared/functions/system/SendEvent

```
1 // Signal an event to all PEs in a multiprocessor system to set their Event Registers.
2 // When a PE executes the SEV instruction, it causes this function to be executed
3 SendEvent();
```

#### 5.671 shared/functions/system/SendEventLocal

```
// SendEventLocal()
// ==========
1
2
   // Set the local Event Register of this PE.
   // When a PE executes the SEVL instruction, it causes this function to be executed
   SendEventLocal()
        EventRegister = '1';
        return;
```

#### 5.672 shared/functions/system/SetPSTATEFromPSR

```
// SetPSTATEFromPSR()
 1
    // Set PSTATE based on a PSR value
    SetPSTATEFromPSR(bits(32) spsr)
        PSTATE.SS = DebugExceptionReturnSS(spsr);
if IllegalExceptionReturn(spsr) then
             PSTATE.IL = '1';
             if HaveSSBSExt() then PSTATE.SSBS = bit UNKNOWN;
             // PSTATE.C64 is unchanged if access to Morello is trapped at the target EL.
11
             if HaveCapabilitiesExt() && !IsAccessToCapabilitiesEnabledAtEL(PSTATE.EL) then
12
                 PSTATE.C64 = '0';
13
             // State that is reinstated only on a legal exception return
14
             PSTATE.IL = spsr<20>;
15
             PSTATE.nRW = '0';
             PSTATE.EL = spsr<3:2>;
PSTATE.SP = spsr<0>;
18
             if HaveSSBSExt() then PSTATE.SSBS = spsr<12>;
19
20
             if HaveCapabilitiesExt() then
21
                 if IsAccessToCapabilitiesEnabledAtEL(PSTATE.EL) then
                      PSTATE.C64 = spsr<26>;
23
24
25
                      PSTATE.C64 = '0';
26
        // If PSTATE.IL is set, it is CONSTRAINED UNPREDICTABLE whether the T bit is set to zero or
        // copied from SPSR.
if PSTATE.IL == '1' && PSTATE.nRW == '1' then
27
             if ConstrainUnpredictableBool(Unpredictable_ILZEROT) then spsr<5> = '0';
30
        // State that is reinstated regardless of illegal exception return PSTATE.<N,Z,C,V> = spsr<31:28>;
31
32
33
        if HavePANExt() then PSTATE.PAN = spsr<22>;
         if HaveUAOExt() then PSTATE.UAO = spsr<23>;
         PSTATE.<D,A,I,F> = spsr<9:6>;
```

## 5.673 shared/functions/system/ShouldAdvancelT

```
boolean ShouldAdvanceIT;
```

## 5.674 shared/functions/system/SpeculationBarrier

```
1 SpeculationBarrier();
```

## 5.675 shared/functions/system/SynchronizeContext

```
1 SynchronizeContext();
```

## 5.676 shared/functions/system/SynchronizeErrors

```
1 // Implements the error synchronization event.
2 SynchronizeErrors();
```

#### 5.677 shared/functions/system/TakeUnmaskedPhysicalSErrorInterrupts

```
1 // Take any pending unmasked physical SError interrupt
2 TakeUnmaskedPhysicalSErrorInterrupts(boolean iesb_req);
```

#### 5.678 shared/functions/system/TakeUnmaskedSErrorInterrupts

```
1  // Take any pending unmasked physical SError interrupt or unmasked virtual SError
2  // interrupt.
3  TakeUnmaskedSErrorInterrupts();
```

#### 5.679 shared/functions/system/ThisInstr

```
1 bits(32) ThisInstr();
```

#### 5.680 shared/functions/system/ThisInstrLength

```
1 integer ThisInstrLength();
```

#### 5.681 shared/functions/system/Unreachable

```
1 Unreachable()
2 assert FALSE;
```

## 5.682 shared/functions/system/UsingAArch32

# 5.683 shared/functions/system/WaitForEvent

## 5.684 shared/functions/system/WaitForInterrupt

#### 5.685 shared/functions/unpredictable/ConstrainUnpredictable

```
// ConstrainUnpredictable()
2
    // Return the appropriate Constraint result to control the caller's behavior. The return value
    // is IMPLEMENTATION DEFINED within a permitted list for each UNPREDICTABLE case.
    // (The permitted list is determined by an assert or case statement at the call site.)
    // NOTE: This version of the function uses an Unpredictable argument to define the call site.
    // This argument does not appear in the version used in the Armv8 Architecture Reference Manual.
    // The extra argument is used here to allow this example definition. This is an example only and // does not imply a fixed implementation of these behaviors. Indeed the intention is that it should
10
    // be defined by each implementation, according to its implementation choices.
11
13
    Constraint ConstrainUnpredictable (Unpredictable which)
14
        case which of
15
            when Unpredictable_WBOVERLAPLD
16
                return Constraint WBSUPPRESS: // return loaded value
17
            when Unpredictable_WBOVERLAPST
18
                return Constraint_NONE;
                                               // store pre-writeback value
19
            when Unpredictable_LDPOVERLAP
20
                return Constraint_UNDEF;
                                               // instruction is UNDEFINED
21
22
            when Unpredictable_BASEOVERLAP
                return Constraint NONE;
                                               // use original address
23
            when Unpredictable DATAOVERLAP
                return Constraint_NONE;
                                               // store original value
25
            when Unpredictable_DEVPAGE2
26
                return Constraint_FAULT;
                                               // take an alignment fault
27
28
            when Unpredictable_INSTRDEVICE
                return Constraint NONE;
                                               // Do not take a fault
29
            when Unpredictable RESCPACE
30
                                               // Map to UNKNOWN value
                return Constraint_UNKNOWN;
             when Unpredictable_RESMAIR
32
                return Constraint_UNKNOWN;
                                               // Map to UNKNOWN value
33
34
            when Unpredictable_RESTEXCB
                return Constraint_UNKNOWN;
                                               // Map to UNKNOWN value
35
            when Unpredictable_RESDACR
36
                return Constraint_UNKNOWN;
                                               // Map to UNKNOWN value
            when Unpredictable_RESPRRR
38
                return Constraint_UNKNOWN;
                                               // Map to UNKNOWN value
39
            when Unpredictable_RESVTCRS
40
                 return Constraint_UNKNOWN;
                                               // Map to UNKNOWN value
41
            when Unpredictable_RESTnSZ
42
                return Constraint FORCE;
                                               // Map to the limit value
             when Unpredictable_LARGEIPA
44
                return Constraint_FORCE;
                                               // Restrict the inputsize to the PAMax value
45
             when Unpredictable_ESRCONDPASS
46
                return Constraint_FALSE;
                                               // Report as "AL"
47
            when Unpredictable_ILZEROIT
48
                return Constraint FALSE;
                                               // Do not zero PSTATE.IT
             when Unpredictable_ILZEROT
                return Constraint_FALSE;
                                               // Do not zero PSTATE.T
51
            when Unpredictable_BPVECTORCATCHPRI
52
53
54
                 return Constraint_TRUE;
                                               // Debug Vector Catch: match on 2nd halfword
            when Unpredictable VCMATCHHALF
                                               // No match
                return Constraint FALSE:
             when Unpredictable_VCMATCHDAPA
                return Constraint_FALSE;
                                               // No match on Data Abort or Prefetch abort
57
             when Unpredictable_WPMASKANDBAS
58
59
                return Constraint_FALSE;
                                               // Watchpoint disabled
            \textbf{when} \ \texttt{Unpredictable\_WPBASCONTIGUOUS}
60
                return Constraint FALSE:
                                               // Watchpoint disabled
61
            when Unpredictable RESWPMASK
                return Constraint_DISABLED; // Watchpoint disabled
             when Unpredictable_WPMASKEDBITS
                return Constraint_FALSE;
                                               // Watchpoint disabled
65
            when Unpredictable_RESBPWPCTRL
66
                return Constraint DISABLED; // Breakpoint/watchpoint disabled
67
             when Unpredictable BPNOTIMPL
                 return Constraint_DISABLED; // Breakpoint disabled
```

```
when Unpredictable RESBPTYPE
               return Constraint_DISABLED; // Breakpoint disabled
71
           when Unpredictable_BPNOTCTXCMP
72
73
74
               return Constraint_DISABLED; // Breakpoint disabled
           when Unpredictable_BPMATCHHALF
                                           // No match
              return Constraint_FALSE;
75
           when Unpredictable_BPMISMATCHHALF
76
                                          // No match
              return Constraint FALSE;
           when Unpredictable_RESTARTALIGNPC
78
79
80
              return Constraint_FALSE;
                                          // Do not force alignment
           when Unpredictable_RESTARTZEROUPPERPC
               return Constraint_TRUE;
                                          // Force zero extension
81
           when Unpredictable ZEROUPPER
82
              return Constraint TRUE;
                                           // zero top halves of X registers
           when Unpredictable_ERETZEROUPPERPC
84
              return Constraint_TRUE;
                                          // zero top half of PC \,
85
           when Unpredictable_A32FORCEALIGNPC
86
              return Constraint_FALSE;  // Do not force alignment
87
           when Unpredictable_SMD
88
              return Constraint_UNDEF;
                                          // disabled SMC is Unallocated
           when Unpredictable_AFUPDATE
                                          // AF update for alignment or permission fault
              return Constraint_TRUE;
91
           when Unpredictable_IESBinDebug // Use SCTLR[].IESB in Debug state
92
               return Constraint_TRUE;
93
                                          // Bad settings for PMSFCR EL1/PMSEVFR EL1/PMSLATFR EL1
           when Unpredictable_BADPMSFCR
94
              return Constraint TRUE:
           when Unpredictable_CLEARERRITEZERO // Clearing sticky errors when instruction in flight
              return Constraint_FALSE;
           when Unpredictable_LINKTRANSFEROVERLAPLD // Link/transfer register overlap (load)
98
              return Constraint_UNKNOWN;
           return Constraint UNKNOWN;
```

#### 5.686 shared/functions/unpredictable/ConstrainUnpredictableBits

```
// ConstrainUnpredictableBits()
3
    // This is a variant of ConstrainUnpredictable for when the result can be Constraint_UNKNOWN.
    // If the result is Constraint_UNKNOWN then the function also returns UNKNOWN value, but that
    // value is always an allocated value; that is, one for which the behavior is not itself
    // CONSTRAINED.
    // NOTE: This version of the function uses an Unpredictable argument to define the call site.
10
      This argument does not appear in the version used in the Armv8 Architecture Reference Manual.
    // See the NOTE on ConstrainUnpredictable() for more information.
13
    // This is an example placeholder only and does not imply a fixed implementation of the bits part
14
    // of the result, and may not be applicable in all cases
15
    (Constraint, bits (width)) ConstrainUnpredictableBits (Unpredictable which)
16
        c = ConstrainUnpredictable(which);
19
20
       if c == Constraint_UNKNOWN then
21
            return (c, Zeros(width));
                                                // See notes: this is an example implementation only
22
        else
            return (c, bits(width) UNKNOWN); // bits result not used
```

## 5.687 shared/functions/unpredictable/ConstrainUnpredictableBool

```
// ConstrainUnpredictableBool()
   // This is a simple wrapper function for cases where the constrained result is either TRUE or FALSE.
    // NOTE: This version of the function uses an Unpredictable argument to define the call site.
    // This argument does not appear in the version used in the Armv8 Architecture Reference Manual.
   // See the NOTE on ConstrainUnpredictable() for more information.
   boolean ConstrainUnpredictableBool(Unpredictable which)
12
        c = ConstrainUnpredictable(which);
13
        assert c IN {Constraint_TRUE, Constraint_FALSE};
       return (c == Constraint TRUE);
```

#### 5.688 shared/functions/unpredictable/ConstrainUnpredictableInteger

```
// ConstrainUnpredictableInteger()
2
3
   // This is a variant of ConstrainUnpredictable for when the result can be Constraint_UNKNOWN. If
   // the result is Constraint_UNKNOWN then the function also returns an UNKNOWN value in the range
   // low to high, inclusive.
   // NOTE: This version of the function uses an Unpredictable argument to define the call site.
   // This argument does not appear in the version used in the Armv8 Architecture Reference Manual.
10
   // See the NOTE on ConstrainUnpredictable() for more information.
11
12
   // This is an example placeholder only and does not imply a fixed implementation of the integer part
14
15
   (Constraint, integer) ConstrainUnpredictableInteger(integer low, integer high, Unpredictable which)
16
       c = ConstrainUnpredictable(which);
17
       if c == Constraint_UNKNOWN then
20
           return (c, low);
                                         // See notes; this is an example implementation only
2.1
       else
```

### 5.689 shared/functions/unpredictable/Constraint

```
enumeration Constraint {// General
2
                               Constraint_NONE,
                                                              // Instruction executes with
3
                                                                 no change or side-effect to its described
                                                                  →behavior
                               Constraint_UNKNOWN,
                                                              // Destination register has UNKNOWN value
                               Constraint_UNDEF,
                                                              // Instruction is UNDEFINED
                               Constraint_UNDEFEL0,
                                                              // Instruction is UNDEFINED at ELO only
                               Constraint_NOP,
                                                              // Instruction executes as NOP
                               Constraint_TRUE,
                               Constraint FALSE,
10
                               Constraint DISABLED,
11
                               Constraint_UNCOND,
                                                              // Instruction executes unconditionally
                               Constraint_COND,
                                                              // Instruction executes conditionally
                               Constraint_ADDITIONAL_DECODE, // Instruction executes with additional decode
13
14
                                // Load-store
                               Constraint_WBSUPPRESS, Constraint_FAULT,
15
16
                                // IPA too large
                               Constraint_FORCE, Constraint_FORCENOSLCHECK};
```

## 5.690 shared/functions/unpredictable/Unpredictable

```
enumeration Unpredictable {// Writeback/transfer register overlap (load)
                                Unpredictable_WBOVERLAPLD,
                                // Writeback/transfer register overlap (store)
                                Unpredictable_WBOVERLAPST,
                                 // Load Pair transfer register overlap
                                Unpredictable_LDPOVERLAP,
                                 // Store-exclusive base/status register overlap
8
                                Unpredictable BASEOVERLAP,
                                 // Store-exclusive data/status register overlap
                                Unpredictable_DATAOVERLAP,
11
                                   Load-store alignment checks
12
                                Unpredictable_DEVPAGE2,
13
                                 // Instruction fetch from Device memory
                                Unpredictable INSTRDEVICE,
14
15
                                // Reserved CPACR value
16
                                Unpredictable_RESCPACR,
                                 // Reserved MAIR value
18
                                Unpredictable_RESMAIR,
19
                                 // Reserved TEX:C:B value
20
                                Unpredictable_RESTEXCB,
21
                                 // Reserved PRRR value
22
                                Unpredictable_RESPRRR,
23
                                  Reserved DACR field
24
25
                                Unpredictable_RESDACR,
                                // Reserved VTCR.S value
```

```
Unpredictable RESVTCRS.
                                 // Reserved TCR.TnSZ value
28
                                 Unpredictable_RESTnSZ,
29
30
                                    IPA size exceeds PA size
                                 Unpredictable_LARGEIPA,
31
                                 // Syndrome for a known-passing conditional A32 instruction
                                 Unpredictable_ESRCONDPASS,
32
33
                                 // Illegal State exception: zero PSTATE.IT
                                 Unpredictable_ILZEROIT,
35
                                 // Illegal State exception: zero PSTATE.T
36
                                 Unpredictable_ILZEROT,
37
38
                                 // Debug: prioritization of Vector Catch
                                 Unpredictable_BPVECTORCATCHPRI,
39
                                 // Debug Vector Catch: match on 2nd halfword
                                 Unpredictable_VCMATCHHALF,
                                   Debug Vector Catch: match on Data Abort or Prefetch abort
42
                                 Unpredictable_VCMATCHDAPA,
43
                                 // Debug watchpoints: non-zero MASK and non-ones BAS
44
                                 Unpredictable_WPMASKANDBAS,
45
                                 // Debug watchpoints: non-contiguous BAS
                                 Unpredictable_WPBASCONTIGUOUS,
47
                                 // Debug watchpoints: reserved MASK
48
                                 Unpredictable_RESWPMASK,
49
                                 // Debug watchpoints: non-zero MASKed bits of address
50
                                 Unpredictable_WPMASKEDBITS,
51
                                 // Debug breakpoints and watchpoints: reserved control bits
                                 Unpredictable_RESBPWPCTRL,
53
                                   Debug breakpoints: not implemented
                                 Unpredictable_BPNOTIMPL,
55
56
                                   Debug breakpoints: reserved type
                                 Unpredictable_RESBPTYPE,
57
                                 // Debug breakpoints: not-context-aware breakpoint
58
                                 Unpredictable BPNOTCTXCMP,
                                 // Debug breakpoints: match on 2nd halfword of instruction
60
                                 Unpredictable_BPMATCHHALF,
61
                                 // Debug breakpoints: mismatch on 2nd halfword of instruction
62
                                 Unpredictable_BPMISMATCHHALF,
63
                                 // Debug: restart to a misaligned AArch32 PC value
                                 Unpredictable_RESTARTALIGNPC,
64
                                 // Debug: restart to a not-zero-extended AArch32 PC value
                                 Unpredictable_RESTARTZEROUPPERPC,
                                    Zero top 32 bits of X registers in AArch32 state
67
                                 Unpredictable_ZEROUPPER,
// Zero top 32 bits of PC on illegal return to AArch32 state
68
69
70
                                 Unpredictable_ERETZEROUPPERPC,
71
                                 // Force address to be aligned when interworking branch to A32 state
72
73
74
75
76
                                 Unpredictable_A32FORCEALIGNPC,
                                 // SMC disabled
                                 Unpredictable_SMD,
                                 // Access Flag Update by HW Unpredictable_AFUPDATE,
77
                                 // Consider SCTLR[].IESB in Debug state
78
                                 Unpredictable_IESBinDebug,
                                    Bad settings for PMSFCR_EL1/PMSEVFR_EL1/PMSLATFR_EL1
79
80
                                 Unpredictable_BADPMSFCR,
81
                                 // Link/transfer register overlap (load)
                                 Unpredictable_LINKTRANSFEROVERLAPLD,
82
83
                                 // Link/base register overlap (load)
84
                                 Unpredictable_LINKBASEOVERLAPLD,
85
                                 // Clearing DCC/ITR sticky flags when instruction is in flight
86
                                 Unpredictable_CLEARERRITEZERO);
```

## 5.691 shared/functions/vector/AdvSIMDExpandImm

```
// AdvSIMDExpandImm()
   bits(64) AdvSIMDExpandImm(bit op, bits(4) cmode, bits(8) imm8)
        case cmode<3:1> of
6
            when '000'
               imm64 = Replicate(Zeros(24):imm8, 2);
            when '001'
8
               imm64 = Replicate(Zeros(16):imm8:Zeros(8), 2);
10
                imm64 = Replicate(Zeros(8):imm8:Zeros(16), 2);
12
            when '011'
13
                imm64 = Replicate(imm8:Zeros(24), 2);
            when '100'
14
                imm64 = Replicate(Zeros(8):imm8, 4);
```

```
when '101'
                   imm64 = Replicate(imm8:Zeros(8), 4);
               when '110'
19
                    if cmode<0> == '0' then
20
21
                        imm64 = Replicate(Zeros(16):imm8:Ones(8), 2);
22
                        imm64 = Replicate(Zeros(8):imm8:Ones(16), 2);
               when '111'
24
                    if cmode<0> == '0' && op == '0' then
                    imm64 = Replicate(imm8, 8);
if cmode<0> == '0' && op == '1' then
25
26
                         imm8a = Replicate(imm8<7>, 8); imm8b = Replicate(imm8<6>, 8);
imm8c = Replicate(imm8<5>, 8); imm8d = Replicate(imm8<4>, 8);
27
28
                         imm8c = Replicate(imm8<3>, 8); imm8f = Replicate(imm8<2>, 8);
imm8g = Replicate(imm8<1>, 8); imm8h = Replicate(imm8<0>, 8);
29
31
                         imm64 = imm8a:imm8b:imm8c:imm8d:imm8e:imm8f:imm8g:imm8h;
                    if cmode<0> == '1' && op == '0' then
32
33
                         imm32 = imm8<7>:NOT(imm8<6>):Replicate(imm8<6>,5):imm8<5:0>:Zeros(19);
                    imm64 = Replicate(imm32, 2);
if cmode<0> == '1' && op == '1' then
34
35
                         if UsingAArch32() then ReservedEncoding();
                         imm64 = imm8<7>:NOT(imm8<6>):Replicate(imm8<6>,8):imm8<5:0>:Zeros(48);
38
          return imm64;
```

#### 5.692 shared/functions/vector/MatMulAdd

```
// MatMulAdd()
    // Signed or unsigned 8-bit integer matrix multiply and add to 32-bit integer matrix
    // \text{ result}[2, 2] = \text{addend}[2, 2] + (op1[2, 8] * op2[8, 2])
    bits(N) MatMulAdd(bits(N) addend, bits(N) op1, bits(N) op2, boolean op1_unsigned, boolean op2_unsigned)
        assert N == 128;
10
        bits(N) result;
        bits(32) sum;
11
12
        integer prod;
14
        for i = 0 to 1
15
            for j = 0 to 1
16
                 sum = Elem[addend, 2*i + j, 32];
17
                 for k = 0 to 7
                     prod = Int(Elem[op1, 8*i + k, 8], op1_unsigned) * Int(Elem[op2, 8*j + k, 8], op2_unsigned); sum = sum + prod;
18
20
                 Elem[result, 2*i + j, 32] = sum;
2.1
22
        return result;
```

## 5.693 shared/functions/vector/PolynomialMult

```
// PolynomialMult()
   bits(M+N) PolynomialMult(bits(M) op1, bits(N) op2)
       result = Zeros(M+N);
        extended_op2 = ZeroExtend(op2, M+N);
       for i=0 to M-1
          if op1<i> == '1' then
8
               result = result EOR LSL(extended_op2, i);
10
       return result:
```

#### 5.694 shared/functions/vector/SatQ

```
// SatQ()
2
3
   (bits(N), boolean) SatO(integer i, integer N, boolean unsigned)
       (result, sat) = if unsigned then UnsignedSatQ(i, N) else SignedSatQ(i, N);
      return (result, sat);
```

#### 5.695 shared/functions/vector/SignedSatQ

#### 5.696 shared/functions/vector/UnsignedRSqrtEstimate

```
// UnsignedRSqrtEstimate()
3
   bits(N) UnsignedRSqrtEstimate(bits(N) operand)
        assert N IN {16,32};
if operand<N-1:N-2> == '00' then    // Operands <= 0x3FFFFFFF produce 0xFFFFFFFF</pre>
            result = Ones(N);
            // input is in the range 0x40000000 .. 0xffffffff representing [0.25 .. 1.0)
10
            // estimate is in the range 256 .. 511 representing [1.0 .. 2.0)
11
12
            case N of
                when 16 estimate = RecipSqrtEstimate(UInt(operand<15:7>));
                when 32 estimate = RecipSqrtEstimate(UInt(operand<31:23>));
16
            // result is in the range 0x80000000 .. 0xff800000 representing [1.0 .. 2.0)
17
            result = estimate<8:0> : Zeros(N-9);
      return result;
```

### 5.697 shared/functions/vector/UnsignedRecipEstimate

```
// UnsignedRecipEstimate()
1
    bits(N) UnsignedRecipEstimate(bits(N) operand)
        assert N IN {16,32};
if operand<N-1> == '0' then // Operands <= 0x7FFFFFFF produce 0xFFFFFFFF</pre>
6
            result = Ones(N);
        else
            // input is in the range 0x80000000 .. 0xffffffff representing [0.5 \dots 1.0)
10
            // estimate is in the range 256 to 511 representing [1.0 \dots 2.0)
12
            case N of
                when 16 estimate = RecipEstimate(UInt(operand<15:7>));
13
                when 32 estimate = RecipEstimate(UInt(operand<31:23>));
14
15
             // result is in the range 0x80000000 .. 0xff800000 representing [1.0 .. 2.0)
17
            result = estimate<8:0> : Zeros(N-9);
18
       return result:
```

## 5.698 shared/functions/vector/UnsignedSatQ

#### 5.699 shared/translation/attrs/CanonicalizeMemoryAttributes

```
1
    // CanonicalizeMemoryAttributes()
2
3
    // Canoninicalize the memory attributes for Device and Non-cacheable memory types.
    MemoryAttributes CanonicalizeMemoryAttributes (MemoryAttributes memattrs)
        if memattrs.memtype == MemType_Device then
            memattrs.inner = MemAttrHints UNKNOWN;
memattrs.outer = MemAttrHints UNKNOWN;
8
9
10
            memattrs.shareable = TRUE;
11
            memattrs.outershareable = TRUE;
            memattrs.device = DeviceType UNKNOWN;
13
14
            if memattrs.inner.attrs == MemAttr_NC && memattrs.outer.attrs == MemAttr_NC then
                memattrs.shareable = TRUE;
15
16
                 memattrs.outershareable = TRUE;
17
      return memattrs;
```

#### 5.700 shared/translation/attrs/CombineS1S2AttrHints

```
// CombineS1S2AttrHints()
3
    // Combines cacheability attributes and allocation hints from stage 1 and stage 2
    MemAttrHints CombineS1S2AttrHints(MemAttrHints s1desc, MemAttrHints s2desc)
        MemAttrHints result;
        if s2desc.attrs == '01' || s1desc.attrs == '01' then
  result.attrs = bits(2) UNKNOWN; // Reserved
10
        elsif s2desc.attrs == MemAttr_NC || s1desc.attrs == MemAttr_NC then
11
            result.attrs = MemAttr_NC;
12
                                                 // Non-cacheable
        elsif s2desc.attrs == MemAttr_WT || s1desc.attrs == MemAttr_WT then
13
            result.attrs = MemAttr_WT;
                                                // Write-through
15
16
             result.attrs = MemAttr_WB;
                                                 // Write-back
17
18
        result.hints = s1desc.hints;
19
        result.transient = sldesc.transient;
20
        return result;
```

#### 5.701 shared/translation/attrs/CombineS1S2Device

#### 5.702 shared/translation/attrs/CombineS1S2LCSC

```
1  // CombineS1S2LCSC()
2  // ============
3  // Combine attributes protecting capability tag access
4
```

```
MemoryAttributes CombineS1S2LCSC (MemoryAttributes new_attr, MemoryAttributes s1_attr, MemoryAttributes
         →s2 attr)
6
       new_attr.readtagzero = s1_attr.readtagzero;
8
       \verb"new_attr.readtagfault = s1_attr.readtagfault \&\& !s2_attr.readtagzero;"
9
       new_attr.readtagfaulttgen = s1_attr.readtagfaulttgen;
10
       new_attr.writetagfault = s1_attr.writetagfault || s2_attr.writetagfault;
11
       assert !s1_attr.iss2writetagfault;
       new_attr.iss2writetagfault = !s1_attr.writetagfault && s2_attr.iss2writetagfault;
13
14
       return new_attr;
```

#### 5.703 shared/translation/attrs/LongConvertAttrsHints

```
1
    // LongConvertAttrsHints()
2
    // Convert the long attribute fields for Normal memory as used in the MAIR fields
    // to orthogonal attributes and hints
    MemAttrHints LongConvertAttrsHints(bits(4) attrfield, AccType acctype)
         assert !IsZero(attrfield);
8
         MemAttrHints result;
         if S1CacheDisabled(acctype) then
                                                            // Force Non-cacheable
             result.attrs = MemAttr_NC;
result.hints = MemHint_No;
10
13
             if attrfield<3:2> == '00' then
                                                             // Write-through transient
                  result.attrs = MemAttr_WT;
result.hints = attrfield<1:0>;
14
15
             result.transient = TRUE;
elsif attrfield<3:0> == '0100' then
16
                                                            // Non-cacheable (no allocate)
                  result.hints = MemAttr_NC;
result.hints = MemHint_No;
18
19
20
21
                   result.transient = FALSE;
             elsif attrfield<3:2> == '01' then
                                                             // Write-back transient
                 result.attrs = MemAttr_WB;
23
                  result.hints = attrfield<1:0>;
                  result.transient = TRUE;
25
26
             else
                                                             // Write-through/Write-back non-transient
                  result.attrs = attrfield<3:2>;
result.hints = attrfield<1:0>;
27
28
                  result.transient = FALSE;
         return result;
```

#### 5.704 shared/translation/attrs/S1CacheDisabled

#### 5.705 shared/translation/attrs/S2AttrDecode

```
when '11' memattrs.device = DeviceType_GRE;
        // Normal memory
elsif attr<1:0> != '00' then
19
         memattrs.memtype = MemType_Normal;
memattrs.outer = S2ConvertAttrsHints(attr<3:2>, acctype);
20
21
             memattrs.inner = S2ConvertAttrsHints(attr<1:0>, acctype);
22
            memattrs.shareable = SH<1> == '1';
             memattrs.outershareable = SH == '10';
24
25
26
             memattrs = MemoryAttributes UNKNOWN;
                                                        // Reserved
2.7
       return CanonicalizeMemoryAttributes(memattrs);
```

#### 5.706 shared/translation/attrs/S2CacheDisabled

```
// S2CacheDisabled()
1
   boolean S2CacheDisabled(AccType acctype)
        disable = if acctype == AccType_IFETCH then HCR_EL2.ID else HCR_EL2.CD;
return disable == '1';
```

#### 5.707 shared/translation/attrs/S2ConvertAttrsHints

```
// S2ConvertAttrsHints()
2
   ^{\prime\prime} // Converts the attribute fields for Normal memory as used in stage 2
   // descriptors to orthogonal attributes and hints
   MemAttrHints S2ConvertAttrsHints(bits(2) attr, AccType acctype)
        assert !IsZero(attr);
8
       MemAttrHints result;
10
11
        case attr of
            when '01'
                                                      // Non-cacheable (no allocate)
13
               result.attrs = MemAttr_NC;
14
                result.hints = MemHint_No;
15
            when '10'
                                                      // Write-through
                result.attrs = MemAttr WT;
16
                result.hints = MemHint_RWA;
17
18
                                                      // Write-back
            when '11'
19
               result.attrs = MemAttr_WB;
20
                result.hints = MemHint_RWA;
2.1
22
        result.transient = FALSE:
23
        return result;
```

#### 5.708 shared/translation/attrs/ShortConvertAttrsHints

```
// ShortConvertAttrsHints()
3
    // Converts the short attribute fields for Normal memory as used in the TTBR and
    // TEX fields to orthogonal attributes and hints
   MemAttrHints ShortConvertAttrsHints(bits(2) RGN, AccType acctype, boolean secondstage)
       MemAttrHints result;
10
        if (!secondstage && S1CacheDisabled(acctype)) || (secondstage && S2CacheDisabled(acctype)) then
11
           // Force Non-cacheable
           result.attrs = MemAttr NC;
12
            result.hints = MemHint_No;
13
            case RGN of
15
16
               when '00'
                                            // Non-cacheable (no allocate)
17
                   result.attrs = MemAttr_NC;
                   result.hints = MemHint_No;
18
                when '01'
                                            // Write-back, Read and Write allocate
19
                   result.attrs = MemAttr_WB;
```

#### 5.709 shared/translation/attrs/WalkAttrDecode

#### 5.710 shared/translation/translation/HasS2Translation

```
1  // HasS2Translation()
2  // =============
3  // Returns TRUE if stage 2 translation is present for the current translation regime
4
5  boolean HasS2Translation()
6  return (EL2Enabled() && !IsInHost() && PSTATE.EL IN {EL0,EL1});
```

#### 5.711 shared/translation/translation/Have16bitVMID

```
1  // Havel6bitVMID()
2  // ==========
3  // Returns TRUE if EL2 and support for a 16-bit VMID are implemented.
4
5  boolean Havel6bitVMID()
6  return HaveEL(EL2) && boolean IMPLEMENTATION_DEFINED;
```

#### 5.712 shared/translation/translation/PAMax

```
1  // PAMax()
2  // ======
3  // Returns the IMPLEMENTATION DEFINED upper limit on the physical address
4  // size for this processor, as log2().
5
6  integer PAMax()
7  return integer IMPLEMENTATION_DEFINED "Maximum Physical Address Size";
```

## 5.713 shared/translation/translation/S1TranslationRegime

```
bits(2) S1TranslationRegime(bits(2) e1)
      if el != ELO then
         return el;
      elsif HaveVirtHostExt() && ELIsInHost(el) then
         return EL2;
10
      else
          return EL1;
11
12
   // S1TranslationRegime()
   15
   // part this is unused in code because the system register accessors (SCTLR[], etc.) implicitly // return the correct value.
16
17
18
   bits(2) S1TranslationRegime()
20
   return S1TranslationRegime(PSTATE.EL);
```

#### 5.714 shared/translation/translation/VAMax

```
1  // VAMax()
2  // ======
3  // Returns the IMPLEMENTATION DEFINED upper limit on the virtual address
4  // size for this processor, as log2().
5  integer VAMax()
7  return integer IMPLEMENTATION_DEFINED "Maximum Virtual Address Size";
```

Chapter 6 **Glossary** 

#### Manipulating a capability

An operation manipulates a capability if it changes the rights of that capability by copying the rights to a new capability.

#### Using a capability

An operation uses a capability if it relies on the permissions granted by that capability.