NGX LPC4330-Xplorer: Audio Recorder



MDK Version 5 Tutorial

AN272, March 2015, V 1.0.3

The latest version of this document is here: www.keil.com/appnotes/docs/apnt_272.asp

Abstract

This tutorial runs you through the development of an audio recorder middleware application on the **NGX LPC4330-Xplorer** development board. The application samples audio data from an external codec IC and stores it onto a microSD card. To control the recorder, a modern web application is implemented using the HTTP-Server of the MDK Middleware.

Contents

Abstract	1
Prerequisites	2
Development Tools	2
Application Hardware	2
Debug Adapter	
Introduction	4
Software Structure	5
Project CM4	5
Project CM0	6
Run the Application contained in the ZIP Archive	7
Build the Project CM0	7
Build the Project CM4	7
Hardware Setup	7
Download and run the Application	
Solving Problems	
Analysis of the Operation using the Debugger	9
Setup of a Multi-Core Project	
Create a Cortex-M4 Project	
Configure the Run-Time Environment	
Configure Target Options	
Include a Header File	12
Configure CMSIS-RTOS RTX	12
Add Code to main.c	
Configure the Flash Download	
Audio Thread	
Create Cortex-M0 Project	
Release the Cortex-M0 Core from Reset	
Using the RITIMER for CMSIS-RTOS RTX	
FAT File System on SD-Card	
CGI Interface and Web Application	
Jansson JSON library	

Simplified Inter-Processor Communication Layer	21
Conclusion	22
Appendix	23
Web Fundamentals for this Application	23
Optimize the JavaScript ROM Usage	23
How to use gzip Compression in your project:	23
Document Resources	24
Useful ARM Websites	24

Prerequisites

Development Tools

For this workshop you should install MDK-ARM and the following Software Packs (or latest):

- MDK-ARM Version 5.14 or later (<u>www.keil.com/demo</u>) with a MDK-Professional license.
- ARM::CMSIS 4.3.0
- Keil::MDK-Middleware 6.3.0
- Keil::Compiler Pack 1.0.0
- Keil::LPC4300_DFP 2.3.0
- Keil::Jansson 1.0.0

Setup the Development Tools for this workshop as described below. For more information refer to www.keil.com/mdk5/install

Install MDK:

• Install MDK-ARM Version 5.14 or later; use the default folder C:\Keil_v5 for the purposes of this tutorial.

Run the Pack Installer to download and install the following Software Packs:

- Select Keil::XMC4300_DFP. Click Install.
- Select Keil::MDK-Middleware. Click Update.
- Select ARM::CMSIS. Click Update.
- Select Keil::ARM_Compiler. Click Install.
- Double-click Keil.Jansson. 1.0.0.pack that is part of the app note's ZIP file.

Activate the MDK-Professional license.

- In uVision use from the menu File License Management. As a user of the evaluation version, you may use the button www.evaluate.wow.evaluation.evaluation.evaluation which gives you on-time access for 7 days to all features of MDK Professional. This option is only available once for evaluation users. If you need a longer period for evaluation, please contact your local distributor via www.keil.com/distis.
- Refer to <u>www.keil.com/license</u> for more information about the license activation.

Application Hardware

The following hardware is required to run the workshop application

- NGX 4330-Xplorer board
- Mini- and Micro-USB cable
- Ethernet cable to connect to a TCP/IP network
- Audio input (for example media player/smartphone) and output device (speaker/headphone)
- Stereo jack for connecting the audio input device
- microSD card for storing audio data

Debug Adapter

In this workshop we are using the **LPC-Link2 debug adapter** with J-Link firmware. You will need a Mini-USB cable to connect the LPC-Link2 with the PC that runs the development tools. The LPC-Link2 Debug Adapter should be configured as described below.

Download and Install J-Link Software & Documentation Pack for Windows

Visit <u>www.segger.com/jlink-software.html</u> and download the latest version of the *J-Link software and documentation pack for Windows*. The ZIP file contains an EXE file that needs to be installed on your computer before the configuration of the LPC-Link2 that is described in the next step.

Configure the LPC-Link2 as J-LINK debugger

Visit <u>www.lpcware.com/lpclink2</u> to obtain the latest LPC-Link Configuration Tool. After installation, run the tool and follow the on-screen instructions to program your LPC-Link2 with the "LPC-Link2 J-Link debugger" firmware.

BFU programmer/LPC-Link 2 Configuration Tool	and the summary of the	
File Help		
Solicit an mage I: Select a LPC-Link 2 program image LPC-Link 2 Hink debugger image Use this image to add J-Link debugger support to LPC-Link 2 bords. Instructions: Remove jumper JP1 per the image. Connect the board in USB to the system running this program. Fress the *Program button to program this image into the board. Once programming is complete,	Start Pregram Debradom 1: Press the program button to program the board	Verfy Program Operation
Atoprogram currently selected Link2 mage on board detection Enable run time debug messages	Program the Link2 with the currently selected image	
PROG mode V NO CONN		.:.

Introduction

This workshop explains how to create a software framework for a microcontroller application using CMSIS software components and middleware. The application created in this workshop implements the following functions:

- Read the audio data stream from a CODEC
- Record: Store this audio data stream to a SD card using the FAT file system
- Play: Read the audio data file output the data stream to a CODEC
- Record and Play is controlled via a web interface using CGI and JavaScript/JSON

The application is implemented on a NXP LPC4330 dual-core microcontroller (contains a Cortex-M0 and a Cortex-M4 core) and consists therefore of two projects (one for each processor core).

- Project CM4 reads and outputs the audio data stream and interfaces to a CODEC.
- Project CM0 implements the file system and provides the user interface using a web server.



Sample Hardware Setup: The NGX board records audio data stream provided by an FM radio. A speaker is connected to the audio output for playback. An Ethernet cable connects the board to a LAN for web server access.

🕒 ngx xplorer Player 🛛 🗙 🗖	
← → C □ xplorer/	=
Stopped file000.bin	00:00:00

The NGX board is accessed using the URL "xplorer". A web interface enables you to record and playback audio.

Software Structure

Most parts of the application are created with software components and user code templates. The following diagrams describe the software structure of both projects and show the usage of the software components.

Project CM4

This part of the application reads and outputs the audio data stream. It uses CMSIS-Driver to access the external audio codec. The interface to the CODEC itself is provided by a software component from the Board Support group.



Source Files

The Source Group I contains of four source code files:

- **main.c** is created from a main function user code template and contains mainly initialization functions
- **AudioThread.c** contains the actual thread used for the audio processing and the user callback functions
- The files **IPC_Memory.c** and **IPC_Comm.c** are used for an interprocess communication layer that implements the data communication between the two processor cores on the device.

무 🔛

Project CM0

The application in the CM0 project uses several software components from the MDK-Professional Middleware and an open source software component to process JSON data.



Source Files

The Source Group I contains of four source code files:

- **main.c** is created from a main function user code template and contains mainly initialization functions
- FileThread.c contains the actual thread used for file operations
- **HTTP_Server_CGI.c** contains the functions that will react on CGI commands via the web interface. All JSON data will also be processed in functions from this file.
- The files **IPC_Memory.c** and **IPC_Comm.c** are used for an interprocess communication layer that implements the data communication between the two processor cores on the device.
- Web.c is the generated C source code containing all web resources required for the application.



Run the Application contained in the ZIP Archive

This application note is accompanied by a ZIP file that contains the µVision projects for each processor core. If you do not have the ZIP file available, check the latest version at <u>www.keil.com/appnotes/docs/apnt_272.asp</u>. Download the ZIP file and unpack it to any convenient folder on your computer as this contains the complete application with all relevant configuration settings.

Build the Project CM0

- I. Start μ Vision and open the project file **Audio_CM0.uvprojx**
- 2. Click on Build or press F7 to build the complete project

Build the Project CM4

- 3. Start a second instance of μ Vision and open the project file **Audio_CM4\CM4.uvprojx**
- 4. Click on **Build** or press **F7** to build the complete project

Hardware Setup

Before downloading the project to the target, make sure that the hardware is set up correctly:

- Connect the Mini-USB cable to the LPC-Link 2 and the Micro-USB cable to a USB connector on the LPC4330-Xplorer board
- Connect the two boards with the flat cable (make sure the red mark on the cable is on the right side of the connectors of each board)
- Attach a speaker/headphone to J5 to be able to listen to the audio
- Attach an audio source (mobile phone for example) to J7
- Connect the board with an Ethernet cable to your LAN. Make sure that you have a DHCP server in the LAN so that the Xplorer board will get an IP address assigned (LED D2 indicates this)
- Insert a FAT formatted microSD card into the card holder J9 at the bottom of the Xplorer board



Download and run the Application

Use the μ Vision instance with project file **Audio_CM4\CM4.uvprojx** and use **Load** to download the code to the SPI Flash-ROM on the Xplorer board. You might need to **Accept** a pop-up license dialog that describes the "Terms of use of the LPCXpresso V2 J-Link firmware". If you discover problems with the download verify that the Debug Adapter is correctly configured with the J-Link firmware as described on page 3.

- 1. You might now start the application using **Debugger** or by pressing the reset button on the on the Xplorer board.
- 2. Ensure that the Xplorer board is connected to a LAN. Once the LED D2 is on, the board has obtained a valid IP address with a DHCP service. Then start a web browser on a computer that is connected to this LAN and enter http://xplorer to open the application's web interface. This opens control interface of our application that should be now in the stated **Stopped**.
- 3. Start the audio source and press the **Record** button to record the data stream. The control interface will change and a flashing LED D3 on the Xplorer board will indicate that audio is being recorded. **Note:** If D3 is not flashing, this means that no audio data is recorded. The audio driver needs a while to initialize fully. Wait a few seconds and try again.
- 4. **Stop** the recording when finished, then press **Play** to output the recorded audio data.
- 5. While playing, you can **Mute** the music:

Solving Problems

If the application is not working, check the following:

- Are all cables connected correctly? Especially, check the connections of the audio source and the speaker.
- Is a microSD card inserted? Without the card, the application will not work. You will not be able to use the control interface (buttons will not react on clicks)
- Has the board obtained a valid IP address on the LAN network? Check LED D2 for a proper connection. If the LED is out although the Ethernet cable is connected, check your DHCP server for IP address assignment.



00:00:08

Recording file000.bin



Analysis of the Operation using the Debugger

The LPC Link debug connection is preconfigured in both projects to address the correct core on the JTAG chain for debugging. The following steps guide you through interesting aspects of the application in the debug view.

- I. Launch the M0 project in the debugger
- 2. Set a breakpoint to the Init FileThread.



3. Open the System and Thread Viewer from Debug \rightarrow OS Support. This will open the list of currently active threads and their current status:

System and Thread Viewer									
Property	Valu	Value							
⊟ System	Item	Item Tick Timer:			e				
	Tick				mSec				
	Roun	d Robin Timeout:							
	Default Thread Stack Size:			512					
	Threa	Thread Stack Overflow Check:		Yes					
	Threa	Thread Usage:		Avai	able: 7, Used	sed: 3 + o			
Threads	ID	Name	Priority		State	Delay	Event Value	Event Mask	Stack Usage
	1	osTimerThread	High		Wait_MBX				cur: 7%, max: 7% [72/1024]
	2	main	255		Running				cur: 3%, max: 14% [64/2048]
	255	os_idle_demon	None		Ready				cur: 4%, max: 13% [280/2048]
	255	os_iale_demon	None		Ready				Cur: 4 /6, max: 15 /6 [200/2040]

- 4. Step over the call and see how the FileThread appears in the Thread Viewer.
- 5. Continue single stepping (Step-Over) until you stepped over net_initialize();

This will spawn another task with the default priority of **High** called eth_thread. It is an internal thread of the TCP/IP stack. There is a deterministic period of time that is available to finish reading or writing a block of samples to and from the SD-Card. To make sure these requests get fulfilled in time FileThread is on the RTX's highest priority **Realtime**.

Threads	ID	Name	Priority	State	Delay	Event Value	Event Mask	Stack Usage
	1	osTimerThread	High	Wait_MBX				cur: 7%, max: 7% [72/1024]
	2	main	255	Running				cur: 3%, max: 14% [140/2048]
	3	FileThread	Realtime	Ready				cur: 3%, max: 13% [64/2048]
	4	eth_thread	High	Ready				cur: 12%, max: 12% [64/512]
	255	os_idle_demon	None	Ready				

- 6. Open the HTTP_Server_CGl.c and set a breakpoint in the cgi_script function to stop at the JSON-RPC calls.
- 7. Run the web application in your browser (<u>http://xplorer</u>) and press the record icon on the page.

	101	case 'r' :
	102	{
	103	<pre>char* var;</pre>
	104	json_error_t jerror;
	105	json_t* jmethod, *jparams;
>	106	<pre>if (json_rpc_cmd == NULL) break;</pre>
	107	

8. Step until the variable var is assigned. You will see in the Call Stack + Locals windows which command was received from the decoding of the JSON data received.

🗐 🗝 🖉 main : 2	0x1401B850	Task
🖃 🍳 cgi_script	0x2000013C	unsigned int f(char *,c
🗈 👐 env	0x20006456 "r"	param - char *
🕀 🚧 buf	0x20006588 ""	param - char *
🛶 buflen	0x0000053E	param - unsigned int
🕀 🚧 pcgi	0x200085F8	param - unsigned int *
🛛 🌳 len	0x0000000	auto - unsigned int
🕀 🔗 jdata	0x20008A78	auto - struct json_t *
🛛 🔗 error_flag	0x0000000	auto - int
🕀 🔗 var	0x20008B40 "record"	auto - char *

9. Remove all breakpoints and set a new one to the M0_M4Core_IRQHandler in the module IPC_Comm.c.



The breakpoint will be hit when the M4 core sends a message to the M0 core. This happens when a new block of audio samples needs to be written or read from the SD-Card.

- **10.** Start the debugger of the M4 project.
- II. Run to initialization of the AudioThread.



12. Single step into the control loop.

-	•	•
	64	<pre>Audio_SetVolume(AUDIO_STREAM_OUT, 0, IPC_Memory.volume);</pre>
⊳	65 🖨	<pre>switch (IPC_Memory.M4_Command) {</pre>
	66	case START_REC:
	67	<pre>IPC_Memory.lastdata = (uint32_t*) Data[0];</pre>
	68	<pre>IPC_Memory.nextdata = (uint32_t*) Data[1];</pre>
	69	Audio_ReceiveData(IPC_Memory.nextdata, SAMP_NUM);

13. Open the Watch Window to read for the status of the system:

Name	Value	Туре	
🖃 쓚 IPC_Memory	0x2000FF00 &IPC_Memory	struct <untagged></untagged>	
🖉 🔗 volume	0x37 '7'	unsigned char	
🖉 🔗 state	0x00 STOP	enum (uchar)	
M0_Command	0x00 CMD_CLR	enum (uchar)	
M4_Command	0x00 CMD_CLR	enum (uchar)	
M0_ready	0x0000001	unsigned int	
M4_ready	0x0000000	unsigned int	
🗄 🔩 nextdata	0x0000000	unsigned int *	1 -
🕀 🔩 lastdata	0x0000000	unsigned int *	1
time_in_sec	0x0000000	unsigned int	1 -

- 14. Remove all breakpoints and run the application
- 15. Start using the web application interface and watch how the status changes on the fly in the Watch I window. You can also set breakpoints into the individual state cases and get details about the execution by single stepping there.

For in detail information about dual core debugging on the LPC4300 series and the extended debug capabilities of ULINK*pro* refer to <u>application note 241</u>.

Setup of a Multi-Core Project

The LPC4330 is a multi-core microcontroller implementing an ARM Cortex-M4 and one ARM Cortex-M0 core. All cores have access to the complete memory map. The ARM Cortex-M4 is used as the main processor performing the audio data processing. The ARM Cortex-M0 core is used as a co-processor to off-load the ARM Cortex-M4 and runs the web server with the file system.

The M4 processor is used after reset as the top-level system controller. After power-up, the M0 core remains in reset until the reset is released by software running on the M4 core. Then, the cores can communicate with each other through shared memory space and interrupts.

Both cores will be set up as individual projects in MDK-ARM. There are several considerations to make that go beyond the standard project setup as described in the <u>Getting Started</u> manual. One important step is partitioning the memory in a way that every core gets its individual RAM and ROM areas:

Address	Size		Memory Type
0x2000 FF00	0x0000 0100	IPC Memory	On-chip SRAM
0x2000 0000	0x0000 FF00	64 kB M0 RAM	
0x1401 0000	0x001F 0000	2 MB M0 ROM	SPIFI Flash
0x1400 0000	0x0001 0000	64 kB M4 ROM	
0x1000 0000	0x0002 0000	I 28 kB M4 RAM	On-chip SRAM

Note: This memory map is valid for this application. For a general memory map of the LPC4330 please consult the reference manual.

Flash programming should only be set up on one of the projects. The following shows the setup for the Audio application:

Create a Cortex-M4 Project

- I. Start μ Vision.
- 2. Create a new μ Vision Project: Select Project/New μ Vision Project...
- 3. Create a folder for your project and give it a name.
- 4. Create a subfolder called CM4 for the Cortex-M4 core project. Enter this folder.
- 5. Enter a project name in the Name: box. Click OK. The Select Device... window opens.
- 6. Select NXP LPC4300:Cortex-M4 as shown here:

Ŷ	NX	Р				
	. 🕂 	LPC4300 S	eries			
	🖃 🔧 LPC433x					
	📥 🔩 LPC4330					
LPC4330:Cortex-M0						
			LPC4330:Cortex-M4			

7. Click on OK. The Manage Run-Time Environment window opens.

Configure the Run-Time Environment

I. Make these selections:

Board Support::LED API:LED CMSIS::RTOS(API)::Keil RTX

Note there are some orange blocks. Click on Resolve and µVision will automatically select the required files.

- 2. All blocks will now be green. Select OK and they are added to your project and listed in the Project window.
- 3. In the Project window, expand the heading Target I.
- 4. Right click on Source Group I and select Add New item to Group Source Group I...
- 5. The Add New Item... window opens.
- 6. Select User Code Template and then expand the CMSIS heading.

7. Select Add "CMSIS-RTOS main function". Click on Add and it is added to your project under Source Group I.

Configure Target Options

1. Click on the Options for Target icon 🔊 or press ALT-F7 and configure the Target Options as follows:

Xtal (MHz):	180.0	ARM	ceneration Compiler:	Use latest	installed version	-
	-					
		ΠU	se Cross-N	lodule Optimiz	ation	
		V 🗸	se MicroLl	В	🔲 Big Endian	
Use Custom File			ing Point H	lardware:	Not Used	•
		-Read/	Write Mem	ory Areas —		
Size	Startup	default	off-chip	Start	Size	NoInit
0x10000	•		RAM1:			
	0		RAM2:			
	0		RAM3:			
			on-chip			
0x80000	0		IRAM1:	0x10000000	0x20000	
0x80000	C		IRAM2:	0x20000000	0x10000	
	Xtal (MHz): Size 0 (0x10000 0 (0x80000 0 (0x80000	Xtal (MHz): 1900	Xtal (MHz): 1800 ARM Image: Startup Image: Startup Read/default Size Startup C Image: Startup Image: Startup Image: Startup Image: Startup Image: Startup Image: Startup Image:	Xtal (MHz): 1800 ARM Compiler: ↓ Use Cross-N ↓ Use Cross-N ↓ Use MicroLi Floating Point H Bating Point H C RAM1: C RAM2: 0 0x80000 C ↓ RAM1: 0 0x80000 C ↓ RAM1:	Xtal (MHz): Image: Code Generation ARM Compiler: Use latest Image: Code Generation Image: Code Generation Image: Code Generation ARM Compiler: Image: Code Generation Image: Code Generation Image: Code Generation Image: Code Generation <td>Xtal (MHz): IBDD ARM Compiler: Use latest installed version Image: Size Startup Image: Size Startup Image: Size Startup</td>	Xtal (MHz): IBDD ARM Compiler: Use latest installed version Image: Size Startup Image: Size Startup Image: Size Startup

Include a Header File

- I. In main.c, right-click on line 7 and select Insert "# include file".
- 2. Select #include 'Board_LED.h'. This line will be added to main.c.

Configure CMSIS-RTOS RTX

- I. In the Project window, expand the CMSIS heading and double-click on RTX_Conf_CM.C to open it.
- 2. Click on the **Configuration Wizard** tab at the bottom of this window.
- 3. Click on **Expand All** button and make the following changes:
- 4. Set RTOS Kernel Timer input Clock frequency to 180 000 000 Hz. (180 MHz)
- 5. Click on File/Save All or

Add Code to main.c

- I. Near line 9 in main.c add this line: extern void hardware init (void);
- 2. Add these lines to main.c:

```
1. int main (void) {
2. osKernelInitialize(); // initialize CMSIS-RTOS
      hardware init();
З.
       LED Initialize();
4.
       osKernelStart(); // start thread execution
5.
6.
7. while(1) {
8.
           osDelay(500);
9.
           LED On (1); //red LED
10.
                  osDelay(500);
11.
                  LED Off(1);
12.
          3
```

3. Click on File/Save All or 🗾

Configure the Flash Download

- In the CM4 project open Options for Target → Debug and from the Settings... select Flash Download. There you can add the SPIFI flash algorithm as shown here:
- Move over to the Utilities tab and create a FLASH.INI file. Use the LOAD command there to load the image file of the CM0 project together (see next section) with the CM4 image and flash both into the RAM using the CM4 project:

Description	Flash Size	Device Type	Origin		
AM29x128 Flash	16M	Ext. Flash 16-bit	MDK Core		
K8P5615UQA Dual Flash	64M	Ext. Flash 32-bit	MDK Core		
LPC1&xx/43xx S25FL032 SPIFI	4M	Ext. Flash SPI	MDK Core		
LPC1&xx/43xx S25FL064 SPIFI	8M	Ext. Flash SPI	MDK Core		
LPC407x/8x S25FL032 SPIFI	4M	Ext. Flash SPI	MDK Core		
M29W640FB Flash	8M	Ext. Flash 16-bit	MDK Core		
RC28F640J3x Dual Flash	16M	Ext. Flash 32-bit	MDK Core		
S29GL064N Dual Flash	16M	Ext. Flash 32-bit	MDK Core		
S29JL032H_BOT Flash	4M	Ext. Flash 16-bit	MDK Core		
S29JL032H_TOP Flash	4M	Ext. Flash 16-bit	MDK Core		
•					
Selected Flash Algorithm File:					
C:\Keil\ARM\flash\LPC18xx43xx_S25FL032_FLM					

LOAD ..\Audio_CM0\Objects\CM0.axf INCREMENTAL

Audio Thread

The audio I/O is mainly event driven and most of its logic is controlled in a callback function. In addition to this, a thread is created to maintain status changes, for reconfiguration and to start or stop audio streams. The AudioThread is called periodically every IOms and checks relevant status updates in the SharedMemory area.

File	Details runs on Cortex-M4
AudioThread.c	Defines the CMSIS-RTOS thread AudioThread and the audio interface callback function.

The AudioThread initializes the buffers and configures the audio in and out streams to 48 kHz/16-bit precision. Also note the initial input volume is reduced to 87 (of 100) to avoid distortion of higher level input signals. This value might be adapted also later in the application depending on the input level of your hardware.

1.	<pre>void AudioThread (void const *argument) {</pre>
2.	int i;
3.	<pre>for (i=0; i<sizeof(data);)="" i++="" pre="" {<=""></sizeof(data);></pre>
4.	<pre>Data[0][i]=0xff;</pre>
5.	}
6.	
7.	Audio_Initialize(&Audio_Cbk);
8.	<pre>Audio_SetDataFormat (AUDIO_STREAM_OUT, AUDIO_DATA_16_MONO);</pre>
9.	<pre>Audio_SetFrequency (AUDIO_STREAM_OUT,48000);</pre>
10.	<pre>Audio_SetMute (AUDIO_STREAM_OUT, 0, 0);</pre>
11.	<pre>Audio_SetDataFormat (AUDIO_STREAM_IN, AUDIO_DATA_16_MONO);</pre>
12.	<pre>Audio_SetFrequency (AUDIO_STREAM_IN, 48000);</pre>
13.	<pre>Audio_SetVolume (AUDIO_STREAM_IN, 0, 87);</pre>
14.	<pre>Audio_SetMute (AUDIO_STREAM_IN, 0, 0);</pre>

The main loop of the thread is periodically called (every Ims) to check for status updates. Commands for the M0 core are set in the <code>IPC_Memory.M0_Command</code> field, which gets notified using the <code>protected_sev()</code> call. This basically checks if the M0 core is ready to receive an interrupt and fires the SEV command.

1. whil	.e (1) {
2.	<pre>Audio_SetVolume(AUDIO_STREAM_OUT, 0, IPC_Memory.volume);</pre>
3. swit	ch (IPC_Memory.M4_Command) {
4.	case START_REC:
5.	<pre>IPC_Memory.lastdata = (uint32_t*) Data[0];</pre>
6.	<pre>IPC_Memory.nextdata = (uint32_t*) Data[1];</pre>
7.	<pre>Audio_ReceiveData(IPC_Memory.nextdata, SAMP_NUM);</pre>
8.	Audio_Start (AUDIO_STREAM_IN);
9.	<pre>IPC_Memory.M4_Command = CMD_CLR;</pre>
10.	break;
11.	case STOP_CMD:
12.	Audio_Stop (AUDIO_STREAM_IN);
13.	Audio_Stop (AUDIO_STREAM_OUT) ;
14.	<pre>IPC_Memory.M4_Command = CMD_CLR;</pre>
15.	break;
16.	case START_PLY:
17.	IPC_Memory.state = PLAY;
18.	<pre>while(!IPC_Memory.M0_Command == CMD_CLR);</pre>
19.	<pre>IPC_Memory.M0_Command = PLY_NEXT;</pre>
20.	<pre>IPC_Memory.nextdata = (uint32_t*) Data[0];</pre>
21.	<pre>protected_sev();</pre>
22.	osDelay(20);
23.	<pre>IPC_Memory.M4_Command = CMD_CLR;</pre>
24.	<pre>IPC_Memory.lastdata = IPC_Memory.nextdata;</pre>
25.	<pre>while(!IPC_Memory.M0_Command == CMD_CLR);</pre>
26.	<pre>IPC_Memory.M0_Command = PLY_NEXT;</pre>
27.	<pre>IPC_Memory.nextdata = (uint32_t*) Data[1];</pre>
28.	<pre>protected_sev();</pre>
29.	Audio_SendData(IPC_Memory.lastdata , SAMP_NUM);
30.	Audio_Start (AUDIO_STREAM_OUT);
31.	<pre>IPC_Memory.M4_Command = CMD_CLR;</pre>
32.	break;
33.	}
34.	osDelay(1);
35.	}

The $Audio_Cbk()$ is the callback function that is called by the audio driver whenever a reception or transmission is completed. In that case, new buffers are assigned to be played or recorded next and an according command to the M0 core is sent.

```
1. void Audio Cbk (uint32 t event) {
2. uint32 t val;
3. if (event & ARM SAI EVENT SEND COMPLETE) {
                Audio SendData (IPC Memory.nextdata , SAMP NUM);
4.
            ptrSwap(&IPC Memory.nextdata ,&IPC Memory.lastdata);
5.
                while(!IPC Memory.M0 Command == CMD CLR);
6.
7.
                IPC Memory.M0 Command = PLY NEXT;
8.
                protected sev ();
9.
10.
11.
         if (event & ARM SAI EVENT RECEIVE COMPLETE) {
                   ptrSwap (&IPC Memory.nextdata ,&IPC Memory.lastdata);
12.
                   Audio ReceiveData (IPC Memory.nextdata, SAMP NUM);
13.
                          while(!IPC Memory.M0 Command == CMD CLR);
14.
15.
               IPC Memory.M0 Command = REC NEXT;
         protected_sev ();
16.
17.
18.
```

Create Cortex-M0 Project

- I. Create a folder called CM0 at the same level than the CM4.
- 2. Rerun all steps from the CM4 project above but choose the LPC4330:Cortex-M0 as a device for the new project.
- 3. Configure the memory to these settings:



Release the Cortex-M0 Core from Reset

By default, the Cortex-M0 core of the LPC4330 is held in reset until the application in the Cortex-M4 is setting the reset vector and releasing the internal reset. The following two instructions are required at minimum to start the Cortex-M0 core. Use them at the beginning of your main loop in the CM4 project:

- 1. LPC_CREG->MOAPPMEMMAP = 0x14004000;
- 2. LPC_RGU->RESET_CTRL1 = 0;

Using the RITIMER for CMSIS-RTOS RTX

The LPC4000 series does not feature a SysTick timer on the Cortex-M0 core. Therefore the CMSIS-RTOS RTX must be retargeted to use the RITIMER by adapting the functions in file RTX_Conf_CM.c of the CM0 project:

```
1. /*------ os tick init -----*/
  2. // Initialize alternative hardware timer as RTX kernel timer
 3. // Return: IRQ number of the alternative hardware timer
  4. int os tick init (void) {
5.
  6. LPC CCU1->CLK M4 RITIMER CFG = (1UL << 0);
7.
  8. LPC RITIMER->COMPVAL = OS TRV; // Set match value
 9. LPC RITIMER->COUNTER = 0; // Set count value to 0
  10. LPC RITIMER->CTRL = (1UL << 3) | // Timer enable
11. (1UL << 2) | // Timer enable for debug
  12. (1UL << 1) | // Timer enable clear on match
13. (1UL << 0); // Clear interrupt flag
  14.
15. return (MO RITIMER OR WWDT IRQn); /* Return IRQ number of timer (0..239) */
  16.}
 17.
  18./*-----
                        ----- os tick val --
19.
  20. uint32 t os tick val (void) {
  21. return (LPC RITIMER->COUNTER);
  22.}
 23.
  24. /*----- os tick ovf ------
                                                                       ____*/
  25. // Get alternative hardware timer overflow flag
 26. // Return: 1 - overflow, 0 - no overflow
  27. uint32 t os tick ovf (void) {
28.if (LPC RITIMER->CTRL & 1) {
  29. return (1);
  30.}
  31. return (0);
  32.}
  33.
  34./*----- os_tick_irqack ------
                                                                      ____*/
  35.// Acknowledge alternative hardware timer interrupt
  36. void os tick irqack (void) {
  37.
  38.LPC RITIMER->CTRL |= (1UL << 0); // Clear interrupt flag
  39.}
```

FAT File System on SD-Card

The application on the Cortex-M0 core takes ownership of the memory card interface (MCI) of the board and reads or writes blocks of audio samples on request of the Cortex-M4 core's AudioThread. The main state machine of the application is integrated into a thread called FileThread. It is triggered by the M4 event handler on buffer events (read new buffer to play; store buffer from recording). It can also be triggered from the HTTP Server CGI interface to reflect user commands from the web interface.

File	Details	runs on Cortex-M0
FileThread.c	Defines the CMSIS-RTOS thread FileThread.	

The FileThread checks the state of the system and if a state transmission command is pending. In that case, it will take care of opening, reading, writing or closing the file. The buffers that are written or read are set by the AudioThread that owns the buffer handling.

```
1. void FileThread (void const *argument) {
2. static FILE* file handle;
3. unsigned int count = 0;
4.
5.
      while (1) {
6. osSignalWait(0x0001, osWaitForever);
7.
           switch(IPC Memory.state) {
8.
                case STOP:
9.
                if (IPC Memory.MO Command == START REC) {
10.
                               file handle = fopen(RECORDERFILENAME, "wb");
11.
                               IPC Memory.state = RECORD;
12.
                               IPC Memory.M0 Command = CMD CLR;
13.
                               IPC Memory.M4 Command = START REC;
14.
                           if (IPC Memory.M0 Command == START PLY) {
15.
                               file handle = fopen(RECORDERFILENAME, "rb");
16.
                               fseek(file_handle, 0, 0);
17.
                               IPC Memory.state = PLAY;
18.
19.
                               IPC Memory.M0 Command = CMD CLR;
                               IPC Memory.M4 Command = START PLY;
20.
21.
                           }
22.
                           break;
23.
                       case PLAY:
                       if (file handle == NULL) breakpoint(0);
24.
25.
                   if (IPC_Memory.M0_Command == STOP_CMD) {
26.
                               stop mark:
                            fclose(file handle);
27.
28.
                               IPC Memory.M0 Command = CMD CLR;
                               IPC Memory.M4 Command = STOP CMD;
29.
30.
                               IPC Memory.state = STOP;
31.
32.
                       if (IPC Memory.M0 Command == PLY NEXT) {
```

33.	LED_On(0);		
34.	<pre>count = fread(IPC_Memory.nextdata, 2, 2048,</pre>		
file_handl	e);		
35.	<pre>LED_Off(0);</pre>		
36.	<pre>IPC_Memory.M0_Command = CMD_CLR;</pre>		
37.	<pre>IPC_Memory.M4_Command = PLY_NEXT;</pre>		
38.	if (count < 2048) {		
39.	<pre>IPC_Memory.M0_Command = STOP_CMD;</pre>		
40.	}		
41.	}		
42.	break;		
43.	case RECORD:		
44.	<pre>if (file_handle == NULL)breakpoint(0);</pre>		
45.	<pre>if (IPC_Memory.M0_Command == STOP_CMD) {</pre>		
46.	<pre>if (file_handle == NULL)breakpoint(0);</pre>		
47.	<pre>// fflush(file_handle);</pre>		
48.	<pre>fclose(file_handle);</pre>		
49.	<pre>IPC_Memory.M4_Command = STOP_CMD;</pre>		
50.	<pre>IPC_Memory.M0_Command = CMD_CLR;</pre>		
51.	<pre>IPC_Memory.state = STOP;</pre>		
52.	}		
53.	<pre>if (IPC_Memory.M0_Command == REC_NEXT) {</pre>		
54.	LED_On(0);		
55.	<pre>count=fwrite(IPC_Memory.lastdata,2,2048,file_handle);</pre>		
56.	<pre>IPC_Memory.M0_Command = CMD_CLR;</pre>		
57.	<pre>LED_Off(0);</pre>		
58.	if (count < 2048) {		
59.	<pre>IPC_Memory.M0_Command = STOP_CMD;</pre>		
60.	}		
61.	}		
62.			
63.	break;		
64.	default:		
65.	breakpoint(0);		
66.	break;		
67.			
68.			
69.	}		

CGI Interface and Web Application

The HTTP Server is implemented on the M0 core. This allows it to be tightly coupled to the File I/O for shorter response times to commands and also frees up the M4 for additional DSP tasks.

File	Details	runs on Cortex-M0
HTTP_Server_CGI.c	Is derived from the HTTP Server CGI Template.	Includes JSON library to communicate with the
	web application.	

File	Details run	is on web client
index.htm	The initial page. Defines the layout of the web player and all UI elements for the JavaScrip	ot.
Player.js	JavaScript that communicates with the webserver.	
rpc.cgx	JSON RPC (remote procedure call) processing.	
status.cgx	JSON data provider that returns the current status of the application to the web applicat JSON format.	ion using
*.png	Image assets. Buttons for the player are images that represent the two possible states for Depending on the values from status.cgx the correct buttons are displayed.	r every button.

The **HTTP_Server_CGI.c** is derived from a user code template and contains the full logic of all dynamically generated content that the webserver provides.

The cgi_script() function is called whenever a .cgi or .cgx file is requested from the webserver. It processes commands and fills up the reply buffer of the script file, line by line.

```
1. uint32_t cgi_script (const char *env, char *buf, uint32_t buflen, uint32_t *pcgi) {
2. ...
3.
4. switch (env[0]) {
5. ...
```

In case of the command byte `s', a simple <code>sprintf</code> is used to generate a JSON formatted reply package when the status.cgx is requested by the web client:

```
1. case 's' :
2. sprintf(buf, "{\"state\":\"%d\", \"vol\":%d, \"err\":\"%d\"}" \
3. ,IPC_Memory.state, IPC_Memory.volume, 0);
4. len = strlen(buf);
5. return (len] (1U<<30));
6. break;</pre>
```

Jansson JSON library

More complex JSON formatted data should be processed by a library. Jansson is a very flexible and fast library to do so. It is published as open source and has been packaged into a component, which is available from the Pack Installer.

It is used in the CGI processing to handle the JSON RPC calls that allow control of the play and record tasks from the web interface. Detailed documentation for the full library is accessible from the component.

1. case	e'r':		
2. {			
3.	char* var;		
4.	uint32_t i;		
5.	json_error_t jerror;		
6.	json_t* jmethod, *jparams;		
7.	<pre>if (json_rpc_cmd == NULL) break</pre>	c;	
8.			
9.	/* Load the JSON string from PC	OST data */	
10.	jdata = json_loads(json_rpc_cmc	1, 0, & jerror);	
11.	if(jdata) {		
12.	/* Parse Parameters from	n the JSON string */	
13.	jmethod = json_object_ge	et(jdata, "method");	
14.	jparams = json_object_ge	et(jdata, "params");	
15.	<pre>var = (char*)json_string</pre>	g_value(jmethod);	
16.	<pre>switch (var[0]) {</pre>		
17.	case 'r':		
18.			
19.	osSignalSet <mark>(</mark> tio	<pre>d_FileThread, 0x0001);</pre>	
20.	break;		
21.			
22.	}		
23.			
24.	/* Acknowledge the JSON	RPC call*/	
25.	<pre>strcpy(buf, "{\"jsonrpc\</pre>	<pre>\": \"2.0\", \"result\": 1, \"id\":\"jrpc\"}");</pre>	
26.	len = 44 ;		
27.	}	Please note that lansson has some increased heap usage as most	
28. jsor	_decref(jdata);	objects are allocated dynamically. A heap size of at least 0x800	
29. jsor	_decref(jmethod);	bytes is recommended, but might be increased or decreased	
30. jsor	30. json_decref (jparams); depending on the amount of JSON data that is processed.		

Simplified Inter-Processor Communication Layer

Although the two cores of the LPC4330 run totally individual applications both can equally access all peripheral and memory resources. The audio application is only exchanging information about audio buffers and the current status of the player. In this limited scope, the simplest solution is a shared memory block at a fixed location. The SEV (Send Event) instruction is used to trigger an interrupt on the other core.

For a scalable IPC communication solution study the NXP application note <u>AN1117</u>. NXP provides two additional implementation templates for Inter-Processor Communication (IPC) between the two cores of the LPC4300 series.

- **Message Queue:** Two areas of shared memory are defined. The Command buffer is used exclusively by the master (M4) to send commands to the slave (M0). The Message buffer is used exclusively by the slave to send data to the master. An interrupt mechanism is used to signal to the core a message or command is available.
- **Mailbox:** An area in RAM is used by the sending processor to place a message for the receiving processor. The master uses an interrupt to signal to the slave that data has been placed in the mailbox(s).

File	Details	runs on Cortex-M0 and Cortex-M4
IPC_Memory.c	Shared variables on an absolute memory location. Part of both pro	ojects (CM0 and CM4)
IPC_Memory.h	External declarations and type definitions for shared variables.	
IPC_Comm.c	Contains functions to signal the other core and an interrupt handle	er to receive the signal.
IPC_Comm.h	External declarations for IPC communication functions.	

1. type	edef struct
2. {	
3. uin	t8_t volume;
4.	<pre>state_t state;</pre>
5.	<pre>cmd_t M0_Command;</pre>
6.	<pre>cmd_t M4_Command;</pre>
7.	<pre>uint32_t M0_ready;</pre>
8.	<pre>uint32_t M4_ready;</pre>
9.	uint32_t* nextdata;
10.	uint32_t* lastdata;
11.	<pre>uint32_t time_in_sec;</pre>
12.	} IPC_Memory_t;
13.	
14.	extern volatile IPC Memory t IPC Memory;

The IPC_Memory structure is accessible from both cores, because it is compiled into both projects. Using the __attribute__ at it is located at a known fixed location at the end of the SRAM:

1. volatile IPC_Memory_t IPC_Memory __attribute __((at(0x2000FF00)));

For simplified debugging and also to avoid assigning invalid values to the system state or command variables enums have been declared. Since two differently compiled applications access the same enums it is strongly advised to not let the compiler assign the values, but declare them manually.

1. 5	ypedei enum {						
2.	STOP = 0,						
З.	PLAY = 1,						
4.	RECORD = 2 ,						
App Note 272							
NGX LPC4330-Xplorer: Audio Recorder							

5. NOE	DISK = 4			
6. } state	e_t;			
7.				
8. typedef enum {				
9. CMD	$_{\rm CLR} = 0,$			
10.	START_REC = 1,			
11.	START_PLY = 2,			
12.	STOP_CMD = 4,			
13.	PLY_NEXT = 16,			
14.	REC_NEXT = 32			
15.	<pre>} cmd_t;</pre>			

The initialization routine on the IPC Comm of the M4 core also releases the M0 from reset:

```
#define M0 CODE START 0x14010000
1.
2.
3.
    void MOAPP IRQHandler (void) {
    LPC CREG->MOAPPTXEVENT = 0;
4.
5.
        LED On (0);
6.
   - }
7.
8.
    void Init IPC Comm (void) {
   /* Stop CM0 core */
9.
10. LPC RGU->RESET CTRL1 = (1 << 24);
        LPC CREG->MOAPPMEMMAP = MO CODE START;
11.
12.
        LPC RGU->RESET CTRL1 = 0;
        NVIC EnableIRQ (MOAPP IRQn); /* Enable IRQ from the MOAPP Core */
13.
14. }
15.
16. void protected sev () {
17.
        if (IPC Memory.M0 ready == 1) {
18.
              sev();
19.
        }
20. }
```

Conclusion

The application note introduces many different technologies that can be applied to real-life requirements today. It runs on three processing streams (Cortex-M0 core/Cortex-M4 core and web client) and shows the fundamentals to synchronize application control between them. Technologies like JSON-RPC will be used in embedded networking more often in the near future. The MDK Middleware HTTP server is already prepared to operate as a node in such a network.

There are many ways to extend the application or re-use parts of the code. The AudioThread for example can easily be extended to run additional DSP tasks using the CMSIS-DSP library. The utilization of the Cortex-M4 core is less than 10% as all the HMI (Human-Machine-Interface) related tasks are fulfilled by the Cortex-M0 core.

Appendix

Web Fundamentals for this Application

JavaScript: A script language that is interpretable by every modern web browser. JavaScript can be embedded in any html page and/or be loaded from a separate JavaScript module (*.js).

JavaScript mainly provides functions to dynamically alter HTML objects on a website that was loaded in the context.

jQuery: A very common JavaScript framework. The comprehensive API simplifies the work with JSON data, AJAX and many other common JavaScript tasks.

JSON: JavaScript Object Notation is a format for data representation in a string format. It is natively supported by JavaScript and has many advantages over data exchange using XML. Foremost the resource and bandwidth usage is lower as there is less overhead from the markup. On the embedded webserver a CGI script is used to format the data strings.

JSON RPC: Remote Procedure Call protocol using JSON format to invoke procedures on a peer node (processed by the HTTP_Server_CGI.c in this application). Typically the transmission is using the HTTP protocol.

```
Example:
Request { "method": "echo", "params": ["Hello JSON-RPC"], "id": 1}
Reply { "result": "Hello JSON-RPC", "error": null, "id": 1}
```

AJAX: Asynchronous JavaScript And XML describes a concept which uses JavaScript to render dynamic website content that is provided by a JSON or XML data source. Before AJAX was available updates to webpage content required a complete reload of the page.

Optimize the JavaScript ROM Usage

The JavaScript files have been [provided to you compressed using gzip. This is done to save program RO space. JavaScript files can be provided uncompressed so you can easily read them during development work and also compressed for final production.

All modern browsers support automatic decompression of zipped resources. Depending on the used libraries this can drastically reduce the required ROM space and loading time of pages. Using the project described in this application note, these are the size of the executable file: You can clearly see the RO-data in these cases is less than half of uncompressed.

Example without gzip-compression:

Program Size: Code=43636 RO-data=117624 RW-data=244 ZI-data=28684

Example with gzip-compression:

Program Size: Code=43636 RO-data=45320 RW-data=244 ZI-data=28684

How to use gzip Compression in your project:

Here are the steps needed to compress your JavaScript files using gzip. You do not have to do this in the application note since we already did this for you. You can un-gzip them to look inside if you like.

- 1. Download gzip Binaries from <u>http://gnuwin32.sourceforge.net/packages/gzip.htm</u>
- 2. Unzip the \bin\ folder to your projects web folder.
- 3. Zip jquery and smoothie libraries with the commands:
- 4. .\bin\gzip.exe -c jquery.min.js > jquery.min.js.gz
- 5. Patch the headers of html files that refer to the JavaScript libraries, like:

```
1. <html>
2. <head>
```

3.

```
<script language="javascript" type="text/javascript" src="jquery.min.js.gz"></script>
```

Document Resources

Books:

- I. NEW! Getting Started with MDK 5: Obtain this free book here: <u>www.keil.com/mdk5/</u>.
- 2. There is a good selection of books available on ARM processors. A good list of books on ARM processors is found at: www.arm.com/support/resources/arm-books/index.php
- 3. µVision contains a window titled Books. Many documents including data sheets are located there.
- 4. Or search for the Cortex-M processor you want on <u>www.arm.com</u>.
- 5. The Definitive Guide to the ARM Cortex-M0/M0+ by Joseph Yiu. Search the web for retailers.
- 6. The Definitive Guide to the ARM Cortex-M3/M4 by Joseph Yiu. Search the web for retailers.
- 7. Embedded Systems: Introduction to Arm Cortex-M Microcontrollers (3 volumes) by Jonathan Valvano.

Application Notes (<u>www.keil.com/appnotes</u>):

١.	Using Infineon DAVE with µVision:	www.keil.com/appnotes/files/apnt_258.pdf					
2.	Using Cortex-M3 and Cortex-M4 Fault Exceptions	www.keil.com/appnotes/files/apnt209.pdf					
3.	CAN Primer using NXP LPC1700:	www.keil.com/appnotes/files/apnt_247.pdf					
4.	CAN Primer using the STM32F Discovery Kit	www.keil.com/appnotes/docs/apnt_236.asp					
5.	Segger emWin GUIBuilder with µVision™	www.keil.com/appnotes/files/apnt_234.pdf					
6.	Porting an mbed project to Keil MDK™	www.keil.com/appnotes/docs/apnt_207.asp					
7.	MDK-ARM [™] Compiler Optimizations	www.keil.com/appnotes/docs/apnt_202.asp					
8.	Using µVision with CodeSourcery GNU	www.keil.com/appnotes/docs/apnt_199.asp					
9.	CMSIS-RTOS RTX in MDK 5 Eval Version:	www.keil.com/cmsis/rtx					
10.	Barrier Instructions http://infocenter.	arm.com/help/topic/com.arm.doc.dai0321a/index.html					
11.	Lazy Stacking on the Cortex-M4	www.arm.com and search for DAI0298A					
12.	NEW! Cortex-M Processors for Beginners:	http://community.arm.com/docs/DOC-8587					
13.	Cortex Debug Connectors:	www.keil.com/coresight/coresight-connectors					
14.	Sending ITM printf to external Windows applications:	www.keil.com/appnotes/docs/apnt_240.asp					
15.	Migrating fom Cortex-M4 to Cortex-M4 Processors:	www.keil.com/appnotes/docs/apnt_270.asp					
Useful ARM Websites							
١.	Cortex-M Learning Platform	www.keil.com/learn					
2.	ARM Compiler Qualification Kit:	www.keil.com/safety					
3.	CMSIS Standards:	www.keil.com/cmsis					
4.	ARM and Keil Community Forums: www.keil.com/forum an	d <u>http://community.arm.com/groups/tools/content</u>					
5.	ARM University Program:	www.arm.com/university					
6.	ARM Accredited Engineer Program:	www.arm.com/aae					
7.	mbed:	http://mbed.org					

 Keil Direct Sales In USA: sales.us@keil.com or 800-348-8051. Outside the US: sales.intl@keil.com

 Keil Distributors: See www.keil.com/distis/ DS-5 Direct Sales Worldwide: orders@arm.com

 Keil Technical Support in USA: support.us@keil.com or 800-348-8051. Outside the US: support.intl@keil.com