

## Arm<sup>®</sup> Cortex<sup>®</sup>-A510 Core Cryptographic Extension


Revision: r0p3

### **Technical Reference Manual**

Non-Confidential

Issue 14

Copyright © 2019–2021 Arm Limited (or its affiliates).  $101606_{0003}_{14}$  en All rights reserved.



### Arm<sup>®</sup> Cortex<sup>®</sup>-A510 Core Cryptographic Extension **Technical Reference Manual**

Copyright © 2019–2021 Arm Limited (or its affiliates). All rights reserved.

### **Release Information**

### Document history

Issue	Date	Confidentiality	Change
0000-01	20 December 2019	Confidential	First beta release for rOpO
0000-06	17 July 2020ConfidentialFirst limited access release for r0p0		First limited access release for rOpO
0001-08	23 October 2020	Confidential First early access release for r0p1	
0002-09	11 December 2020     Confidential     First early access release for r0p2		First early access release for r0p2
0003-11	3 February 2021 Confidential First early access release for r0p3		First early access release for r0p3
0003-14	25 May 2021	Non-Confidential	Second early access release for rOp3

### **Proprietary Notice**

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL,

### INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or <sup>™</sup> are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2019–2021 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349)

### **Confidentiality Status**

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

### **Product Status**

The information in this document is Final, that is for a developed product.

### Web Address

### developer.arm.com

### Progressive terminology commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used terms that can be offensive. Arm strives to lead the industry and create change.

This document includes terms that can be offensive. We will replace these terms in a future issue of this document.

If you find offensive terms in this document, please contact terms@arm.com.

# Contents

1 Introduction	6
1.1 Product revision status	6
1.2 Intended audience	6
1.3 Conventions	
1.4 Additional reading	8
1.5 Feedback	
2 Cryptographic extension support in the Cortex <sup>®</sup> -A510 core	
2.1 Product revisions	
2.2 Disabling the Cryptographic Extension	
2.3 Cryptographic Extensions register summary	
2.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0	
2.5 ID_AA64ZFR0_EL1, SVE Feature ID register 0	
A Document revisions	17
A.1 Revisions	17

# 1 Introduction

### **1.1 Product revision status**

The  $r_x p_y$  identifier indicates the revision status of the product described in this manual, for example,  $r_{1p2}$ , where:

**rx** Identifies the major revision of the product, for example, r1.

**py** Identifies the minor revision or modification status of the product, for example, p2.

### **1.2 Intended audience**

This manual is for system designers, system integrators, and programmers who are designing or programming a *System on Chip* (SoC) that uses an Arm core.

### **1.3 Conventions**

The following subsections describe conventions used in Arm documents.

### Glossary

The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm<sup>®</sup> Glossary for more information: developer.arm.com/glossary.

ypographic	conventions	

Convention	Use
italic	Introduces citations.
bold	Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.
monospace	Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.
monospace bold	Denotes language keywords when used outside example code.
monospace <u>underline</u>	Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.
<and></and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For ex- ample:
	MRC p15, 0, <rd>, <crn>, <crm>, <opcode_2></opcode_2></crm></crn></rd>

Copyright © 2019–2021 Arm Limited (or its affiliates). All rights reserved. Non-Confidential


Convention	Use
SMALL CAPITALS	Used in body text for a few terms that have specific technical meanings, that are defined in the <i>Arm<sup>®</sup> Glossary</i> . For example, <b>IMPLEMENTATION DEFINED</b> , <b>IMPLEMENTATION SPECIFIC</b> , <b>UNKNOWN</b> , and <b>UNPREDICTABLE</b> .
	This represents a recommendation which, if not followed, might lead to system failure or damage.
Warning	This represents a requirement for the system that, if not followed, might result in system failure or damage.
Danger	This represents a requirement for the system that, if not followed, will result in system failure or damage.
Note	This represents an important piece of information that needs your attention.
- Č	This represents a useful tip that might make it easier, better or faster to perform a task.
$\sum_{i=1}^{i}$	This is a reminder of something important that relates to the information you are reading.
Remember	

### Timing diagrams

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.

### Figure 1-1: Key to timing diagram conventions



Copyright © 2019–2021 Arm Limited (or its affiliates). All rights reserved. Non-Confidential

### Signals

The signal conventions are:

### Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

### Lowercase n

At the start or end of a signal name, n denotes an active-LOW signal.

### 1.4 Additional reading

This document contains information that is specific to this product. See the following documents for other relevant information:

#### Table 1-2: Arm publications

Document Name	Document ID	Licensee only
Cortex®-A510 Release Note	-	Yes
Arm® Cortex®-A510 Core Technical Reference Manual	101604	No
Arm <sup>®</sup> Cortex <sup>®</sup> -A510 Core Configuration and Integration Manual	101605	Yes
Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile	DDI 0487	No

### Table 1-3: Other publications

Document Name	Document ID
Advanced Encryption Standard (FIPS 197, November 2001)	-
Secure Hash Standard (SHS) (FIPS 180-4, August 2015)	-
Secure Hash Standard (SHS) (FIPS 202, August 2015)	-

### 1.5 Feedback

Arm welcomes feedback on this product and its documentation.

### Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.

• An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

### Feedback on content

Information about how to give feedback on the content.

If you have comments on content then send an e-mail to errata@arm.com. Give:

- The title Arm<sup>®</sup> Cortex<sup>®</sup>-A510 Core Cryptographic Extension Technical Reference Manual.
- The number 101606\_0003\_14\_en.
- If applicable, the page number(s) to which your comments refer.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.



Arm tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.

# 2 Cryptographic extension support in the Cortex<sup>®</sup>-A510 core

The Cortex®-A510 core supports the optional Arm®v8.0-A and Arm®v8.2-A Cryptographic Extension.

The Arm®v8.0-A Cryptographic Extension adds A64 instructions to Advanced SIMD that accelerate *Advanced Encryption Standard* (AES) encryption and decryption. It also adds instructions to implement the *Secure Hash Algorithm* (SHA) functions SHA-1, SHA-224, and SHA-256.

The Arm®v8.2-A extensions, Armv8.2-A-SHA and Armv8.2-SM, add A64 instructions to accelerate SHA2-512, SHA3, SM3, and SM4.

The SVE2-AES, SVE2-SHA3, and SVE2-SM extensions add A64 instructions to accelerate SHA3, SM3, SM4, and AES encryption and decryption.

### 2.1 Product revisions

The following table indicates the main differences in functionality between product revisions.

#### Table 2-1: Product revisions

Revision	Notes			
r0p0	First release for r0p0			
r0p1	Further development and optimization of the product, including addition of the TRace Buffer Extension (TRBE)			
r0p2	Maintenance release			
r1p0	First release for r1p0 includes the following features:			
	Optional support for AArch32 Execution state			
	Memory Tagging Extension (MTE) asymmetric fault handling			
	Enhancement for <i>Priveleged Access Never</i> (PAN) with Execute-only			

Changes in functionality that have an impact on the documentation also appear in A.1 Revisions on page 17.

### 2.2 Disabling the Cryptographic Extension

Disabling of the Cryptographic Extension applies to all Cortex®-A510 cores in a cluster.

To disable the Cryptographic Extension, assert **CRYPTODISABLE**.

### When **CRYPTODISABLE** is asserted:

• Executing a cryptographic instruction results in an **UNDEFINED** exception.

• ID\_AA64ISAR0\_EL1 indicates that the Cryptographic Extension is not implemented.

### **Related information**

2.4 ID\_AA64ISAR0\_EL1, AArch64 Instruction Set Attribute Register 0 on page 11

### 2.3 Cryptographic Extensions register summary

The Cortex<sup>®</sup>-A510 core has a single instruction identification register, ID\_AA64ISAR0\_EL1. Software can identify the cryptographic instructions that are implemented by reading this register.

The following table shows the instruction identification register for the Cortex<sup>®</sup>-A510 core Cryptographic Extension.

Table 2-2: Cryptographic Extension register summary

Name	Execution state	Description
ID_AA64ISAR0_EL1	AArch64	See 2.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 on page 11
ID_AA64ZFR0_EL1	AArch64	See 2.5 ID_AA64ZFR0_EL1, SVE Feature ID register 0 on page 14

### 2.4 ID\_AA64ISAR0\_EL1, AArch64 Instruction Set Attribute Register 0

Provides information about the instructions implemented in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme* for fields in ID registers in the Arm<sup>®</sup> Architecture Reference Manual Armv8, for Armv8-A architecture profile.

### Configurations

This register is available in all configurations.

### Attributes

### Width

64

### Functional group

Identification

#### **Reset value**

See individual bit resets.

### **Bit descriptions**

### Figure 2-1: AArch64\_id\_aa64isar0\_el1 bit assignments

L	63	60	59		56	55	52	51 48	47		44	43		40	39		36	35		32
	RNDR			TLB		TS		FHM		DP			SM4			SM3			SHA3	
- L	31	28	27		24	23	20	19 16	115		12	11		8	7		4	3		0
	RDM			TME		Atomic	!	CRC32		SHA2			SHA1			AES			res0	

#### Table 2-3: ID\_AA64ISAR0\_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	RNDR	Indicates support for Random Number instructions in AArch64 state. Defined values are:	
		0000	
		No Random Number instructions are implemented.	
[59:56]	TLB	Indicates support for Outer Shareable and TLB range maintenance instructions. Defined values are:	
		0010	
		Outer Shareable and TLB range maintenance instructions are implemented.	
[55:52]	TS	Indicates support for flag manipulation instructions. Defined values are:	
		0010	
		CFINV, RMIF, SETF16, SETF8, AXFLAG, and XAFLAG instructions are implemented.	
[51:48]	FHM	Indicates support for FMLAL and FMLSL instructions. Defined values are:	
		0001	
		FMLAL and FMLSL instructions are implemented.	
[47:44]	DP	Indicates support for Dot Product instructions in AArch64 state. Defined values are:	
		0001	
		UDOT and SDOT instructions implemented.	
[43:40]	SM4	Indicates support for SM4 instructions in AArch64 state. Defined values are:	
		0000	
		No SM4 instructions implemented. This value is reported when Cryptographic Extensions are not imple- mented or are disabled.	
		0001	
		SM4E and SM4EKEY instructions implemented. This value is reported when Cryptographic Extensions are implemented and enabled.	
[39:36]	SM3	Indicates support for SM3 instructions in AArch64 state. Defined values are:	
		0000	
		No SM3 instructions implemented. This value is reported when Cryptographic Extensions are not imple- mented or are disabled.	
		0001	
		SM3SS1, SM3TT1A, SM3TT1B, SM3TT2A, SM3TT2B, SM3PARTW1, and SM3PARTW2 instructions implemented. This value is reported when Cryptographic Extensions are implemented and enabled.	

Bits	Name	Description	Reset
[35:32]	SHA3	Indicates support for SHA3 instructions in AArch64 state. Defined values are:	
		0000 No SHA3 instructions implemented. This value is reported when Cryptographic Extensions are not imple- mented or are disabled.	
		<b>0001</b> EOR3, RAX1, XAR, and BCAX instructions implemented. This value is reported when Cryptographic Extensions are implemented and enabled.	
[31:28]	RDM	Indicates support for SQRDMLAH and SQRDMLSH instructions in AArch64 state. Defined values are:	
		0001	
		SQRDMLAH and SQRDMLSH instructions implemented.	
[27:24]	TME	Indicates support for TME instructions. Defined values are:	
		0000 TME instructions are not implemented.	
[23:20]	Atomic	Indicates support for Atomic instructions in AArch64 state. Defined values are:	
		0010	
		LDADD, LDCLR, LDEOR, LDSET, LDSMAX, LDSMIN, LDUMAX, LDUMIN, CAS, CASP, and SWP instruc- tions implemented.	
[19:16]	CRC32	CRC32 instructions implemented in AArch64 state. Defined values are:	
		0001 CRC32B, CRC32H, CRC32W, CRC32X, CRC32CB, CRC32CH, CRC32CW, and CRC32CX instructions implemented.	
[15:12]	SHA2	SHA2 instructions implemented in AArch64 state. Defined values are:	
		0000	
		No SHA2 instructions implemented. This value is reported when Cryptographic Extensions are not imple- mented or are disabled.	
		0010	
		SHA256H, SHA256H2, SHA256SU0, SHA256SU1, SHA512H, SHA512H2, SHA512SU0, and SHA512SU1 instructions implemented. This value is reported when Cryptographic Extensions are implemented and enabled.	
		When the CRYPTO configuration parameter is true and the CRYPTODISABLE input is low at reset Cryptographic Extensions are implemented	
[11:8]	SHA1	SHA1 instructions implemented in AArch64 state. Defined values are:	
		0000	
		No SHA1 instructions implemented. This value is reported when Cryptographic Extensions are not imple- mented or are disabled.	
		0001	
		SHA1C, SHA1P, SHA1M, SHA1H, SHA1SUO, and SHA1SU1 instructions implemented. This value is reported when Cryptographic Extensions are implemented and enabled.	
		When the CRYPTO configuration parameter is true and the CRYPTODISABLE input is low at reset Cryptographic Extensions are implemented	

Bits	Name	Description	Reset	
[7:4]	AES	AES instructions implemented in AArch64 state. Defined values are:		
		0000 No AES instructions implemented. This value is reported when Cryptographic Extensions are not imple- mented or are disabled.		
		<b>0010</b> AESE, AESD, AESMC, and AESIMC instructions are implemented plus PMULL/PMULL2 instructions operating on 64-bit data quantities. This value is reported when Cryptographic Extensions are implemented and enabled.		
		When the CRYPTO configuration parameter is true and the CRYPTODISABLE input is low at reset Cryptographic Extensions are implemented		
[3:0]	RESO	Reserved	0b0	

### Access

MRS <Xt>, ID\_AA64ISAR0\_EL1

<systemreg></systemreg>	орО	op1	CRn	CRm	ор2
ID_AA64ISAR0_EL1	0b11	00000	000000	0b0110	00000

### Accessibility

MRS <Xt>, ID\_AA64ISAR0\_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == 1 then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == 1 then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return ID_AA64ISAR0_EL1;
elsif PSTATE.EL == EL2 then
    return ID_AA64ISAR0_EL1;
elsif PSTATE.EL == EL3 then
    return ID_AA64ISAR0_EL1;
```

### 2.5 ID\_AA64ZFR0\_EL1, SVE Feature ID register 0

Provides additional information about the implemented features of the AArch64 Scalable Vector Extension, when the AArch64-ID\_AA64PFR0\_EL1.SVE field is not zero.

For general information about the interpretation of the ID registers, see Principles of the ID scheme for fields in ID registers in the Arm<sup>®</sup> Architecture Reference Manual Armv8, for Armv8-A architecture profile.

### Configurations

This register is available in all configurations.

### Attributes

#### Width

64

### Functional group


Identification

### **Reset value**

See individual bit resets.

### **Bit descriptions**

### Figure 2-2: AArch64\_id\_aa64zfr0\_el1 bit assignments



#### Table 2-5: ID\_AA64ZFR0\_EL1 bit descriptions

Bits	Name	Description	Reset
[63:48]	RESO	Reserved	0b0
[47:44]	I8MM	Indicates support for SVE Int8 matrix multiplication instructions. Defined values are:	
		0001	
		SMMLA, SUDOT, UMMLA, USMMLA, and USDOT instructions are implemented.	
[43:40]	SM4	Indicates support for SVE2 SM4 instructions. Defined values are:	
		0000	
		SVE2 SM4 instructions are not implemented. This value is reported when Cryptographic Extensions are not implemented or are disabled.	
		0001	
		SVE2 SM4E and SM4EKEY instructions are implemented. This value is reported when Cryptographic Ex- tensions are implemented and enabled.	
[39:36]	RESO	Reserved	0b0
[35:32]	SHA3	Indicates support for the SVE2 SHA-3 instruction. Defined values are:	
		0000	
		SVE2 SHA-3 instructions are not implemented. This value is reported when Cryptographic Extensions are not implemented or are disabled.	
		0001	
		SVE2 RAX1 instruction is implemented. This value is reported when Cryptographic Extensions are imple- mented and enabled.	
[31:24]	RESO	Reserved	0b0
[23:20]	BF16	Indicates support for SVE BFloat16 instructions. Defined values are:	
		0001	
		BFCVT, BFCVTNT, BFDOT, BFMLALB, BFMLALT, and BFMMLA instructions are implemented.	

Bits	Name	Description	Reset
[19:16] BitPerm		Indicates support for SVE2 bit permute instructions. Defined values are:	
		0001	
		SVE2 BDEP, BEXT and BGRP instructions are implemented.	
[15:8]	RESO	Reserved	0b0
[7:4] AES Indicates support for SVE2-AES instructions. Defined values are:		Indicates support for SVE2-AES instructions. Defined values are:	
		0000	
		SVE2-AES instructions are not implemented. This value is reported when Cryptographic Extensions are not implemented or are disabled.	
		0010	
		SVE2 AESE, AESD, AESMC, and AESIMC instructions are implemented plus SVE2 PMULLB and PMULLT instructions with 64-bit source. This value is reported when Cryptographic Extensions are implemented and enabled.	
[3:0]	SVEver	Scalable Vector Extension instruction set version. Defined values are:	
		0001	
		SVE and the non-optional SVE2 instructions are implemented.	

### Access

MRS <Xt>, ID\_AA64ZFR0\_EL1

<systemreg></systemreg>	орО	op1	CRn	CRm	ор2
ID_AA64ZFR0_EL1	0b11	00000	00000	0b0100	0b100

### Accessibility

MRS <Xt>, ID\_AA64ZFR0\_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == 1 then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == 1 then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return ID_AA64ZFR0_EL1;
elsif PSTATE.EL == EL2 then
        return ID_AA64ZFR0_EL1;
elsif PSTATE.EL == EL3 then
        return ID_AA64ZFR0_EL1;
```

# Appendix A Document revisions

This appendix records the changes between released issues of this document.

### A.1 Revisions

Changes between released issues of this book are summarized in tables.

#### Table A-1: Issue 0000-01

Change	Location
First Confidential beta release for r0p0	-

#### Table A-2: Differences between issue 0000-01 and issue 0000-06

Change	Location
First Confidential limited access release for rOpO	-
Updated register description	2.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 on page 11
Added new section	2.5 ID_AA64ZFR0_EL1, SVE Feature ID register 0 on page 14

#### Table A-3: Differences between issue 0000-06 and issue 0001-08

Change	Location
First Confidential early access release for rOp1	-
No technical changes	-

#### Table A-4: Differences between issue 0001-08 and issue 0002-09 Image: Comparison of the second s

Change	Location
First Confidential early access release for rOp2	-
No technical changes	-

#### Table A-5: Differences between issue 0002-09 and issue 0003-11

Change	Location
First early access release for rOp3	-
Minor clarifications to register description and accessibility description	2.4 ID_AA64ISARO_EL1, AArch64 Instruction Set Attribute Register 0 on page 11
	2.5 ID_AA64ZFR0_EL1, SVE Feature ID register 0 on page 14

#### Table A-6: Differences between issue 0003-11 and issue 0003-14

Change	Location
Second early access release for rOp3	-
Minor clarifications to register description and accessibility description	2.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 on page 11
	2.5 ID_AA64ZFR0_EL1, SVE Feature ID register 0 on page 14