Embedded Trace Macrocell[®]

ETMv1.0 to ETMv3.5

Architecture Specification



Embedded Trace Macrocell Architecture Specification

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.

Release Information

The following changes have been made to this book.

			Change history
Date	Issue	Confidentiality	Change
30 March 1999	А	Limited Confidential	First release for ETMv1.0 and ETMv1.1.
12 July 1999	В	Limited Confidential	Errata 01 corrections incorporated for ETMv1.1 and ETMv1.0.
03 December 1999	С	Non-Confidential	Protocol enhancements and modified trace port connector pinout added. ETMv1.0 and ETMv1.1 release.
18 May 2000	D	Confidential	Protocol version 2 enhancements added. ETMv1.2 release.
06 September 2000	Е	Non-Confidential	Minor corrections to Issue D incorporated. ETMv1.2 release.
15 January 2001	F	Confidential	Protocol version 3 enhancements added to support the tracing of Java instructions. ETMv1.3 release.
08 May 2001	G	Non-Confidential	Description of protocol versions and variants included. Released in conjunction with fixes to errata in ETMv1.2 and ETMv1.3.
25 July 2001	Н	Non-Confidential	Description of ETMv2.0 enhancements included.
17 December 2002	Ι	Non-Confidential	Incorporation of ETMv2.1, ETMv3.0, and ETMv3.1 architectures.
16 July 2004	J	Non-Confidential	Incorporation of ETMv3.2 architecture.
17 March 2005	К	Non-Confidential	Minor corrections and updates.
04 November 2005	L	Confidential	Incorporates ETMv3.3 architecture, re-organizes descriptions of address comparators, and has minor enhancements elsewhere.
14 December 2005	М	Confidential	Final draft of ETMv3.4 issue.
08 February 2006	Ν	Non-Confidential	Non-confidential release of ETMv3.4 issue. No change to content.
20 July 2007	0	Non-Confidential	Various enhancements, updates and corrections, incorporating all errata to Issue N. Updated Implementer codes list. Added summary of IMPLEMENTATION DEFINED ETM features to Appendix A.
18 December 2009	Р	Confidential	First release for ETMv3.5.
23 September 2011	Q	Non-Confidential	Minor corrections and updates.

Proprietary Notice

This Embedded Trace Macrocell Architecture Specification is protected by copyright and the practice or implementation of the information herein may be protected by one or more patents or pending applications. No part of this Embedded Trace Macrocell Architecture Specification may be reproduced in any form by any means without the express prior written permission of ARM. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this Embedded Trace Macrocell Architecture Specification.

Your access to the information in this Embedded Trace Macrocell Architecture Specification is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations of the ARM architecture infringe any third party patents.

This Embedded Trace Macrocell Architecture Specification is provided "as is". ARM makes no representations or warranties, either express or implied, included but not limited to, warranties of merchantability, fitness for a particular purpose, or non-infringement, that the content of this Embedded Trace Macrocell Architecture Specification is suitable for any particular purpose or that any practice or implementation of the contents of the Embedded Trace Macrocell Architecture Specification will not infringe any third party patents, copyrights, trade secrets, or other rights.

This Embedded Trace Macrocell Architecture Specification may include technical inaccuracies or typographical errors.

To the extent not prohibited by law, in no event will ARM be liable for any damages, including without limitation any direct loss, lost revenue, lost profits or data, special, indirect, consequential, incidental or punitive damages, however caused and regardless of the theory of liability, arising out of or related to any furnishing, practicing, modifying or any use of this Embedded Trace Macrocell Architecture Specification, even if ARM has been advised of the possibility of such damages.

Words and logos marked with (B) or TM are registered trademarks or trademarks of ARM Limited, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited

110 Fulbourn Road, Cambridge, England CB1 9NJ

Restricted Rights Legend: Use, duplication or disclosure by the United States Government is subject to the restrictions set forth in DFARS 252.227-7013 (c)(1)(ii) and FAR 52.227-19.

This document is Non-Confidential but any disclosure by you is subject to you providing notice to and the acceptance by the recipient of, the conditions set out above.

In this document, where the term ARM is used to refer to the company it means "ARM or any of its subsidiaries as appropriate".

—— Note ——

The term ARM is also used to refer to versions of the ARM architecture, for example ARMv6 refers to version 6 of the ARM architecture. The context makes it clear when the term is used in this way.

Contents Embedded Trace Macrocell Architecture Specification

	Prefa	ace	
		About this specification	x
		Using this specification	xi
		Conventions	xii
		Additional reading	xiii
		Feedback	xiv
Chapter 1	Introduction		
•	1.1	About Embedded Trace Macrocells	1-16
	1.2	ETM versions and variants	1-20
Chapter 2	Controlling Tracing		
-	2.1	About controlling tracing	2-22
	2.2	ETM event resources	2-23
	2.3	ETM event logic	2-33
	2.4	Triggering a trace run	2-34
	2.5	External outputs	2-35
	2.6	Trace filtering	2-36
	2.7	Address comparators	2-49
	2.8	Operation of data value comparators	2-64
	2.9	Instrumentation resources, from ETMv3.3	2-69
	2.10	Trace port clocking modes	2-72
	2.11	Considerations for advanced processors, ETMv2 and later only	2-74
	2.12	Supported standard configurations in ETMv1	2-77
	2.13	Supported configurations from ETMv2	2-79
	2.14	Behavior when non-invasive debug is disabled	

Chapter 3	Prog	rammers' Model		
•	3.1	About the programmers' model	3-82	
	3.2	Programming and reading ETM registers	3-83	
	3.3	CoreSight support	3-89	
	3.4	The ETM registers	3-90	
	3.5	Detailed register descriptions	3-99	
	3.6	Using ETM event resources	3-194	
	3.7	Example ViewData and TraceEnable configurations	3-199	
	3.8	Power Down support	3-203	
	3.9	About the access permissions for ETM registers	3-210	
	3.10	Access permissions for ETMv3.3 and ETMv3.4, SinglePower	3-213	
	3.11	Access permissions for ETMv3.3 and ETMv3.4, multiple power domains	3-216	
	3.12	Access permissions for ETMv3.5, SinglePower	3-220	
	3.13	Access permissions for ETMv3.5, multiple power domains	3-224	
Chapter 4	Sign	Signal Protocol Overview		
	4.1	About trace information	4-230	
	4.2	Signal protocol variants	4-231	
	4.3	Structure of the trace port	4-232	
	4.4	Decoding required by trace capture devices	4-235	
	4.5	Instruction trace	4-237	
	4.6	Data trace	4-241	
	4.7	Context ID tracing	4-243	
	4.8	Debug state	4-245	
	4.9	Endian effects and unaligned access	4-246	
	4.10	Definitions	4-247	
	4.11	Coprocessor operations	4-250	
	4.12	Wait For Interrupt and Wait For Event	4-251	
Chapter 5	ETM	v1 Signal Protocol		
•	5.1	ETMv1 pipeline status signals	5-254	
	5.2	ETMv1 trace packets	5-256	
	5.3	Rules for generating and analyzing the trace in ETMv1	5-257	
	5.4	Pipeline status and trace packet association in ETMv1	5-259	
	5.5	Instruction tracing in ETMv1	5-260	
	5.6	Trace synchronization in ETMv1	5-262	
	5.7	Data tracing in ETMv1	5-264	
	5.8	Filtering the ETMv1 trace	5-267	
	5.9	FIFO overflow	5-268	
	5.10	Cycle-accurate tracing	5-269	
	5.11	Tracing Java code, ETMv1.3 only	5-270	
Chapter 6	ETM	v2 Signal Protocol		
•	6.1	ETMv2 pipeline status signals	6-272	
	6.2	ETMv2 trace packets	6-276	
	6.3	Rules for generating and analyzing the trace in ETMv2	6-277	
	6.4	Trace packet types	6-278	
	6.5	Trace synchronization in ETMv2	6-283	
	6.6	Tracing through regions with no code image	6-289	
	6.7	Instruction tracing with ETMv2	6-290	
	6.8	Data tracing in ETMv2	6-294	
	6.9	Filtering the ETMv2 trace	6-296	
	6.10	FIFO overflow	6-297	
	6.11	Cycle-accurate tracing	6-298	
Chapter 7	FTM	v3 Signal Protocol		
Shupter /	7 1	Introduction	7_200	
	7.1	Packet types	7_301	
	1.2		1-001	

	7.3	Instruction tracing	7-303
	7.4	Data tracing	7-328
	7.5	Additional trace features for ARMv7-M processors, from ETMv3.4	
	7.6	Tracing of exception return, ETMv3.5	
	7.7	Timestamping, ETMv3.5	7-342
	7.8	Virtualization Extensions, ETMv3.5	
	7.9	Behavior of EmbeddedICE inputs, from ETMv3.4	
	7.10	Synchronization	7-348
	7.11	Trace port interface	7-357
	7.12	Tracing through regions with no code image	7-359
	7.13	Cycle-accurate tracing	7-360
	7.14	ETMv2 and ETMv3 compared	7-361
Chapter 8	Trac	e Port Physical Interface	
-	8.1	Target system connector	8-364
	8.2	Target connector pinouts	8-365
	8.3	Connector placement	8-374
	8.4	Timing specifications	8-376
	8.5	Signal level specifications	8-378
	8.6	Other target requirements	8-379
	8.7	JTAG control connector	8-380
Chapter 9	Trac	ing Dynamically Loaded Images	
-	9.1	About tracing dynamically-loaded code	
	9.2	Software support for Context ID	
	9.3	Hardware support for Context ID	9-386
Appendix A	ETM	Quick Reference Information	
	A.1	ETM event resources	A-388
	A.2	Summary of implementation defined ETM features	A-397
Appendix B	Arch	itecture Version Information	
	B.1	ETMv1	B-400
	B.2	ETMv2	B-402
	B.3	ETMv3	B-404
	Glos	sary	

Contents

Preface

This preface introduces the *Embedded Trace Macrocell* (ETM) Architecture Specification. It contains the following sections:

- About this specification on page x
- Using this specification on page xi
- Conventions on page xii
- Additional reading on page xiii
- Feedback on page xiv.

About this specification

This specification describes the ARM *Embedded Trace Macrocell* (ETM) architecture. All ETMs conform to a version of this architecture that covers the following areas of functionality:

- The Programmers' Model, described in Chapter 2 and Chapter 3
- The Trace Port Protocol, described in Chapter 4, Chapter 5, Chapter 6, and Chapter 7
- The Physical Interface, described in Chapter 8.

Some parts of the ETM architecture are IMPLEMENTATION DEFINED. For more information see the relevant ETM *Technical Reference Manual* (TRM). See also *The ETM documentation suite on page xiii*.

Product revision status

The *rnpn* identifier indicates the revision status of some of the products described or referenced in this manual, where:

- **rn** Identifies the major revision of the product.
- **pn** Identifies the minor revision or modification status of the product.

Intended audience

This specification is written for the following target audiences:

- Designers of development tools providing support for ETM functionality. All chapters in this specification are of interest to these users.
- Advanced users of development tools providing support for ETM functionality. Chapter 2 and Chapter 3 are particularly relevant to these users.
- Designers of Trace Port Analyzers. Chapter 8 and *Decoding required by trace capture devices on page 4-235* are particularly relevant to these users.
- Designers of an ARM processor based product that includes an ETM trace port. Chapter 8 is particularly relevant to these users.
- Engineers who want to specify, design or implement an ETM to the ARM ETM Architecture.

Hardware engineers who want to incorporate an ARM ETM into their design must consult the relevant ETM *Technical Reference Manual* listed in *Additional reading on page xiii*. ARM Limited recommends that all users of this specification have experience of the ARM architecture.

Using this specification

This specification is organized into the following chapters:

Chapter 1 Introduction

Read this for an introduction to the ETM.

Chapter 2 Controlling Tracing

Read this for information about how to control a trace run.

Chapter 3 Programmers' Model

Read this for information about the programmers' model for the ETM, including descriptions of the ETM registers. The chapter also describes the use of ETM event resources, and gives examples of the configuration of the **ViewData** and **TraceEnable** functions, that are used to filter the tracing.

Chapter 4 Signal Protocol Overview

Read this for a general description of the different types of information output by the ETM.

Chapter 5 ETMv1 Signal Protocol

Read this for information about the trace port protocol for ETMv1.

Chapter 6 ETMv2 Signal Protocol

Read this for information about the trace port protocol for ETMv2.

Chapter 7 ETMv3 Signal Protocol

Read this for information about the trace port protocol for ETMv3.

Chapter 8 Trace Port Physical Interface

Read this for information about the hardware interface requirements for the ETM.

Chapter 9 Tracing Dynamically Loaded Images

Read this for information about issues relating to tracing dynamically-loaded code. The chapter also describes the use of Context IDs.

Appendix A ETM Quick Reference Information

Read this for quick-reference information about configuring ETM events.

Appendix B Architecture Version Information

Read this for a summary of information about the different architecture versions.

Glossary Read this for definitions of some terms used in this book.

Conventions

Conventions that this manual can use are described in:

- Typographic conventions
- Signals
- Numbers.

Typographic conventions

This manual uses the following typographical conventions:

italic	Introduces special terminology, denotes internal cross-references and citations, or highlights an important note.
bold	Denotes signal names, and is used for terms in descriptive lists, where appropriate.
monospace	Used for assembler syntax descriptions, pseudocode, and source code examples.
	Also used in the main text for instruction mnemonics and for references to other items appearing in assembler syntax descriptions, pseudocode, and source code examples.
SMALL CAPITALS	
	Used for a few terms that have specific technical meanings, and are included in the Glossary.
Colored text	Indicates a link. This can be:
	• a URL, for example, http://infocenter.arm.com
	• a cross-reference, that includes the page number of the referenced information if it is not on the current page, for example, <i>About Embedded Trace Macrocells on page 1-16</i>
	• a link, to a chapter or appendix, or to a glossary entry, or to the section of the document that defines the colored term, for example <i>Exception vector</i> or ETMCR.
In general this specif recommendations. T	ication does not define processor signals, but it does include some signal examples and he signal conventions are:
Signal level	 The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means: HIGH for active-HIGH signals LOW for active-LOW signals.
Lower-case n	At the start or end of a signal name denotes an active-LOW signal.

Numbers

Signals

Numbers are normally written in decimal. Binary numbers are preceded by 0b, and hexadecimal numbers by 0x. In both cases, the prefix and the associated value are written in a monospace font, for example 0xFFFF0000.

Additional reading

This section lists relevant publications from ARM and third parties.

See the Infocenter, http://infocenter.arm.com, for access to ARM documentation.

The ETM documentation suite

This architecture specification is part of the ETM documentation suite and contains information that is relevant to all implementations of the ETM. The other manuals in the ETM documentation suite are IMPLEMENTATION SPECIFIC. Usually, the IMPLEMENTATION SPECIFIC documentation for an ETM comprises:

- An ETM Technical Reference Manual, describing the IMPLEMENTATION DEFINED behavior of the ETM.
- An *ETM Integration Manual*, describing how to integrate the ETM into an ASIC.
- An *ETM Configuration and Sign-off Guide*, that gives information about implementing the ETM. A Configuration and Sign-off Guide is complemented by reference methodology documentation from an EDA tools vendor that describes the implementation flow.

For some ETMs, an *ETM Implementation Guide* is supplied instead of a Configuration and Sign-off Guide. An Implementation Guide includes a description of the implementation flow.

Some exceptions to the usual document set are:

- For the Cortex[™]-A8 processor, the ETM[™] is tightly integrated with the processor, and the ETM-A8 is described in the *Cortex[™]-A8 Technical Reference Manual* (ARM DDI 0344).
- For the Cortex[™]-M3 processor, the CoreSight[™] ETM[™]-M3 is described in the *Cortex[™]-M3 Technical Reference Manual* (ARM DDI 0337).
- There is no IMPLEMENTATION SPECIFIC documentation for some ETMv1 implementations. See *Supported standard configurations in ETMv1 on page 2-77* for more information about these implementations.

See the processor TRM for information about its ETM interface, and any IMPLEMENTATION SPECIFIC ETM documentation.

See Other ARM publications for information on CoreSight Design Kit documents.

Other ARM publications

A CoreSight Design Kit includes the following documents:

- CoreSight Architecture Specification (ARM IHI 0029)
- CoreSight Technology System Design Guide (ARM DGI 0012)
- CoreSight Components Technical Reference Manual (ARM DDI 0314)
- CoreSight Components Implementation Guide (ARM DII 0143)
- the appropriate CoreSight Design Kit Integration Manual
- AMBA AHB Trace (HTM) Technical Reference Manual (ARM DDI 0328)
- RealView ICE and RealView Trace User Guide (ARM DUI 0155).

The following documents include other relevant information:

- ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition (ARM DDI 0406)
- ARM Debug Interface v5 Architecture Specification (ARM IHI 0031)
- ARMv7-M Architecture Reference Manual (ARM DDI 0403).

Feedback

ARM welcomes feedback on its documentation.

Feedback on this specification

If you have comments on the content of this specification, send e-mail to errata@arm.com. Give:

- the title
- the number, ARM IHI 0014Q
- the page numbers to which your comments apply
- a concise explanation of your comments.

ARM also welcomes general suggestions for additions and improvements.

Chapter 1 Introduction

This chapter contains a brief introduction to the *Embedded Trace Macrocell* (ETM). It contains the following sections:

- About Embedded Trace Macrocells on page 1-16
- *ETM versions and variants on page 1-20.*

1.1 About Embedded Trace Macrocells

An *Embedded Trace Macrocell* (ETM) is a real-time trace module providing instruction and data tracing of a processor. An ETM is an integral part of an ARM RealView[®] debug solution.

1.1.1 Structure of an ETM

The main features of an ETM are:

Trace generation Outputs information that helps you understand the operation of the processor. The trace protocol provides a real-time trace capability for processor cores that are deeply embedded in much larger ASIC designs.

— Note –

You cannot determine how the processor is operating by observing the pins of the ASIC, because the ASIC typically includes significant amounts of on-chip memory.

Triggering and filtering facilities

An extensible specification enables you to control tracing by specifying the exact set of triggering and filtering resources required for a particular application. Resources include address comparators and data value comparators, counters, and sequencers.

1.1.2 The debug environment

A software debugger provides the user interface to the ETM. The debugger can configure all the ETM facilities, such as the trace port, typically using a JTAG interface. The debugger also displays the trace information that has been captured.

The ETM compresses the trace information and either:

- Exports it through a trace port. An external *Trace Port Analyzer* (TPA) captures the trace information as Figure 1-1 on page 1-17 shows.
- Writes it directly to an on-chip *Embedded Trace Buffer* (ETB). The trace is read out at low speed using the JTAG interface when the trace capture is complete as Figure 1-2 on page 1-18 shows.

When the trace has been captured the debugger extracts the information from the TPA or ETB and decompresses it to provide a full disassembly, with symbols, of the code that was executed. The debugger can also link this back to the original high-level source code, providing you with a visualization of how the code was executed on the target system.



Figure 1-1 Example debugging environment with TPA

Figure 1-2 on page 1-18 shows how the ETM is used in a complete debug environment. The JTAG interface is also used for other debugging functions, such as downloading code and single-stepping through the program.

1 Introduction 1.1 About Embedded Trace Macrocells



Figure 1-2 Example debugging environment with ETB

1.1.3 Thumb and Java support

Both ARM and Thumb[®] instructions can be fully traced. In processors supporting Jazelle[®], Java bytecodes executed while in Jazelle state can also be traced. The trace contains information about when the ARM processor switches between states.

1.1.4 Trace compression

The ETM compresses trace information to reduce the number of additional pins required on the ASIC, or to reduce the amount of memory required by the ETB.

The ETM uses the following techniques to compress trace information:

- Address information is only output when the processor branches to a location that cannot be directly inferred from the source code.
- When an address is output, high-order bits that have not changed are not output.
- Instruction and data trace can be independently filtered.
- For data accesses you can choose to output:
 - only the data
 - only the address
 - both.
- Trace is only output when the full width of the trace port can be used.
- Some ETMs perform leading zero compression on data values.
- Some ETMs run-length encode instruction trace events.

—— Note ——

For the debugger to be able to decode the trace, you must supply a static image of the code being executed. This restriction means that you cannot trace self-modifying code.

1.2 ETM versions and variants

The ETM is subject to continuous improvement in conjunction with the development of ARM processors. Table 1-1 shows the history of ETM versions and variants. When Table 1-1 does not list different revisions of an ETM the information in the table applies to all revisions.

ETM name	Protocol number	Architecture version
ETM7 Rev 0	1	ETMv1.1
ETM7 Rev 1	2	ETMv1.2
ETM7 Rev 1a	4	ETMv1.2
ETM9 Rev 0	0	ETMv1.0
ETM9 Rev 0a	1	ETMv1.1
ETM9 Rev 1	2	ETMv1.2
ETM9 Rev 2	3	ETMv1.3
ETM9 Rev 2a	5	ETMv1.3
ETM9 r2p2	7	ETMv1.3
CoreSight ETM9	Not applicable	ETMv3.2
ETM10	Not applicable	ETMv2.0
ETM10RV	Not applicable	ETMv3.0
ETM11	Not applicable	ETMv3.1
CoreSight ETM11	Not applicable	ETMv3.2
CoreSight ETM-A5	Not applicable	ETMv3.5
CoreSight ETM-A7	Not applicable	ETMv3.5
CoreSight ETM-A8	Not applicable	ETMv3.3
CoreSight ETM-R4	Not applicable	ETMv3.3
CoreSight ETM-R5	Not applicable	ETMv3.3
CoreSight ETM-M3	Not applicable	ETMv3.5
CoreSight ETM-M4	Not applicable	ETMv3.5

Table 1-1 ETM versions and variants

- In ETMv1, protocol version numbers are used to distinguish between versions of the architecture, and between different implementations of the ETM. Each protocol version corresponds to an architecture version.
- Protocol version numbers are not used in ETMv2 and later, because with these ETM versions you can read the architecture version from the ETMIDR. See *ID Register, ETMIDR, ETMv2.0 and later on page 3-154*.

The following ETMs do not report an architecture version. The different protocol versions enable software tools to implement workarounds for errata in earlier versions.

• ETM protocol version 4 is equivalent to ETM protocol version 2.

– Note –

• ETM protocol versions 5 and 7 are equivalent to ETM protocol version 3.

Chapter 2 Controlling Tracing

This chapter describes the control mechanisms and configuration options provided with the ETM. It contains the following sections:

- About controlling tracing on page 2-22
- ETM event resources on page 2-23
- ETM event logic on page 2-33
- Triggering a trace run on page 2-34
- External outputs on page 2-35
- Trace filtering on page 2-36
- Address comparators on page 2-49
- Operation of data value comparators on page 2-64
- Instrumentation resources, from ETMv3.3 on page 2-69
- Trace port clocking modes on page 2-72
- Considerations for advanced processors, ETMv2 and later only on page 2-74
- Supported standard configurations in ETMv1 on page 2-77
- Supported configurations from ETMv2 on page 2-79
- Behavior when non-invasive debug is disabled on page 2-80.

—Note —

Implementing the tracing controls requires an understanding of Chapter 3 *Programmers' Model*. Make sure you have a good general understanding of Chapter 2 and Chapter 3 before implementing specific controls.

2.1 About controlling tracing

You control tracing in two ways:

Triggering	Triggering controls when the collection of the trace data occurs. Setting a trigger enables you to focus trace collection around your region of interest.		
Filtering	Filtering controls the type of trace information that is collected. It is important to optir usage of the trace port bandwidth, especially when a narrow trace port is used. Filtering trace serves two purposes:		
	• It prevents overflow of the internal FIFO by minimizing the number of data transfers traced. This is especially important when the FIFO is small or the trace port is narrow.		
	• It limits the amount of trace stored by the <i>trace capture device</i> (TCD), for example a TPA or an on-chip trace buffer. This enables more useful information to be stored around the trigger.		
	You can filter the instruction trace or the data trace as follows:		
	• Filter the instruction trace by enabling and disabling trace generation. This is the TraceEnable function.		
	• Filter the data trace by indicating the specific data accesses that must be traced. This is the ViewData function.		
You use the ETM even	t logic to configure the ETM event resources that are used for triggering and filtering.		

Resources *match* for one or more cycles when the condition they have been programmed to check for occurs. Resources are selected to control different aspects of ETM operation, for example:

- when to trigger
- when to perform instruction tracing
- when to perform data tracing.

In the most simple case, where a resource is selected to enable tracing, tracing is performed whenever the resource matches.

In most cases you can define an ETM *event*, where you select a boolean function and two resources to define a condition.

For more information, see ETM event resources on page 2-23 and ETM event logic on page 2-33.

2.2 ETM event resources

The possible ETM event resource types are:

- Address comparators. These can operate on both instruction and data access addresses.
- Data value comparators.
- Context ID comparators, in ETMv2.0 and later.
- Virtual Machine ID comparator, in ETMv3.5.
- Memory map decoders.
- EmbeddedICE[™] module watchpoint comparators.
- Counters.
- A three-state sequencer.
- External inputs.
- Extended external inputs, in ETMv3.1 and later.
- Trace start/stop, in ETMv1.2 and later.
- From ETMv3.3, Instrumentation resources, controlled by software instructions.

Different ETMs implement different selections of resources, and different numbers of some resources such as address comparators. You can read the resource configuration of a particular ETM using its programming interface.

For the number of available resources in standard ETM configurations, see the following:

For ETM7 and ETM9 (ETMv1)

See ETM7 supported configurations on page 2-77.

For other ETMs See the appropriate *Technical Reference Manual*.

Resource identification on page 3-194 describes the exact bit encoding for each resource type. The bit encodings enable you to uniquely identify a particular resource. For each resource type, resources are numbered from 1 to n. Each of the resource types is described in later sections of this chapter.

The resources are classified and described as follows:

Memory access resources

—— Note ———

This section introduces all of the memory access resources. The principal memory access resources are the comparators. Because of the range of comparator options, the detailed description of the behavior and use of the comparators is given in:

- *Address comparators on page 2-49*
- Operation of data value comparators on page 2-64.
- Instrumentation resources, ETMv3.3 and later on page 2-27
- Derived resources on page 2-27
- External inputs on page 2-29.

For information about programming the registers that control these resources, see Chapter 3 Programmers' Model.

2.2.1 Memory access resources

There are the following types of memory access resource:

- single address comparators, used with or without data value comparators
- address range comparators, used with or without data value comparators
- Context ID comparators
- EmbeddedICE module watchpoint comparators
- device-specific memory map decoders
- Virtual Machine ID comparator

Single address comparators

Address comparators compare either the instruction address or the data address against a user-programmed value. There are between zero and 16 single address comparators, but there must be an even number of them. Each pair can have an associated bit-masked data value comparator. See *Data value comparators on page 2-25*.

Each comparator has several configuration bits to determine the match conditions. The available options are:

- instruction fetch
- instruction execute, irrespective of condition code passed or failed
- instruction executed and condition code test passed, in ETMv1.2 or later
- instruction executed and condition code test failed, in ETMv1.2 or later
- data load or store
- data load only
- data store only.

--- Note

From ETMv3.3, an ETM implementation might not support data address comparisons. See *No data address comparator option, ETMv3.3 and later on page 2-25* for more information.

Instruction execute means that the instruction at that address has reached the Execute stage of the pipeline and includes instructions that fail their condition codes. ETMv1.2 introduced the facility to control trace using the result of the condition code test whenever an instruction is executed.

The address comparators are not bit-masked. This means that you cannot use a single comparator to generate a binary range (starts at an offset of 0 and ends at an offset of 2^n). If a range is required, you must use one of the following:

- A pair of comparators configured for address range comparison. See *Address range comparators on* page 2-25.
- The IMPLEMENTATION SPECIFIC memory map decoders described in *Memory map decoder (MMD) on page 2-26*.
- The ARM EmbeddedICE module. This is only available in processors supporting the **RANGEOUT** signal, and enables you to carry out full masked address comparisons using a single EmbeddedICE comparator.

Typically, a single address comparator only *matches* for a single cycle, regardless of its configuration. This ensures that counter and sequencer transitions occur cleanly, without the possibility of multiple counts or transitions from, for example, memory wait states. For more information see *Address comparators on page 2-49*.

The 32-bit address from the ARM processor, that might have bits [1:0] masked depending on whether these bits can be safely predicted, is compared with the address value.

In ETMv2.0 and later, you can make address comparators conditional on a Context ID comparator matching. Every Context ID comparator is available to every address comparator for use in this way.

In ETMv3.2 and later, with a processor that supports the Security Extensions, you can configure the comparator to match only in the Secure state, only in the Non-secure state, or in both Secure and Non-secure states.

In ETMv3.5, you can configure comparator matching to depend on the current processor mode.

In ETMv3.5, with a processor that supports the Virtualization Extensions, you can configure the comparator matching to depend on:

- whether the processor is in Hyp mode
- the value of the *Virtual Machine ID* (VMID).

If you use a comparator with the Exact match bit set to 1 in the programming of **TraceEnable** or **ViewData**, tracing is Imprecise. See *Exact matching, in ETMv2.0 and later on page 2-54* for more information.

Address range comparators

The single address comparators are arranged in pairs to form an address range resource. An address range comparator is programmed as follows:

- the first comparator is programmed with the range start address
- the second comparator is programmed with the range end address.
- the second comparator value *must* be greater than the first comparator value.

The resource matches if the address is in the following range:

(address >= range start address) AND (address < range end address)

An address range comparator can operate on instruction or data addresses.

UNPREDICTABLE behavior occurs if the two address comparators are not configured in the same way. For example, behavior is UNPREDICTABLE if one comparator is configured to match on instruction fetch and the other is configured to match on instruction execute.

Features such as out of range are dealt with using:

- Boolean operations available in the event logic. See ETM event logic on page 2-33
- exclude regions in TraceEnable and ViewData. See Trace filtering on page 2-36.

—— Note —

From ETMv3.3, an ETM implementation might not support data address comparisons. See *No data address comparator option, ETMv3.3 and later* for more information.

Typically, an address range resource matches for a continuous number of cycles. The match first occurs when the address is in the correct range. The comparator remains in this state until a new address outside the matching range is generated. Any access outside the matching range causes the comparator to go inactive. For more information see *Address comparators on page 2-49*.

No data address comparator option, ETMv3.3 and later

From ETMv3.3, it is IMPLEMENTATION DEFINED whether an ETM macrocell supports data address comparisons. Support for data address comparisons is indicated by bit [12] of the ETMCCER. See *Configuration Code Extension Register*, *ETMCCER*, *ETMv3.1 and later on page 3-158*. This bit is set to 1 if data address comparisons are *not* supported. This means that, from ETMv3.1, this bit can be checked to see if data address comparisons are supported. If reading the ETMCCER returns bit [12] = 0 then data address comparisons are supported.

If an implementation does not support data address comparisons:

- Setting the Access type field, bits [2:0], of an ETMACTR to a data operation causes UNPREDICTABLE behavior. See *Address Comparator Access Type Registers, ETMACTRn on page 3-127*.
- Data value comparators are not supported:
 - The Number of data value comparators field, bits [7:4], of the ETMCCR returns a value of b0000. See *Configuration Code Register, ETMCCR on page 3-109.*
 - The ETMDCVRs and ETMDCMRs are not implemented and Read-As-Zero. These are registers 0x030 to 0x04F, at addresses 0x0C0-0x13C in a memory-mapped implementation.

— Note –

The ETM architecture permits an implementation to support data address comparisons even if it does not implement any data value comparators.

Data value comparators

Each pair of address comparators can be associated with a specific data value comparator. An address comparator that has an associated data value comparator also has a data value comparison enable field.

A data value comparator monitors the data bus only when a load or store operation occurs.

Data value comparisons are not supported for address comparators configured for instruction addresses. UNPREDICTABLE behavior results if a data value comparison is enabled for an instruction Fetch or Execute comparator.

The number of data value comparators is IMPLEMENTATION DEFINED. Between zero and eight address comparator pairs can have associated data value comparators. *About the data value comparator registers on page 3-133* describes exactly how data value comparators must be allocated to the address comparators.

A data value comparator has both a value register and a mask register, so it is possible to compare only certain bits of the pre-programmed value against the data bus.

For information on data value comparisons during aborts, see Exact matching, in ETMv2.0 and later on page 2-54.

An address comparison, or address range comparison, is qualified by the data value comparison.

ETMv1.2 and later also supports matching if the data value comparison does not match.

The behavior of the comparators for data value comparisons, for all ETM versions, is described in *Operation of data* value comparators on page 2-64.

Context ID comparators

In ETMv2.0 and later, you can use Context ID comparators for trace filtering. Each has a 32-bit value register, and one mask register is shared between all Context ID comparators. Context ID comparators can be used directly by address comparators, or selected as part of an event. There are between zero and three Context ID comparators. For more information, see *About the Context ID comparator registers*, *ETMv2.0 and later on page 3-146*.

Virtual Machine ID comparator

In ETMv3.5, you can use the Virtual Machine ID comparator for trace filtering. The comparator has an 8-bit value register, used to compare with the current Virtual Machine ID. The Virtual Machine ID comparator can be used directly by address comparators, or selected as part of an event. See *Filtering by state and mode, in ETMv3.5 on page 3-131*.

EmbeddedICE watchpoint comparators

You can use the EmbeddedICE module watchpoint comparators as additional trigger resources.

—— Note ——

- This resource is not available in all implementations. For example, it is not available on ETMs for the ARM10 and ARM11 product families, because these processors do not have the RANGEOUT output.
- EmbeddedICE comparators are architecturally defined in all versions of the ETM architecture, even though some ETMs do not implement them.

In ETMv3.3 and earlier, if an ETM implements EmbeddedICE watchpoint comparator inputs then it provides two inputs. These correspond to the **RANGEOUT[1:0]** signals, that are available from ARM7 and ARM9 processors only.

From ETMv3.4, the number of EmbeddedICE watchpoint comparator inputs is IMPLEMENTATION DEFINED, in the range 0 to 8. For more information about the implementation of EmbeddedICE watchpoint comparator inputs in ETMv3.4 and later, see *Behavior of EmbeddedICE inputs, from ETMv3.4 on page 7-346*.

Memory map decoder (MMD)

Some system designs contain an address decoder that divides the memory space statically into different regions. For example, the MMD might divide the memory into separate regions for RAM, ROM, and peripherals. For these systems, you can customize the ETM with external logic for a particular application, to enable low-cost decoding of address regions.

— Note –

- The MMD is not available in all implementations. When an ETM does not implement an MMD you can use the **EXTIN** inputs as an imprecise tracing alternative. For more information, see *External inputs on page 2-29*.
- MMDs are architecturally defined in all versions of the ETM architecture, even though some ETMs do not implement them.

As with the full address comparator resources, up to 16 MMDs are supported. An additional control register enables you to configure statically the memory decode map to be used.

The interface to the external *Memory Map Decode* (MMD) logic is IMPLEMENTATION SPECIFIC. See the appropriate *Technical Reference Manual* for more information.

The MMD behaves in a similar way to the address range comparators, except that the MMD always uses the full 32-bit address, and you must implement any masking of addresses externally.

The instruction and data addresses that the decoder operates on are *registered*. The MMD becomes active when the address first matches, and remains active until the comparison fails.

If precise memory comparisons are required, you must ensure that the match is active only for a single cycle. This ensures that the behavior is identical to the full address comparators described earlier in this section. See *Single address comparators on page 2-24*.

The comparisons are likely to be simple bit-masked comparisons. This behavior is similar to that of a typical memory decoder present in the ASIC memory system. The hardware required to implement this is minimal.

Memory map decoding is only possible as Fetch stage comparisons. No attempt is made to produce or select Execute stage versions. You are likely to use these resources primarily to decode the peripheral address map, and possibly to subdivide the ARM processor code and data space. **ViewData** is precise when based on memory map data address comparisons resources. See *ViewData and filtering the data trace on page 2-42*.

For a Harvard ARM processor, that is, one with separate instruction and data memory interfaces, the designer of the memory map decoder must choose one of the following decode strategies:

- Apply the same decode map to both the instruction and data address buses.
- Decode the instruction and data address buses separately.

This is preferable because, for example, instructions are never fetched from the peripheral memory space.

The exact MMD map is IMPLEMENTATION SPECIFIC. At any one time there are only 16 memory map resources available. Many ASICs have a more complex memory map than this, so the ETMASICCR, register 0x003, can be used to configure the MMD logic. For example, you can use this register to switch between instruction address and data address decoding. You are unlikely to use more than one or two bits of this register for this purpose.

2.2.2 Instrumentation resources, ETMv3.3 and later

From ETMv3.3, an ETM can include up to four Instrumentation resources. These resources can be set, cleared or pulsed by low-overhead ARM or Thumb instructions. In this context, set means the resource is active, corresponding to a logic 1 output, and clear means a resource is inactive, corresponding to a logic 0 output.

When a resource is pulsed it is set for the current cycle and cleared from the following cycle.

Instrumentation resources are described in more detail in Instrumentation resources, from ETMv3.3 on page 2-69.

2.2.3 Derived resources

There are three types of derived resource. These are resources that are not directly related to memory accesses, and are:

- 16-bit counters. See *Counters on page 2-28*.
- The sequencer (state machine). See *Sequencer on page 2-28*.
- The trace start/stop resource. See *Trace start/stop resource on page 2-29*.

There are between zero and four counters, and there is zero or one sequencer.

The trace start/stop resource is always present in ETMv1.2, and is optional in ETMv2.0 and later.

Counters

Each counter is clocked by the system clock, even on cycles when the processor is stalled. The counter decrements when its counter enable is active. Operation of the counter is controlled by a count enable event. You configure the counter to decrement, at full system clock speed, by setting the count enable event to TRUE.

The counters are 16-bit, so they can count from 1 to 65535 events.

Each counter has a programmable reload register. You can define an event that causes the counter to be reloaded from this register. This reload event takes priority over the count enable event.

When the counter reaches zero it remains at zero and the resource becomes active. It remains active until the counter is reloaded.

You can read and write the counter values using registers. See *About the counter registers on page 3-137* and *ETM Programming bit and associated state on page 3-97*.

In ETMv3.5, the ETM supports one counter having a reduced function. This counter decrements every cycle and always reloads when it reaches zero. See *Reduced function counter*, *ETMv3.5 on page 3-137*.

Sequencer

An ETM provides a three-state sequencer. If you require multiple-stage trigger schemes, the trigger event is usually based on a sequencer state. If you want the trigger to be derived from a single event, you do not require the sequencer.

Figure 2-1 shows the sequencer state diagram. The sequencer has three possible next states (the current state and two others), and can change state on every clock cycle. The state transitions are controlled with events. For more information see *ETM event logic on page 2-33*.

On every cycle the sequencer does one of the following:

- remains in the current state
- moves to one of the other two states.



Figure 2-1 Sequencer state diagram

On an ETM reset, the sequencer goes to State 1. See Reset behavior on page 3-95.

Whatever the current state of the sequencer, there are two state transition events that change its state, and:

if both of these state transition events are active the sequencer remains in its current state

- if neither of these state transition events is active the sequencer remains in its current state
- the behavior of the sequencer is UNPREDICTABLE if either of these state transition events has not been programmed.

You can read and write the current state of the sequencer. See *About the sequencer registers on page 3-143* and *ETM Programming bit and associated state on page 3-97*.

Trace start/stop resource

In ETMv2.0 and later, the trace start/stop resource is available and gives the current state of the trace start/stop block that is used in the generation of the **TraceEnable** filtering signal. This resource can be used even if it is not in use by **TraceEnable**. For more information see *The trace start/stop block on page 2-40*.

For more information about TraceEnable, see Trace filtering on page 2-36.

Before ETMv2.0, the trace stop/start block is available only for use by TraceEnable.

2.2.4 External inputs

There are five types of input resource:

- a hard-wired input, that is always TRUE
- external inputs
- extended external input selectors
- a Non-secure state resource
- a prohibited region resource.

Hard-wired input

External input 16 is hard-wired to provide a permanently active resource. This resource is always TRUE. It is used to permanently enable or disable events. For example, to enable tracing permanently the hard-wired input can be connected to the **TraceEnable** event.

FALSE is generated as the inverse of this resource, and can be used to disable an event.

External inputs

External inputs enable the ETM to respond to events outside the ETM, such as interrupts, or a trigger from another processor. They are always Imprecise.

— Note –

The external inputs, **EXTIN**, are not related directly to memory accesses. Tracing is Imprecise if you use them in any way to enable or disable tracing. For more information about Imprecise Tracing, see *Imprecise TraceEnable* events on page 2-39.

Extended external input selectors

Extended external inputs are only defined in ETMv3.1 and later.

Extended external input selectors enable you to select inputs from a large number of extended external inputs. Figure 2-2 on page 2-30 shows an example with four extended external inputs and two extended external input selectors.



Figure 2-2 Extended external inputs example

Each extended external input selector is programmed to select from one of the extended external inputs, and is then available for use by any of the event blocks in the same way as any ordinary external input. An example of their use is to enable performance monitoring events to be used by the ETM.

Non-secure state resource

The Non-secure state resource enables events to be conditional on the security level.

Prohibited region resource

The prohibited region resource enables events to be disabled while trace is prohibited. This is particularly useful when using the ETM for performance monitoring, so that cycles spent in prohibited regions are not counted.

2.2.5 Example resource configuration

Figure 2-3 shows an example ETM resource configuration. It also shows the resource match signals that you can generate using the configuration.



Figure 2-3 Example resource configuration

You can filter address comparator matches by Context ID and processor state. In ETMv3.5 you can also filter:

- based on processor mode.
- based on the VMID, for implementations that support the Virtualization Extensions.

Depending on the value of the Address Comparator Access Type Registers, any of these values, alone or in combination, can be used to filter an address comparator match. See *Address Comparator Access Type Registers, ETMACTRn on page 3-127*.

Figure 2-4 on page 2-32 shows the address comparator capabilities with ETMv3.5.



Figure 2-4 Address comparator match filtering in ETMv3.5

2.3 ETM event logic

In this document, the word *event* is used to indicate a Boolean combination of two ETM event resources. AND and OR operations are supported, and one or both of the two ETM event resource inputs can be negated. For more information about the ETM resources see *ETM event resources on page 2-23*.

Events control the basic transitions in the ETM, for example sequencer state changes. The combination of the two event resources enables many typical combinations to be easily expressed. For example, you can set a trigger to occur when a specified instruction executes a certain number of times.

See Using ETM event resources on page 3-194 for more information.

In some documentation:

- *complex event* is used to mean an ETM event
- *simple event* is used to mean an ETM event resource.

2.4 Triggering a trace run

You can use a trigger signal to specify when a trace run is to occur. You determine the trigger condition by using the event logic to configure the event resources. See *ETM event logic on page 2-33* and *ETM event resources on page 2-23*.

The trigger event specifies the conditions that must be met to generate a trigger signal on the trace port. When the trigger event occurs, the trigger is output as soon as possible, and therefore might not be aligned with the rest of the trace. The trigger is output over the trace port using a code that can be readily understood by the *trace capture device* (TCD). See *Decoding required by trace capture devices on page 4-235*.

The TCD uses the trigger in the following ways:

Trace after The trigger can indicate to the TCD that the trace information must be collected from the trigger point onwards. This is often called a *start trigger* and is used to find out what happens after a particular event, for example what happens after entering an interrupt service routine. Often, in addition, a small amount of trace data is collected before the trigger condition. This enables the decompression software to synchronize with the trace, ensuring that it can successfully decompress the code around the trigger point.

Trace before

The trigger can be used to stop collection of the trace. In this case the TCD acts like a large FIFO, so that it always contains the most recent trace information and the older information overflows out of the trace memory. The trigger indicates that the FIFO must stop, so the memory contains all the trace information before the trigger event. This is often called a *stop trigger* and is used to find out what caused a certain event, for example, to see what sequence of code was executed before entering an error handler routine. Often, in addition, a small amount of trace data is collected after the trigger condition.

Trace about

You can set the trigger between the start point and the stop point, so that the trace memory contains a defined number of events before the trigger point and a defined number of events after it. This is often called a *centre trigger*.

The generation of a trigger does not affect the tracing in any way.

A simple trigger can be based on memory access address or data matches, for example the execution of an instruction from a particular address. However, a more complicated set of trigger conditions is possible, such as executing a particular instruction several times, or a particular sequence of events occurring before the trigger is asserted.

In any trace run, only a single trigger can be generated by the ETM. However multiple triggers from different sources are permitted in a CoreSight system. See the *CoreSight Architecture Specification* for more information. When the trigger has been asserted you must set the ETM Programming bit of the ETMCR to 1, and then clear it to 0, before another run can begin. For more information see *Main Control Register, ETMCR on page 3-100*.

2.5 External outputs

Some applications can use external outputs, for example to trigger a second ETM on-chip. Up to four external outputs are supported. Each output is controlled by an event, programmable in the same way as any ETM event.

When the ETM Programming bit is set to 1, the external outputs are forced LOW. See *Main Control Register, ETMCR on page 3-100.*

2.6 Trace filtering

You can use ETM events to disable and enable tracing as the trace run proceeds. Suspending and enabling tracing under certain conditions enables you to make best use of the storage capacity of the trace capture device, because capacity is not used up while tracing is suspended. For example, you might want to trace the execution of a particular function that occurs infrequently. If a particular trace run proceeds without interruption, you might observe only one or two occasions when the function executes. However, by disabling trace when that function is not executing you can ensure that the trace memory is filled only with relevant information. In this way, you can capture many more instances of the execution of the function, and the information extends over a greater period of time.

Whenever the trace is re-enabled, a full 32-bit address is output on the trace port, giving the address of the first instruction traced. If Context ID tracing is enabled, the current Context ID is also output. This provides full synchronization, so the decompressor is always able to start decompression from this point. Because of this overhead, we recommend that you do not disable the trace for only a small number of instructions. Enabling and disabling the trace over only a few instructions results in an increase in trace information passed through the trace port.

—— Note ——

If you attempt to disable tracing so briefly that the sequence required to re-enable tracing cannot be output, the ETM might continue tracing during the intended interval.

There are two principal ways to filter the trace:

- You can use the **TraceEnable** function to filter the instruction trace by enabling or disabling tracing dynamically. Figure 2-5 on page 2-38 shows the logic used for **TraceEnable** configuration.
- When **TraceEnable** is asserted, you can use the **ViewData** function to filter the data trace by enabling address and data tracing, for either regions of code or individual addresses. Figure 2-8 on page 2-43 shows the logic used for **ViewData** configuration.

You can also configure the **FIFOFULL** signal to optimize use of the FIFO. Figure 2-10 on page 2-46 shows the logic used for **FIFOFULL** configuration.

ETMv3.0 and later provides a data suppression mechanism. When data suppression is enabled and the amount of data in the FIFO exceeds the preset FIFO level, then no more data can be traced. The ETM stops tracing data rather than stopping the processor. See *Data suppression on page 2-47* for more information.

From ETMv3.3, it is IMPLEMENTATION DEFINED whether data suppression is supported. For more information. See *Main Control Register, ETMCR on page 3-100*.

2.6.1 Definitions of when an ETM is tracing

In this specification:

- An ETM is said to be tracing when **TraceEnable** is active and no condition exists that prohibits tracing. Conditions that prohibit tracing include:
 - The processor is in Debug state.
 - The processor is in a *Wait For Interrupt* (WFI) or *Wait For Event* (WFE) condition. See *Wait For Interrupt and Wait For Event on page 4-251*.

_____ Note _____

Some ETMs might not prohibit tracing while the processor is in a WFI or WFE condition.

- The ETM FIFO has overflowed.
- Tracing is prohibited. See *Behavior while tracing is prohibited on page 2-37*.
- Tracing is said to have *restarted* whenever tracing becomes active. This includes tracing becoming active after the removal of a condition that prohibits tracing.
2.6.2 Behavior while tracing is prohibited

Some processors prohibit tracing at certain times, for example when executing some Secure code. These areas are called *prohibited regions*. When entering a prohibited region:

- A branch packet is generated. The address of the first instruction in the prohibited region is not given, and is traced as 0. The instruction set traced is IMPLEMENTATION DEFINED but fixed to always be the same. If an exception caused entry to the prohibited region, the exception type is given in the branch address packet. The Hyp mode in the branch packet is always 0.
- If the security state changed on entry to the prohibited region the new Context ID is not traced. If the VMID changes on entry to the prohibited region the new VMID is not traced.
- When the branch packet has been generated, tracing stops. No instructions in the prohibited region are traced.
- Any out-of-order data corresponding to out-of-order placeholders that have already been traced are traced when the data value is returned.
- If cycle-accurate mode is enabled, the cycle counter continues to count. When tracing restarts, cycles spent in the prohibited region are included in the cycle count.
- Instruction address comparators do not match on any instruction in the prohibited region.
- Data address comparators ignore any data transfers corresponding to instruction in the prohibited region. If an address range comparator matches on the last data transfer before entering the prohibited region, it continues to match throughout the prohibited region. See *Resource identification on page 3-194* for more information.
- Context ID comparators are disabled during the prohibited region.
- Instrumentation instructions executed when in a prohibited region have no effect. Entry to a prohibited region has no effect on the current state of any of the instrumentation resources.
- Other resources, such as the counters, sequencers, external outputs and trigger, behave as normal. These can be disabled using the trace prohibited resource, b110 1110. See *Resource identification on page 3-194*.

Normally, entry into a prohibited region from a non-prohibited region occurs only because of entering a Secure privileged mode. Tools must be aware of whether tracing is prohibited in Secure modes, so that they can detect prohibited regions.

An implementation can include signals that determine whether non-invasive debug is permitted in Secure modes. If these signals change dynamically to prohibit tracing of the current code, the ETM must behave as described in this section, with the following additional instructions:

- Whether the branch packet is generated is IMPLEMENTATION SPECIFIC.
- The entry point to the prohibited region might be imprecise. This means that tracing might continue after the assertion of the signals indicating that non-invasive debug is prohibited.

If the signals change dynamically and cause exit from a prohibited region, the restart of tracing might be imprecise. When the signal prohibiting non-invasive debug is deasserted there might be a delay before tracing restarts.

The ETM architecture permits prohibited regions to occur anywhere, although no architectural mechanism is provided to prohibit trace in Non-Secure code. Support for prohibited regions in Non-Secure code is IMPLEMENTATION DEFINED. Although IMPLEMENTATION DEFINED, the behavior described in this section still applies to Non-secure code. Also, when in a prohibited region in Non-Secure code, the Non-Secure resource must be LOW.

2.6.3 **Programming strategies**

Both **TraceEnable** and **ViewData** are controlled with events and resources. There are two possible programming strategies. You can do either or both of the following:

- Use address comparators to set address ranges inside which trace is enabled.
- Set one or more addresses to turn on tracing and set one or more addresses to turn it off.

This is controlled by the trace start/stop block. The state of the trace start/stop block is given by the trace start/stop resource. For more information see:

- The trace start/stop block on page 2-40
- TraceEnable Start/Stop Control Register, ETMTSSCR, ETMv1.2 and later on page 3-116.

The advantage of using the trace start/stop resource is that any subroutine calls that are outside the function address range are also included in the trace.

2.6.4 TraceEnable and filtering the instruction trace

The trace port uses the TraceEnable signal to turn tracing on and off during a trace run.

TraceEnable is generated by:

- An enabling trace enable event. When the event is active tracing can occur.
- A trace start/stop address comparator, the trace start/stop block, ETMv1.2 and later.
- Either include or exclude address regions that are specified by:
 - the address range resources
 - memory map decode resources
 - individual addresses using the address comparator resources, in ETMv1.2 and later.

—— Caution —

If data address comparators are used in exclude regions, **TraceEnable** behavior is UNPREDICTABLE. Therefore, if you want to use data address comparisons to define trace exclude regions, use the data address comparators as ETM resources that can be used to define the **TraceEnable** enabling event.



Notes: * indicates components present only in ETMv1.2 and later.

‡ indicates optional components, present only in ETMv3.4 and later.

Most resource inputs are not shown, see text for details.

Figure 2-5 TraceEnable configuration

The operating mode, include or exclude, is defined statically for each trace run. Mixing include and exclude regions is not supported. Figure 2-5 shows the structure of the **TraceEnable** signal.

An exclude region is useful for excluding library code or particular functions that are known to generate a lot of data.

An include region enables all code inside a simple range to be traced, for example the FIQ and IRQ handlers.

You configure the **TraceEnable** logic by programming the **TraceEnable** registers as Figure 2-6 shows. For more information, see *About the TraceEnable registers on page 3-116*.

From ETMv3.3, if the **TraceEnable** include/exclude function is used to exclude a specific instruction then TraceEnable remains low until the next instruction.



‡ Only present in ETMv3.4 and later.

Figure 2-6 Programming the TraceEnable logic

Data-controlled instruction tracing

You can control instruction tracing using data accesses. This means that you can trace a load or store instruction based on the data accesses that the instruction performs, rather than only on its instruction address. You can configure the access type by setting the access type value in the ETMACTR. See *About the address comparator registers on page 3-126*.

— Note —

In ETMv1.x, the data for an LSM instruction is traced if and only if **ViewData** is active for the first data access in the instruction. If **ViewData** is active only for the second or subsequent data access, then the instruction is traced as Instruction Executed rather than Instruction with Data.

——— Caution —

- If data address comparators are used in exclude regions, TraceEnable behavior is UNPREDICTABLE.
- If you want to use data address comparisons to define trace exclude regions, use the data address comparators as ETM resources that define the **TraceEnable** enabling event.

Imprecise TraceEnable events

If TraceEnable is imprecise for any reason, any of the following might occur:

- tracing might not turn on in time to trace the required instruction
- tracing might not turn off in time to avoid tracing a specific instruction
- the data for an instruction might not be traced
- trace might be missing at the start of a trace region
- extra trace might appear at the end of a trace region.

With the exception of some IMPLEMENTATION DEFINED configurations, the **TraceEnable** signal is Imprecise if the resource that causes it to change is any of the following:

- Anything selected by the enabling event
- An address comparator configured for Fetch-stage instruction addresses
- An address comparator with its Exact match bit set to 1, ETMv2.0 and later

- An address comparator configured for data addresses, before ETMv1.2
- An address comparator connected to a Context ID comparator, where the Context ID changes. This is imprecise for ETMv3.0 and later. It is precise in ETMv2.x.
- A memory map decoder.

— Note ——

See the appropriate ETM *Technical Reference Manual* for information about any IMPLEMENTATION DEFINED configurations for which the **TraceEnable** signal is not imprecise.

Rules for the transition of TraceEnable

Transitions of TraceEnable obey the following rules:

- **TraceEnable** can transition from LOW to HIGH at any time.
- When instruction tracing is enabled, **TraceEnable** can transition from HIGH to LOW only at the end of an instruction. If the processor supports out-of-order data transfers:
 - TraceEnable must remain HIGH until the execution of all outstanding data instructions has completed.
 - If there is no outstanding data instruction, **TraceEnable** must remain HIGH until the end of the current instruction.

—— Note ——

Instruction tracing is enabled by default. From ETMv3.1 it can be disabled by setting the Data-only mode bit, bit [20], of the ETMCR to 1. See *Main Control Register; ETMCR on page 3-100*.

• When instruction tracing is disabled, **TraceEnable** can transition from HIGH to LOW at any time.

The trace start/stop block

The trace start/stop block is shown in Figure 2-7. It is only available in ETMv1.2 and later:

- in ETMv1.2, the trace start/stop block is always present
- from ETMv2.0, it is optional whether the trace start/stop block is implemented.



Figure 2-7 Trace start/stop block

From ETMv2.0, the output of the block has two uses, both of which are shown in Figure 2-7, and in Figure 2-5 on page 2-38:

• It provides direct control of **TraceEnable** operation. This control is gated by the **EnOnOff** signal, as Figure 2-5 on page 2-38 shows. For more information see *Using the trace start/stop block to control TraceEnable on page 2-41*.

It provides an ETM resource, resource type b101 with index b1111 (resource number b101 1111). If the trace start/stop block is implemented this resource is always available, regardless of the state of the **EnOnOff** signal.

In ETM v1.2, the trace start/stop block does not provide an ETM resource, and the only use of the block is the direct control of **TraceEnable**.

In all implementations of the trace start/stop block, the address comparators can provide start and stop inputs to the block:

- Bits [15:0] of the ETMTSSCR define address comparators to use as start addresses for the trace start/stop block. If one of the specified address comparators matches then the trace start/stop block receives a start signal and asserts its output HIGH. The output remains asserted HIGH until the block receives a stop signal.
- Bits [31:16] of the ETMTSSCR define address comparators to use as stop addresses for the trace start/stop block. If one of the specified address comparators matches then the trace start/stop block receives a stop signal and takes its output LOW. The output remains deasserted (LOW) until the block receives a start signal.
- The behavior of the trace start/stop block is UNPREDICTABLE if the same address comparator is used as both the start input and the stop input to the block.

For more information about configuring the ETMTSSCR see *TraceEnable Start/Stop Control Register*, *ETMTSSCR*, *ETMv1.2 and later on page 3-116*.

From ETMv3.4, if an ETM implements any EmbeddedICE watchpoint comparator inputs then those inputs can be used as start and stop inputs to the trace start/stop block. Bit [20] of the ETMCCER indicates that the trace start/stop block can use the EmbeddedICE watchpoint inputs. See *Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158.* If this bit is set to 1, bits [7:0] of the TraceEnable Start/Stop EmbeddedICE Control Register specify EmbeddedICE inputs to use as start inputs to the trace start/stop block, and bits [23:16] specify EmbeddedICE inputs to use as stop inputs to the block. For more information see *TraceEnable Start/Stop EmbeddedICE Control Register, ETMTESSEICR, ETMv3.4 on page 3-160.*

——Note —

- From ETMv3.4, an ETM that does not implement any address comparators might implement a trace start/stop block that only has EmbeddedICE watchpoint comparator inputs.
- In all earlier ETMs, it is only possible to implement a trace start/stop block on an ETM that includes address comparators, and the address comparators are available as inputs to the trace start/stop block.

When an ETM reset occurs, the state of the trace start/stop logic is reset to the OFF state.

Using the trace start/stop block to control TraceEnable

In ETMv1.2 or later, you can turn instruction tracing on or off whenever certain instructions are executed or when specified data addresses are accessed. This means that you can trace functions, subroutines, or individual variables held in memory.

You can use the trace start/stop block to enable or disable tracing when any single address comparator matches. The effect is precise only if the address comparison is based on instruction execution or data addresses. You can use instruction fetch comparisons, but the effect is not precise.

From ETMv3.4, the EmbeddedICE watchpoint comparator inputs can also be used as inputs to the trace start/stop block, and therefore can be used to enable or disable tracing in the same way as address comparator matches.

The **EnOnOff** signal, shown in Figure 2-5 on page 2-38, determines whether the trace start/stop block controls **TraceEnable** operation:

EnOnOff LOW: The state of the trace start/stop logic is ignored, and does not directly control **TraceEnable**.

-Note -

The trace start/stop block output is still available as an ETM resource, and can be used to define the TraceEnable enabling event, as Figure 2-5 on page 2-38 shows.

EnOnOff HIGH: TraceEnable is controlled by the trace start/stop block. Tracing only occurs after a start address matches, but before an end address matches. The include/exclude logic still applies. For example, tracing does not occur if the address is in a valid excluded range.

EnOnOff is controlled by bit [25] of the ETMTECR1. See *TraceEnable Control 1 Register, ETMTECR1 on page 3-118.* If you set bit [25] LOW (0), **TraceEnable** behavior is backwards-compatible with ETM versions 1.0 and 1.1.

— Note –

- Comparisons occur sequentially in address order. For every ON comparison there must be a corresponding OFF comparison. If two separate address comparators are set to conflict (one ON, one OFF), then the OFF comparison is ignored.
- Additional information about the operation of the trace start/stop block is given in *Parallel execution on* page 2-74.

An example of how to program the **TraceEnable** logic is given in *An example TraceEnable configuration on page 3-200.*

2.6.5 ViewData and filtering the data trace

The trace port uses **ViewData** to control whether or not the information for a particular data access is output in the trace stream. By reducing the amount of data trace that is output you can reduce the bandwidth required through the trace port and help prevent the on-chip FIFO from overflowing.

In ETMv1.x only, for *Load/Store Multiple* (LSM) instructions, **ViewData** is sampled only for the first access of the sequence. This means that either none or all of the words transferred are traced. In these ETM versions, this is necessary for successful decompression, and because the transferred data must be associated with the correct ARM processor registers.

From ETMv2.0, ViewData is sampled for each access.

— Note —

The ViewData signal is ignored by the ETM if TraceEnable is not asserted.

Data tracing is controlled in a similar way to TraceEnable. Control is provided by:

- an enabling event, used to control data tracing
- include and exclude address regions, specified by:
 - the address range resources
 - memory map decode resources
 - individual addresses using the address comparator resources.



Note: Most Resource inputs are not shown, see text for details.

Figure 2-8 ViewData configuration

Exclude regions are provided so that you can:

- exclude large areas
- selectively exclude small regions or single addresses from an include region.

The exclude region might be from a memory map decoder, for example. The exclude region, defined as not being inside the specified address range, is specified as:

(address < range start address) OR (address >= range end address).

You configure the **ViewData** logic by programming the **ViewData** registers as Figure 2-9 shows. For more information, see *About the ViewData registers on page 3-122*.



Figure 2-9 Programming the ViewData logic

Imprecise ViewData events

If ViewData is imprecise for any reason, any of the following might occur:

- ViewData might not turn on in time to trace the required data
- ViewData might not turn off in time to avoid tracing specific data.

ViewData is imprecise if the resource that causes it to change is any of the following:

- anything selected by the enabling event
- an address comparator configured for Fetch-stage instruction addresses
- an address comparator with its Exact match bit set to 1.

_____Note _____

The Exact match bit is present only from ETMv2.0.

Setting start and stop conditions

In ETMv2.0 and later, you can use the trace start/stop resource with **ViewData**. The trace start/stop resource is used and selected through the enabling event, as Figure 2-8 on page 2-43 shows, but its effect is imprecise.

— Note ——

Although it is permitted, it is unusual for the trace start/stop resource to be enabled in **TraceEnable** if you are using it to control **ViewData**.

Filter Coprocessor Register Transfers (CPRT) in ETMv3.0 and later

From ETMv3.0, two bits of the ETMCR, register 0, together control *Coprocessor Register Transfer* (CPRT) tracing. The two bits are:

- bit [1], Monitor CPRT
- bit [19], Filter CPRT.

Table 2-1 shows these bit combinations.

Table 2-1 Filter CPRT and monitor CPRT combinations				
ETMCR bits Monitor CPRT	Filter CPRT	Description		
0	0	CPRTs not traced		
0	1	unpredictable		
1	0	All CPRTs traced		
1	1	CPRTs traced only when ViewData is active		

See Coprocessor operations on page 4-250 for more information on CPRT instructions. See Main Control Register, ETMCR on page 3-100 for a full description of the ETMCR.

Operation of ViewData

A data transfer is traced only if all of the following conditions apply:

- the ViewData enabling event is active
- the transfer does not match any data address comparator that is selected as a ViewData Exclude resource
- the instruction that caused the transfer does not match any instruction address comparator that is configured as a ViewData Exclude resource
- no Memory Map Decode resource that is selected as a ViewData Exclude resource is active
- at least one of the following conditions applies:
 - ViewData is configured for Exclude-only mode
 - the transfer matches a data address comparator that is selected as a ViewData Include resource
 - the instruction that caused the transfer matches an instruction address comparator that is selected as a ViewData Include resource
 - at least one Memory Map Decode resource that is selected as a ViewData Include resource is active.

ViewData operation examples for Exclude mode

In the following examples, the ViewData enabling event is active and no Memory Map Decode resource is selected as a ViewData Exclude resource:

- if there is no comparator selected as a ViewData Exclude resource all data transfers are traced
- if a data transfer matches a data address range comparator that is selected as a ViewData Exclude resource the transfer is not traced
- if the instruction that caused a data transfer matched an instruction address range comparator that is selected as a ViewData Exclude resource the data transfer is not traced.

ViewData operation examples for Mixed mode

In the following examples, the ViewData enabling event is active and no Memory Map Decode resource is selected as a ViewData Exclude resource:

- if there is no comparator selected as a ViewData Include resource no data transfers are traced
- if a data transfer matches a data address range comparator that is selected as a ViewData Exclude resource the transfer is not traced
- if the instruction that caused a data transfer matched an instruction address range comparator that is selected as a ViewData Exclude resource the data transfer is not traced.

Restrictions on ViewData programming

The following restrictions apply to ViewData programming:

- If an instruction address comparator has its exact match bit set to 1 you must not use it as a ViewData Include or Exclude resource.
- If you use a data address comparator that has its exact match bit set to 1 as a ViewData Include or Exclude resource, then tracing is imprecise. This means that:
 - data that you intended to trace might not be traced
 - data that you intended to exclude from the trace might be traced.

ARM Limited recommends that, if a comparator has its exact match bit set to 1, you do not use that comparator to control ViewData.

2.6.6 Preventing FIFO overflow

When a FIFO overflow occurs, tracing is suspended until the contents of the FIFO have been drained. The resulting gap in the trace is marked, but a large number of overflows can affect the usefulness of the trace.

FIFO overflows are usually the result of large quantities of data tracing combined with a narrow trace port. You can try the following if you experience a large number of overflows:

- if possible, increase the trace port size
- turn off data value tracing, data address tracing, or both
- use ViewData and TraceEnable to filter the data trace so that only the important data transfers are traced.

—— Note –

Frequent toggling of **TraceEnable** can increase the number of overflows. This is because of the large amount of extra trace produced at the beginning of each trace region to ensure synchronization. ARM recommends that you do not disable tracing unless it is switched off for a significant number of cycles. See *Programming strategies on page 2-37* for more information.

In addition, the ETM can support one or both of the following mechanisms to reduce the likelihood of overflow:

- processor stalling, FIFOFULL
 - it is IMPLEMENTATION DEFINED whether **FIFOFULL** is supported
- data suppression
 - data suppression is available in ETMv3.0 and later
 - from ETMv3.3, it is IMPLEMENTATION DEFINED whether data suppression is supported.

Data suppression is generally the more effective mechanism. At the time of writing, no ETM implementation supports both options. If both mechanisms are implemented, only one can be enabled at any time.

Processor stalling, FIFOFULL

Processor stalling causes the processor to be stalled when the FIFO is close to overflow. This affects the performance of the system. Where supported, an output called **FIFOFULL** indicates to the processor when to stall.

Processor stalling requires support from both the ETM and the system. Most processors for ETMs supporting **FIFOFULL** have a **FIFOFULL** input, but some, such as the ARM7TDMI[™] processor, require support to be built into the memory system to stall the processor. See the *Technical Reference Manuals* for your processor and your ETM for more information. Therefore there are two bits to indicate support:

- A bit in the ETMCCR, register 0x001, indicates whether the ETM supports **FIFOFULL**. See *Configuration Code Register, ETMCCR on page 3-109*.
- A bit in the System Configuration Register of the processor indicates whether the system supports **FIFOFULL**. See the description of the System Configuration Register in the *Technical Reference Manual* for your processor.

Figure 2-10 shows the generation of the FIFOFULL signal.





You configure the **FIFOFULL** logic by programming the FIFO overflow registers as Figure 2-11 shows. For more information, see *Controlling FIFO overflow using the FIFOFULL registers on page 3-119*.



Figure 2-11 Programming the FIFOFULL logic

Some implementations of ETMv2.0 and later might ignore the recommended minimum byte count, and instead assert **FIFOFULL** (if enabled) whenever any bytes are present in the FIFO. This means that the ETM can respond earlier in the ETM pipeline, reducing the chance of overflow.

The **FIFOFULL** signal is a request to the processor for it to halt as soon as possible until **FIFOFULL** is deasserted. It can take several cycles for the processor to respond to a **FIFOFULL** signal, so in some systems the use of **FIFOFULL** cannot eliminate overflows entirely.

Several early revisions of ARM processors have no support for an additional stall signal. The memory system usually asserts **nWAIT** to stall the processor, based on address-based wait states or bus arbitration. In these cases you must design the **FIFOFULL** stall signal into the system because it is at this level that the stalling occurs. To establish whether your ARM processor has a **FIFOFULL** input, see the *Technical Reference Manual* for your processor.

You must consider the effect of **FIFOFULL** on interrupt latency. If the assertion of **FIFOFULL** causes a load or store multiple (LSM) instruction to be delayed, an IRQ or FIQ is not taken until the delayed instruction completes. This means that the worst-case interrupt latency can be affected. You can configure some processors, such as the ARM966E-S (Rev 1) and ARM926EJ-S (Rev 0) processors, to ignore **FIFOFULL** when interrupts occur. See the *Technical Reference Manual* for your processor to find out if it supports this feature.

Processor stalling takes several cycles to take effect. After **FIFOFULL** is asserted there is a delay before the processor is stalled, and there can be an additional delay while trace that has already entered the ETM pipeline enters the FIFO. The ETMFFLR must take account of this.

Depending on the size of the FIFO and the processor in use, the delay can mean that some overflows still occur regardless of the value of the ETMFFLR. In particular, some processors are only able to stall on instruction boundaries. This reduces the effectiveness of **FIFOFULL** on long LSMs.

FIFO overflow is independent of all resource matching, events, and sequencer state changes. No ETM resources are affected by a FIFO overflow.

Data suppression

Data suppression causes data tracing to be disabled when the FIFO is close to overflow. This does not affect the performance of the system.

Instruction tracing is unaffected. Because the bandwidth required for instruction trace is generally far lower than the bandwidth required for data trace, data suppression is normally highly successful in preventing overflow. The resulting gaps in the data trace are marked in the signal protocol.

For more information on the effect of data suppression on the trace, see Data suppressed packet on page 7-333.

Data suppression is only available from ETMv3.0:

- it is always supported in ETMv3.0, ETMv3.1 and ETMv3.2
- from ETMv3.3, it is IMPLEMENTATION DEFINED whether it is supported. See *Checking whether data* suppression is supported, in ETMv3.3 and later on page 3-107.

If an implementation supports both **FIFOFULL** processor stalling and data suppression, the two features must not be enabled at the same time. See *Restriction if FIFOFULL and data suppression are both implemented on page 3-108*.

A minimum empty byte count is provided to specify the point below which the FIFO is considered full, as Figure 2-12 shows. This setting is made in the ETMFFLR and is shared with the **FIFOFULL** logic, if present.

EmptyCount<MinLevel ______ SuppressData

Figure 2-12 SuppressData inputs

You configure the data suppression logic by programming the ETMFFLR, as Figure 2-13 on page 2-48 shows. **SuppressData** ignores the ETMFFRR, because data suppression cannot be controlled by address regions. An ETM implementation that supports data suppression but does not implement the **FIFOFULL** logic does not implement the ETMFFRR, but must implement the ETMFFLR.



Figure 2-13 Programming the data suppression logic

2.7 Address comparators

This section describes the address comparators and how they are used. It assumes you are familiar with the general operation of the comparators, as described in the sections:

- Single address comparators on page 2-24
- Address range comparators on page 2-25.

Address comparators are controlled by the ETMACVRs and the ETMACTRs. These registers are introduced in *About the address comparator registers on page 3-126*. They are described in the following sections:

- Address Comparator Value Registers, ETMACVRn on page 3-127
- Address Comparator Access Type Registers, ETMACTRn on page 3-127.

This description of the address comparators assumes you are familiar with these registers and how to use them.

2.7.1 Comparator access size

The access size field of the ETMACTR indicates the size of the address being monitored:

Instruction address comparisons

When an address comparator is configured to perform instruction address matching, the access size field must be set to correspond to the instruction set:

- access size word for the ARM instruction set
- access size halfword for the Thumb and ThumbEE instruction sets
- access size byte for the Jazelle instruction set.

Data address comparisons

When a single address comparator is configured to perform data address comparisons the access size field is used generate a match when the byte, halfword or word at the selected address matches, even if the 32-bit address in the ETMACVR does not match completely.

For more information about the behavior of data address comparators see *Operation of data value comparators on page 2-64*.

While unaligned transfers are correctly monitored, the address being monitored cannot itself be unaligned. If the size field is set to b01, halfword data, the address comparator value must be halfword-aligned. If the size field is set to b11, word data, the address must be word-aligned.

—— Note ——

- For Instruction Address comparisons, no filtering is performed on the size of the access itself. A single address comparator matches if the value in the ETMACVR matches the address of the access, regardless of the setting of the size field. Similarly, no filtering is performed based on the actual instruction set in use. However the size field must be set correctly for the instruction set in use.
- When an instruction address comparison must match from multiple instruction sets, the field size must be set to largest instruction size required. For example, to match on word (ARM) or halfword (Thumb) instructions, set the size field to word. This applies to single address comparisons and address range comparisons.

The behavior of the access size field depends on the ETM architecture version, as described in the following sections:

- Comparator access size field behavior, in ETMv3.1 and later on page 2-50
- Comparator access size field behavior; in ETMv3.0 and earlier on page 2-51.

— Note –

Compilers often choose to use a word transfer to access bytes or halfwords. For example, a data structure is usually copied using word transfers, regardless of whether it contains byte or halfword quantities. In ETMv3.0 and earlier, a byte at address 0x1003, when accessed as part of a word transfer at 0x1000, does not match an address comparator programmed for address 0x1003, because the address the ETM is comparing against is 0x1000. See Figure 2-20 on page 2-53 for an example.

2.7.2 Comparator access size field behavior, in ETMv3.1 and later

Behavior of the size field in ETMv3.1 and later depends on the type of comparison, and is described in the following sections:

- Single address comparators configured for data addresses
- Single address comparators configured for instruction addresses
- Address range comparators configured for data addresses on page 2-51.
- Address range comparators configured for instruction addresses on page 2-51.

— Note ——

- If data address comparators are used in exclude regions, the ETM **TraceEnable** behavior is UNPREDICTABLE. See the Caution in *TraceEnable and filtering the instruction trace on page 2-38* for more information.
- From ETMv3.3, an ETM implementation might not support data address comparisons. See *No data address comparator option*, *ETMv3.3 and later on page 2-25* for more information.

Single address comparators configured for data addresses

The access size field enables any access to any byte in the selected byte, halfword or word to cause the comparator to match. This behavior is required to perform reliable address comparisons on unaligned accesses.

Figure 2-14 shows how this can be used.



Figure 2-14 Single address comparisons in ETMv3.1 and later

For more information about the behavior of data value comparators see *Operation of data value comparators on* page 2-64

Single address comparators configured for instruction addresses

Instruction address comparators ignore the access size field, and the address must match exactly. However, the size field must still be set to the expected instruction set to help some ETMs adapt to matching instructions in different states.

Address range comparators configured for data addresses

In ETMv3.1 and later, range comparators ignore the value of the access size field.

The address range comparator matches if any of the accessed bytes fall in the defined range. Figure 2-15 shows an example of this.



Figure 2-15 Range comparisons in ETMv3.1 and later

Address range comparators configured for instruction addresses

The address range comparator matches if the first byte of the instruction falls in the range. Although the access size field is ignored, it must still be set to the expected instruction set to help some ETMs adapt to matching instructions in different states.

2.7.3 Comparator access size field behavior, in ETMv3.0 and earlier

The access size field is implemented as a size mask on the bottom two bits of the address of the access:

Word data	Bits [1:0] of the access address are masked.
Halfword data	Bit [0] of the access address is masked.

Byte data No masking is performed.

In general, you must mask bits [1:0] for word quantities, because this causes byte accesses to locations in the word to be traced. See Figure 2-16 on page 2-52.

Required watch: Word at 0x1000 0x1000 0x1003 Configuration: 0x1000, mask address[1:0] Access: Byte at 0x1002 0x1002 Raw access address 0x1002 Mask[1:0] Masked access address 0x1000 Required match Watch access address 0x1000 Masked access address 0x1000 Masked access address 0x1000 Masked access address 0x1000

Figure 2-16 Successful match of a byte access with word mask set

To catch all possible accesses to a given byte, you must mask bits [1:0] as Figure 2-17 and Figure 2-20 on page 2-53 show. This has the side effect of falsely matching accesses to other bytes in the same word, as Figure 2-19 on page 2-53 shows.

Where all accesses are by a byte transfer, no masking is necessary, and the comparator matches only if the required byte is accessed. This is shown in Figure 2-18 on page 2-53

You must also mask bits [1:0] for halfword quantities that might be accessed as part of the containing word, or only mask bit [0] to avoid matching on accesses to the other halfword in the word.

Unaligned accesses are not supported by these implementations.

Figure 2-17 shows an example of a successful match of word access with word mask set.



Figure 2-17 Successful match of word access with word mask set

Figure 2-18 on page 2-53 shows a successful match of byte access with word mask set.



Figure 2-18 Successful match of byte access on byte watch with word mask set

Figure 2-19 shows an example of an unwanted match with word mask set.



Figure 2-19 Unwanted match of byte access on byte watch with word mask set

Figure 2-20 shows an example of a failed match when no mask is used.



Figure 2-20 Failed match with no mask

Address range comparison behavior, in ETMv3.0 and earlier

The address in the ETMACVR must be aligned correctly for the access width (word, halfword or byte) indicated by the access size field. See *Comparator access size on page 2-49*. When this is done, the value of the access size field has no effect on address range comparisons. The address range comparator matches if the base access address is in the range. This means that the low address must be chosen carefully to catch all required accesses, as Figure 2-21 and Figure 2-22 show.



Figure 2-21 Range address successful match, in ETMv3.0 or earlier

Figure 2-22 shows a range address failed match.





2.7.4 Exact matching, in ETMv2.0 and later

This section describes exact matching in ETMv2.0 and later, where exact matching is controlled by a bit in the ETMACTR. For information about exact matching in ETMv1.x see *Exact matching, in ETMv1.x on page 2-58*.

The *Exact match* bit is bit [7] of the ETMACTR. In ETMv2.0 and later you can set the *Exact match* bit to 1 to enable the comparator to *match later*, as described in this section. This late matching can improve accuracy in the comparison. For example, in the case of out-of-order data it enables the comparator to wait until the result of the data value comparison is known before matching. The functionality of the Exact match bit depends on:

- the access type
- the occurrence of interrupts and prefetch aborts
- the occurrence of out-of-order transfers
- the occurrence of data aborts.

Use of a comparator with the Exact match bit set to 1 in the programming of **TraceEnable** or **ViewData** results in Imprecise Tracing.

In general, the Exact match bit is set to 1 when the comparator is used by a derived resource, and set to 0 when the comparator is used directly as an include/exclude region.

From ETMv3.3, setting the Exact match bit affects the holding behavior of the address range comparators. See *Behavior of address comparators on page 2-58* for more information.

Exact matching behavior for the different access types is described in the following sections:

- Exact matching for instruction address comparisons
- Exact matching for data address comparisons on page 2-56.

Exact matching for instruction address comparisons

For Execute-stage instruction address comparisons, the behavior of the Exact match bit depends on whether the instruction is canceled because of an exception. This is shown in Table 2-2.

Exact match bit value	Instruction canceled	Instruction not canceled
0	Comparator matches	Comparator matches
1	Comparator does not match	Comparator matches

Table 2-2 Effect of exact match bit settings for instruction address comparisons

For Fetch stage instruction address comparisons, the Exact match bit is ignored. Canceled instructions can cause the comparator to match.

In Jazelle state, the comparator matches at the beginning of the bytecode if the Exact match bit is set to 0, and at the end of the bytecode if the Exact match bit is set to 1. This enables the comparator to wait until it knows whether or not the bytecode was interrupted.

Whenever an instruction is considered for tracing, because **TraceEnable** enables tracing, the ETM must compare the instruction address with the address comparators. For example, an ETM can trace a prefetch abort in either of two ways:

- the instruction that prefetch aborts is traced and then a prefetch abort exception indicates that the instruction is canceled
- the instruction that prefetch aborts is not traced and the prefetch abort exception is non-cancelling.

When a prefetch abort is traced as cancelling, the comparators compare the address of the instruction that prefetch aborted. The exact match bit is used here to ensure that the comparator only matches when the prefetch abort does not occur. When traced as non-cancelling, the ETM does not have the address of the prefetch aborted instruction because the instruction is not traced, so the comparators do not compare based on this address and never match.

Exact matching for data address comparisons

This section describes exact matching behavior on accesses to data addresses, whether or not data value comparison is enabled for the access. For additional information about comparator behavior when data value comparisons are enabled see *Operation of data value comparators on page 2-64*.

The rules for data address comparisons are fairly complex, and depend on:

- Whether the comparison is on a normal transfer, or on an out-of-order transfer.
 - In ETMv3.0 and earlier, matching behavior on an out-of-order transfer is different to the behavior in ETMv3.1 and later.
- The setting of these fields in the ETMACTR:
 - data value comparison control field, bits [6:5]
 - exact match bit, bit [7].

For more information see Address Comparator Access Type Registers, ETMACTRn on page 3-127.

- Whether the data value matches the comparison value held in the ETMDCVR. This data value comparison is masked with the value held in the ETMDCMR. For more information see *About the data value comparator registers on page 3-133*.
- Whether the data transfer:
 - causes a synchronous data abort
 - is a failed store-exclusive transfer.

Synchronous data aborts and failed store-exclusive transfers have the same effect on the data value comparison.

Table 2-3 shows the data comparison results for normal transfers, and Table 2-4 on page 2-57 shows the results for comparisons on out-of-order transfers. In all cases, the final comparator result is the logical AND of the result from one of these tables with the result of the associated address comparison.

For more information about the effect of the value of the Exact match bit see *Additional details of the effect of the Exact match bit on page 2-57*.

ETMACTR values:		Data comparison result when:			
DCompare mode ^a	Exact match bit ^b	Transfer aborts or is a Store fail ^c	Data value matches	Data value does not match	
No data value comparison	0	1	1	1	
No data value comparison	1	0	1	1	
Data value matches	0	1	1	0	
Data value matches	1	0	1	0	
Data value does not match	0	1	0	1	
Data value does not match	1	0	0	1	

Table 2-3 Data value comparisons for normal transfers

a. Data compare mode, bits [6:5] of the ETMACTR. See Address Comparator Access Type Registers, ETMACTRn on page 3-127. The permitted values are:

b00: no data value comparison is made

b01: comparator can match only if Data value matches

b11: comparator can match only if Data value does not match.

b. Bit [7] of the ETMACTR. See Address Comparator Access Type Registers, ETMACTRn on page 3-127.

c. Values in this column apply if the transfer causes a synchronous data abort or is a Store Exclusive that fails. The result is not affected by the value of the data associated with the transfer.

— Note —

From the table, notice that if the Exact match bit is not set to 1, a data comparison match is generated by:

- a transfer that causes a synchronous data abort
- a store-exclusive that fails.

Table 2-4 Data value comparisons on an out-of-order transfer

ETMACTR values:		Data comparison result when:			
DCompare mode ^a	Exact match bit ^b	Transfer aborts or is a Store fail ^c	Data value matches	Data value does not match	
No data value comparison	0	1	1	1	
No data value comparison	1	0 ^d	1 ^d	1 ^d	
Data value matches	0	1	1	1	
Data value matches	1	0e	le	0e	
Data value does not match	0	1	1	1	
Data value does not match	1	0e	0e	1e	

a. Data compare mode, bits [6:5] of the ETMACTR. See Address Comparator Access Type Registers, ETMACTRn on

- page 3-127. The permitted values are:
 - b00: no data value comparison is made

b01: comparator can match only if Data value matches

b11: comparator can match only if Data value does not match.

b. Bit [7] of the ETMACTR. See Address Comparator Access Type Registers, ETMACTRn on page 3-127.

- c. Values in this column apply if the transfer causes a synchronous data abort or is a store-exclusive that fails. The result is not affected by the value of the data associated with the transfer.
- d. In ETMv3.1 and later, the comparator waits for the out-of-order data to return, and then gives the result shown. In ETMv3.0 and earlier, the result is returned immediately, and is always 1.
- e. The comparator waits for the out-of-order data to return and then gives this result.

——— Note —

From the table, notice that if the Exact match bit is *not* set to 1, the data value comparator *always* reports a match when an out-of-order transfer occurs.

Additional details of the effect of the Exact match bit

Exact match bit set to 0 (default setting)

When an out-of-order transfer, synchronous data abort, or Store Exclusive fail occurs, the comparator matches immediately. This means that tracing of out-of-order transfers, data aborts and Store Exclusive fails is based on the data address only, because the data value is assumed to be invalid.

Tracing out-of-order transfers based on the address alone is useful when the comparator is used for trace filtering, if you do not mind generating some additional trace that you do not require.

Exact match bit set to 1

When an out-of-order transfer occurs, the comparator waits for the data value to be returned, then matches if the data value matches.

Waiting for the data value compare to occur is useful when data values are used by derived resources to create triggers and other events.

Waiting for the data value compare to occur causes the out-of-order transfer to be missed if the comparator is used directly as an include region by **TraceEnable** or **ViewData**. Because out-of-order data is traced only if the out-of-order placeholder is traced, the result of having the exact match bit set to 1 is that the data is not traced even if it matches.

When a data abort or a Store Exclusive fail occurs, the comparator does not output a match regardless of whether or not a data value comparison is requested. This behavior is often preferred when a comparator is meant to match only once, because aborted accesses are usually re-attempted when the condition causing the abort condition has been resolved.

When counting the execution of load or store instructions, the occurrence of data aborts and the subsequent retrying of instructions causes the instruction count to be larger than expected.

— Note —

Using data values to create an event, such as a sequencer transition, can result in out-of-order events occurring because the data might be returned out-of-order. If you are concerned that the nonblocking cache might affect programmed events, you can disable it in the processor. For more information, see the *Technical Reference Manual* for your processor.

2.7.5 Exact matching, in ETMv1.x

When an instruction address comparator is selected as an event resource, ETMv1.x always behaves as though the Exact match bit is 1, so canceled instructions do not match.

When an instruction address comparator is selected as an include or exclude region, or by the trace start/stop block, ETMv1.x behaves as though the Exact match bit is 0, so canceled instructions do match.

Data aborts always match, as though the Exact match bit is 0.

2.7.6 Behavior of address comparators

Address comparator behavior depends on whether the comparator is used for TraceEnable, ViewData or events:

- Table 2-5 on page 2-59 shows the differences in the behavior of the different outputs of a single address comparator
- Table 2-6 on page 2-59 shows the differences in the behavior of the different outputs of an address range comparator, for ETMv3.3 and later
- Table 2-7 on page 2-59 shows the differences in the behavior of the different outputs of an address range comparator, for ETMv3.2 and earlier.

In these tables:

Fire Means that the comparator matches for one cycle only.

Sticky, for data address comparators

Means that the comparator matches until a new data transfer occurs.

Sticky, for instruction address comparators

The meaning is IMPLEMENTATION DEFINED, but must be one of:

If the processor supports an independent Load/Store Unit (LSU) where data transfers can return out of order in relation to the instruction stream, then *Sticky* means that the comparator matches, and continues to match until the last executed data instruction completes. If there is no data instruction outstanding then the comparator matches until the end of the current instruction. If the processor returns all data transfers in-order in relation to the instruction stream, then *Sticky* means that the comparator matches up to, but not including, the next instruction.

Comparator type	Exact Match bit ^a	Event resource	TraceEnable
Instruction address	0	Fire	Fire
Instruction address	1	Fire	Fire
Data address	0	Fire	Fire
Data address	1	Fire	Fire

 Table 2-5 Context-dependent behavior of single address comparators

a. Bit [7] of the ETMACTR. See Address Comparator Access Type Registers, ETMACTRn on page 3-127.

Table 2-6 Context-dependent behavior of address range comparators, from ETMv3.3

Comparator type	Exact Match bit ^a	Event resource	TraceEnable
Instruction address	0	Sticky	Sticky
Instruction address	1	Fire	Fire
Data address	0	Sticky	Sticky
Data address	1	Fire	Fire

a. Bit [7] of the ETMACTR. See Address Comparator Access Type Registers, ETMACTRn on page 3-127.

Table 2-7 Context-dependent behavior of address range comparators, before ETMv3.3

Comparator type	Exact Match bit ^a	Event resource	TraceEnable
Instruction address	0	Sticky	Sticky
Instruction address	1	IMPLEMENTATION DEFINED ^b	IMPLEMENTATION DEFINED ^b
Data address	0	Sticky	Sticky
Data address	1	IMPLEMENTATION DEFINED ^b	IMPLEMENTATION DEFINED ^b

a. Bit [7] of the ETMACTR. See Address Comparator Access Type Registers, ETMACTRn on page 3-127.

b. In ETMv3.2 and earlier, the typical IMPLEMENTATION DEFINED behavior is Sticky.

—— Note —

As Table 2-5, Table 2-6, and Table 2-7 show:

- The **TraceEnable** and the Event resource outputs of a comparator always behave in the same way.
- For the address range comparators, from ETMv3.3, as Table 2-6 shows: when the exact match bit is set to 1 the comparator output behavior is always Fire

when the exact match bit is set to 0 the comparator output behavior is always Sticky.

- *Rules for the transition of TraceEnable on page 2-40* describes the restrictions on when **TraceEnable** can transition.
- Operation of ViewData on page 2-44 describes how the comparators affect ViewData operation.

2.7.7 Access types for address range comparators

If you are using two address comparators as an address range comparator, the access type must be identical for each, otherwise the behavior of the comparator is UNPREDICTABLE. The only exceptions to this are:

- Bits [6:5] must be set only for the first comparator in the pair. These bits control data value comparisons.
- The special case where the range includes the address 0xFFFFFFF. See *Selecting a range to include address* 0xFFFFFFFF.

— Note — ____

This information is also included in About the address comparator registers on page 3-126.

Selecting a range to include address 0xFFFFFFF

Ranges are defined to be exclusive of the upper address, so if you specify an upper address of 0xFFFFFFF, only addresses up to and including 0xFFFFFFF match. To specify a data address to include 0xFFFFFFFF, configure the upper address comparator as follows:

- Value Register = 0xFFFFFFF
- set Access Type Register bits [4:3] (size mask) to b11.

This is the only case where the size mask can be different between the two address comparators of an address range comparator.

For more information, see Address range comparators on page 2-25.

2.7.8 Comparator precision

Single address comparators on page 2-24 summarizes the configuration options for the address comparators.

Address comparators can cause imprecise tracing or imprecise events in the following cases:

- When the address comparator is configured for instruction fetch comparisons, by setting the *Access type* field of the ETMACTR to b000, Instruction fetch.
- When an address comparator is configured with Context ID comparison enabled, by setting the *Context ID comparator control* field of the ETMACTR to a value other than b00.

For more information about these configuration options see *Address Comparator Access Type Registers*, *ETMACTRn on page 3-127*. For more information about imprecise tracing see *Imprecise TraceEnable events on page 2-39*.

2.7.9 Coprocessor transfers

Coprocessor transfers (CPRT) do not have an associated data address, so address comparators never match on a coprocessor transfer. When a coprocessor transfer occurs, any address range comparators stop matching.

If CPRT tracing is not supported in the ETM, then coprocessor transfers are ignored by the ETM and the comparator outputs are unaffected by any coprocessor transfers. For more information about the IMPLEMENTATION DEFINED features of data value comparators see *Data tracing options*, *ETMv3.3 and later on page 7-335*.

2.7.10 Comparator configuration example

This section uses an example to show how the comparators work:

- Example 2-1 on page 2-61 summarizes the configuration of the comparators for the example
- *Operation of the comparators on page 2-61* describes how these comparators operate
- *Programming the comparator registers for this example on page 2-62* gives information on how the comparator registers must be programmed to implement this example.

— Note ——

The description given in this example only considers the behavior of the address comparators when used to control **TraceEnable**.

Example 2-1 Configuration to demonstrate comparator behavior

Four single address comparators are configured as follows:

Single address comparator 1

Instruction execute, address 0x1000.

Single address comparator 2

Instruction execute, address 0x1008.

Address range comparator 1

Formed from address comparators 1 and 2.

Single address comparator 3

Data store, address 0x2000.

Single address comparator 4

Data store, address 0x2008.

Address range comparator 2

Formed from address comparators 3 and 4.

Operation of the comparators

With comparators configured as described in Example 2-1, consider the sequence of operations described in Table 2-8.

Table 2-8 Single address and address range comparators example

Cycle	Action	Comparators, TraceEnable output					
Cycle		SAC1	SAC2	ARC1	SAC3	SAC4	ARC2
1	Instruction at 0x1000 executed. Data written to 0x2000 for instruction at 0x1000.	Matches	-	Matches	Matches	-	Matches
2	Instruction at 0x1004 executed.	-	-	Matches	-	-	Matches
3	Data read from 0x2004 for instruction at 0x1004.	-	-	Matches	-	-	-
4	Instruction at 0x1008 executed.	-	Matches	-	-	-	-

The following matches are produced:

- Single address comparator 1, SAC1 in the table, matches during cycle 1.
- Single address comparator 2, SAC2 in the table, matches during cycle 4.
- Address range comparator 1, formed from address comparators 1 and 2, SAC1 and SAC2 in the table, matches during cycles 1, 2, and 3.

No instruction address is accessed during cycle 3, so the address range comparator retains its previous state.

- Single address comparator 3, SAC3 in the table, matches during cycle 1.
- Single address comparator 4, SAC4 in the table, never matches.
- Address range comparator 2, formed from address comparators 3 and 4, (SAC3 and SAC4 in the table) matches during cycles 1 and 2.

No data address is accessed during cycle 2, so the address range comparator retains its previous state.

Address range comparator 2 does not match during cycle 3 because it is configured for stores and a load occurs.

Only the first address comparator of an address range comparator pair can have a data value comparator. In this example, only address range comparator 2 can have a data value comparator, because address range comparator 1 is matching on instruction accesses. If a data value comparator is programmed for address range comparator 2, it applies to the whole address range. See the Notes in *Programming the comparator registers for this example* for more information.

Programming the comparator registers for this example

To implement the example, the comparator registers must be programmed as follows.

Single address comparator 1 (start address for address range comparator 1)

ETMACVR1

Program with the start address for address range comparator 1, 0x00001000.

ETMACTR1

Set the Data value comparison control field to b00, for no data comparison.

Set the access size field to b11 for ARM instructions, or as appropriate for the current processor state.

Set the Access type field to b001, for instruction execute.

The security level, Context ID and exact match fields of the register might also be used.

Single address comparator 2 (end address for address range comparator 1)

ETMACVR2

Program with the end address for address range comparator 1, 0x00001008.

ETMACTR2

Because this address comparator forms part of an address range comparator this register *must* be programmed with exactly the same value as that used for ETMACTR1.

Single address comparator 3 (start address for address range comparator 2)

ETMACVR3

Program with the start address for address range comparator 2, 0x00002000.

ETMACTR3

Set the Data value comparison control field to b00, for no data comparison.

—— Note ———

If required, data value comparison can be made part of the address range comparator 2 comparisons. To do this you must:

- set the Data value comparison control field to b01 or b11, as appropriate
- program the ETMDCVR1 and ETMDCMR1 for the required data comparison, as described in *About the data value comparator registers on page 3-133*.

Set the access size field to b11 for word access address matching, or as appropriate for the required matching. The operation of this field depends on the ETM version. See *Comparator access size on page 2-49*.

Set the Access type field to b110, for data store.

The security level, Context ID and exact match fields of the register might also be used.

Single address comparator 4 (end address for address range comparator 2)

ETMACVR4

Program with the end address for address range comparator 2, 0x00002008.

ETMACTR4

Because this address comparator forms part of an address range comparator this register *must* be programmed with exactly the same value as that used for ETMACTR1.

-Note

If a data value comparator is used with address range comparator 2 then the Data value comparison control field is only set in ETMACTR3, and this field is b000 in ETMACTR4. All other fields must be identical in the two ETMACTRs.

For information on the ETMACVRs and ETMACTRs see About the address comparator registers on page 3-126.

2.8 Operation of data value comparators

This section describes the operation of data value comparators for all ETM versions. It also describes the additional comparator features introduced from ETMv3.3.

This section is organized as follows:

- Terms used in this section
- Operation of data value comparators, in ETMv3.2 and earlier on page 2-65
- Operation of data value comparators, in ETMv3.3 and later on page 2-65
- Summary of alignment and endianness considerations for different ETM versions on page 2-68.

2.8.1 Terms used in this section

In this section, the following terms are used with the specific meanings given:

Access address

This is the data address accessed by the processor.

Access size This is the size of the data access made by the processor. The size is word, halfword or byte. Multiple word LSM accesses are traced as a sequence of word accesses.

Access value

This is the value of the data accessed at the access address. It depends on the access size, for example for a byte access the access value is 8 bits of data.

Comparison address

This is the address configured in the comparator registers. It can be a single address, programmed into a single ETMACVR, or an address range specified by a pair of ETMACVRs.

The ETMACTR, or ETMACTRs, associated with the comparison are programmed for data value comparisons.

For more information see About the address comparator registers on page 3-126.

Comparison size

This is the size of the required comparison, as defined by the Comparison access size field of the ETMACTR for the comparison. For more information see *Comparator access size on page 2-49* and *Address Comparator Access Type Registers, ETMACTR on page 3-127*.

When the Comparison size is halfword or byte, from ETMv3.3 the appropriate ETMDCMR must have the same mask value set in each byte or halfword, as described in this section.

— Note -

This is a significant change from how the ETMDCMR is programmed in earlier ETM versions:

- In ETMv1, unused byte lanes must be masked out, based on the comparison size and the bottom bits of the ETMACVR.
- In ETM versions 2.0 to 3.2, the register must be set to mask out the unwanted area of the comparison. For example, if you want to compare a byte at address 0x2000, bits [31:8] of the ETMDCMR must all be set to 1.

For more information see *Operation of data value comparators, in ETMv3.2 and earlier on page 2-65.*

For more information about comparison size, see *Data Comparator Mask Registers*, *ETMDCMRn* on page 3-136.

Comparison value

This is the value to be used for the data comparison, defined by programming the ETMDCVR. See *Data Comparator Value Registers, ETMDCVRn on page 3-134*. This is a 32-bit register, however the value programmed into the register must match the comparison size.

2.8.2 Operation of data value comparators, in ETMv3.2 and earlier

In ETM implementations before ETMv3.3, when the access size is less than the comparison size a comparison is still attempted, with a result that non-valid byte lanes from the data access on the processor are compared with the comparison value. For example, if a word comparison at address 0x2000 is programmed and the processor performs a byte access to address 0x2000, a comparison is attempted. This comparison attempts to compare bits [31:8] of the access with the corresponding bits of the ETMDCVR, despite the fact that these bits of the access are UNPREDICTABLE.

The way data is presented to the comparators differs between ETMv1 and later versions of the ETM:

In ETMv1 The data value presented to the comparator is the raw data from the data bus. So, for example, if a byte at address 0x2001 is accessed, it is compared with bits [15:8] of the ETMDCVR, and the comparison is masked by bits [15:8] of the ETMDCMR.

This means that you have to consider the bottom two bits of the comparison address, in the ETMACVR, to determine how to program the data value comparator registers.

It is not possible to perform data value comparisons on bytes and halfwords in ranges.

For information about how the lower address bits and the endianness affect the way the ARM processor reads the data bus, see the appropriate memory interface chapter in the *Technical Reference Manual* or the data sheet for your processor.

In ETMv2 to ETMv3.2

The data presented to the comparator is the data that is actually traced, that is rotated as necessary from its position on the data bus. In this case, if a byte at address 0x2001 is accessed, it is compared using bits [7:0] of the ETMDCVRs and ETMDCMRs.

This means the programming of the data value comparator registers is independent of the value in the ETMACVR.

— Note

From ETMv3.1, address comparators support unaligned accesses. However, the comparison address must be aligned in all versions of the ETM versions, including those versions where the address comparators support unaligned accesses.

2.8.3 Operation of data value comparators, in ETMv3.3 and later

To explain how data value comparisons work from ETMv3.3, this section describes cases when the access value can match the comparison value. It describes the use of a single address comparator, and also the use of address range comparators. In each case it considers each of the different possible comparison sizes:

- byte
- halfword
- word.

For each comparison size it indicates what accesses can generate a match, and which accesses never match. It also describes any special programming requirements for the comparator registers to enable correct matching.

Data value matching with single address comparators

The accesses for which a match occurs are:

Comparison size = byte

A match occurs for the following accesses, if the access value matches the comparison value:

- a byte access to the comparison address
- a halfword or word access to the comparison address
- a halfword or word access to a lower address, where the access overlaps the comparison address.

To achieve this matching behavior you must:

- program the same value into all four bytes of the ETMDCVR
- program the same mask value into all four bytes of the ETMDCMR.

Comparison size = halfword

A match occurs for the following accesses, if the access value matches the comparison value:

- A halfword access to the comparison address.
- A word access to the comparison address.
- A word access to ((comparison address) -2). This means that the most significant halfword of the access overlaps the comparison address, and is a halfword aligned access.

To achieve this matching behavior you must:

- program the same value into the top and bottom halfwords of the ETMDCVR
- program the same mask value into the top and bottom halfwords of the ETMDCMR.

No other access can match. In particular, accesses that overlap the comparison address but that are not halfword aligned with that address do not match. For example, a word access to ((comparison address) -2) never matches.

Comparison size = word

A match occurs only if there is a word access to the comparison address and the access value matches the comparison value.

Constraints and rules for data value matching with single address comparators

The described operation of data matching with single address comparators can be summarized by two constraints and two rules.

The two constraints are:

- The alignment of the comparison address must correspond to the comparison size:
 - if the comparison size is halfword the address must be halfword aligned
 - if the comparison size is word the address must be word aligned.
- If the comparison size is byte or halfword the same values must be written into all bytes, or halfwords, of the ETMDCVR and the ETMDCMR.

The two rules are:

- the comparator does not match if the access size is smaller than the comparison size
- the comparator does not match on accesses that are not aligned appropriately for the comparison size:
 - if the comparison size is halfword matches can only occur if the access is halfword aligned
 - if the comparison size is word matches can only occur if the access is word aligned.

Data value matching with address range comparators

An address range comparator is constructed from a pair of single address comparators. In particular, the address matching of an address range comparator depends on the address matching of the two single address comparators, and therefore follows the address matching behavior described in *Data value matching with single address comparators on page 2-65*. See also *Address matching of an address range comparator on page 2-67*.

However, with address range comparators that are configured for data value matching, the data value matching is only based on the first of the single address comparators. This is the comparator that defines the lower address, the start address, of the address range. See *Data value matching of an address range comparator on page 2-67* for more information.

The constraints and rules that apply to data value matching with address range comparators are given in *Constraints* and rules for data value matching with address range comparators on page 2-67.

Address matching of an address range comparator

An address range comparator take the *greater than or equal to* (>=) outputs from a pair of single address comparators. The address range comparator matches if both:

- the >= output from the low address comparator is HIGH, indicating a match
- the >= output from the high address comparator is LOW, indicating no match.

When a pair of single address comparators are used to form an address range comparator, most fields of the low address and high address ETMACTRs must be programmed with identical values. See *About the address comparator registers on page 3-126*. This means that qualifiers that might prevent a match apply to both of the single comparators. For example, when you want an address range comparator to match only in Secure state, both comparators are programmed to match only on Secure accesses. This is done by setting bits [11:10] of both ETMACTRs to b10.

Data value matching of an address range comparator

When you are performing data value matching with an address range comparator, the data value matching is only performed as part of the operation of the low address comparator. There is no data value matching associated with the high address comparator. If the data value comparison for the low address comparator means that the comparator does not match then the result of the high address comparator is irrelevant. However, the rules for data value matching for address range comparators are slightly different to those for single address comparators, and are given in *Constraints and rules for data value matching with address range comparators*.

Constraints and rules for data value matching with address range comparators

The operation of data value matching with address range comparators can be summarized by two constraints and two rules.

The two constraints are:

- The alignment of the comparison addresses must correspond to the comparison size:
 - if the comparison size is halfword the addresses must be halfword aligned
 - if the comparison size is word the addresses must be word aligned.
- If the comparison size is byte or halfword the same values must be written into all bytes, or halfwords, of the ETMDCVR and the ETMDCMR.

— Note -

The data value comparison is only defined for the low address comparator.

These constraints are the same as the constraints for data value matching with single address comparators.

The two rules are:

- The address range comparator does not match if the access size is different to the comparison size.
 - The comparator does not match on accesses that are not aligned appropriately for the comparison size:
 - if the comparison size is halfword matches can only occur if the access is halfword aligned
 - if the comparison size is word matches can only occur if the access is word aligned.

This rule also applies to data value matching with a single address comparator.

The first of these rules means that data value matching is more restricted with address range comparators than it is with single address comparators. For example, if the comparison size is configured as byte:

- with a single address comparators, word and halfword data accesses can match, as described in *Data value matching with single address comparators on page 2-65*
- with an address range comparator, word and halfword data accesses never match.

——Note —

All ETMs treat doubleword transfers as two separate word transfers. Therefore, an address range comparator with data value comparison configured to match on word accesses also matches on doubleword accesses.

2.8.4 Summary of alignment and endianness considerations for different ETM versions

Alignment and endianness considerations are different for different versions of the ETM, and are summarized in:

- Table 2-9, for ETMv1.x
- Table 2-10, for ETMv2.0 to ETMv3.2
- Table 2-11, for ETMv3.3 and later.

Watch addross	Match value	Endiannoss	Mask	Valuo
	Watch value	Lindianness	Mask	value
Byte at 0x1000	ØxAB	Little	0xFFFFFF00	0x000000AB
Byte at 0x1002	ØxAB	Little	0xFF00FFFF	0x00AB0000
Byte at 0x1002	ØxAB	Big	0xFFFF00FF	0x0000AB00
Byte in range	ØxAB	Little	Not possible	Not possible

Table 2-9 Alignment considerations in ETMv1.x

Table 2-10 Alignment considerations in ETMv2.0 to ETMv3.2

Watch address	Match value	Endianness	Mask	Value
Byte at 0x1000	ØxAB	Little	0xFFFFFF00	0x000000AB
Byte at 0x1002	ØxAB	Little	0xFFFFFF00	0x000000AB
Byte at 0x1002	ØxAB	Big	0xFFFFFF00	0x000000AB
Byte in range	ØxAB	Little	0xFFFFFF00	0x000000AB

Table 2-11 Alignment considerations in ETMv3.3 and later

Watch address	Match value	Endianness	Mask	Value
Byte at 0x1000	ØxAB	Little	0x00000000	ØxABABABAB
Byte at 0x1002	ØxAB	Little	0x00000000	ØxABABABAB
Byte at 0x1002	ØxAB	Big	0x00000000	ØxABABABAB
Byte in range	ØxAB	Little	0x00000000	0xABABABAB

2.9 Instrumentation resources, from ETMv3.3

Instrumentation resources are introduced in ETMv3.3, and provide a simple, low-overhead method of controlling tracing. This is based on:

- The provision of up to four new event resources, Instrumentation resource 1 to Instrumentation resource 4. For more information, see *The Instrumentation resource event resources on page 2-70*.
- The introduction of new ARM and Thumb instructions to control these resources. These instructions can:
 - Set a specified Instrumentation resource, for the current and following cycles.
 - Clear a specified Instrumentation resource, for the current and following cycles
 - Pulse a specified Instrumentation resource. This means the resource is set for the current cycle, cleared for the next cycle, and remains clear for following cycles. If the resource is already set then it remains set for the current cycle and is cleared from the next cycle.

For more information, see Instructions for controlling the Instrumentation resources on page 2-70.

• Programming the filtering resources to take account of the Instrumentation resources. This is described in *Trace filtering on page 2-36*, and is summarized in Appendix A *ETM Quick Reference Information*.

The number of Instrumentation resources that an ETM provides is IMPLEMENTATION DEFINED:

- an ETM implementation does not have to provide any Instrumentation resources
- a maximum of four Instrumentation resources can be implemented.

Bits [15:13] of the ETMCCER specify the number of Instrumentation resources provided by the ETM implementation. See *Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158.*

In addition, ETMCR bit [24] controls the availability of Instrumentation resource programming. If this bit is set to 1, the Instrumentation resources can only be programmed when the processor is in a privileged mode. For more information see *Main Control Register, ETMCR on page 3-100*.

2.9.1 The Instrumentation resource event resources

The Instrumentation resource event resources provided from ETMv3.3 are described in Table 2-12.

Resource type ^a	Index value ^a	Description of resource type
3'b001	8	Instrumentation resource 1
3'b001	9	Instrumentation resource 2
3'b001	10	Instrumentation resource 3
3'b001	11	Instrumentation resource 4

Table 2-12 The instrumentation resource event resources

a. The Resource type is bits [6:4] of the 7-bit resource identifier, and the Index value is bits [3:0] of the identifier. Sometimes, the combined 7-bit resource identifier is called the Resource number.

These event resources are also included in Table 3-89 on page 3-194 and Table A-1 on page A-388.

2.9.2 Instructions for controlling the Instrumentation resources

From ARM Architecture v7, both the ARM and Thumb instruction sets reserve twelve instructions for use as instrumentation instructions. These instructions are part of the Debug hint (DBG) part of the NOP-compatible hint space. The Thumb and ARM encodings of these instructions are:

Encoding T1

ARMv7 (executes as NOP in ARMv6T2)

DBG<c> #<option>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	1	0	1	0	(1)	(1)	(1)	(1)	1	0	(0)	0	(0)	0	0	0	1	1	1	1		Hi	nt	

Encoding A1 ARMv7 (executes as NOP in ARMv6K and ARMv6T2) DBG<c> #<option>

l	31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	cond	0	0	1	1	0	0	1	0	0	0	0	0	(1)	(1)	(1)	(1)	(0)	(0)	(0)	(0)	1	1	1	1		Hi	nt	

For more information see the ARM Architecture Reference Manual.

In the DBG instruction, the value of the Hint field determines the instrumentation resource operation.

Hint field encodings for the DBG instrumentation instructions

Table 2-13 shows the hint field encodings for the DBG instrumentation instructions. These encodings are the same for the ARM and Thumb-2 instruction sets.

Table 2-13 Hint field encodings for the instrumentation instructions

Hint value	Effect of instruction
0x0	Set Resource 1
0x1	Set Resource 2
0x2	Set Resource 3
0x3	Set Resource 4

Hint value	Effect of instruction
0x4	Clear Resource 1
0x5	Clear Resource 2
0x6	Clear Resource 3
0x7	Clear Resource 4
0x8	Pulse Resource 1
0x9	Pulse Resource 2
0xA	Pulse Resource 3
ØxB	Pulse Resource 4

Table 2-13 Hint field encodings for the instrumentation instructions (continued)

—— Note ———

The DBG hint instructions are defined in the ARMv7 architecture specification. See the *ARM Architecture Reference Manual*. This ETM Architecture Specification only defines the twelve field values given in Table 2-13 on page 2-70 for use with ETM implementations.

2.9.3 Instrumentation resource behavior when tracing parallel execution

If multiple instrumentation resource instructions are executed in parallel, the instrumentation resource must behave as if the instructions were executed in sequence. However, if a resource is activated, by a set or pulse instruction, at any point in the resulting sequence then it must be active for the current cycle. Table 2-14 shows examples of this, for the case where two instructions are executed in parallel.

Equivalent instructio	n sequence	Instrumentation resource behavior ^a					
First instruction	Second instruction						
No effect	Set	Set on current cycle, continues ^b on future cycles					
No effect	Clear	Hold previous state for current cycle, clear ^c from next cycle					
Clear	Set	Set on current cycle, continues ^b on future cycles					
Clear	Pulse	Set on current cycle, clear ^c from next cycle					
No effect	Pulse	Set on current cycle, clear ^c from next cycle					

Table 2-14 Instrumentation resource parallel execution examples for two instructions

a. In the descriptions of resource behavior, the *current cycle* is the cycle when the parallel execution is performed.

b. Continues means that the resource remains set until another instruction clears the resource. The instruction immediately following the parallel execution might clear the resource. In this case the resource is only active during

the current cycle.c. Unless the instruction decoded in the next cycle sets the resource.

2.10 Trace port clocking modes

The ETM supports several clocking modes that enable the trace port to operate at a different speed from that of the processor. See *Target connector pinouts on page 8-365* for more information. Logic to implement these modes might be external to the ETM. See the relevant *Technical Reference Manual* for more information.

2.10.1 ETMv1 and ETMv2 behavior

In ETMv1.x and ETMv2.x, the trace port protocol assumes that the trace port runs at the same frequency as the processor. This means that clocking modes in these devices are bandwidth invariant, because the number of pins in the trace port is varied to preserve the trace port bandwidth. The trace capture device must be aware of the mode in use and must reconstruct the trace to appear as if trace was captured at full speed from a normal port.

The modes are:

Normal The trace port runs at processor clock speed.

Demultiplexed

The trace port runs at half the processor clock speed over twice the number of pins.

Multiplexed The trace port runs at twice the processor clock speed over half the number of pins.

Additionally, the trace port clock can be selected to run:

- at the same speed as the trace port, capturing off the rising edge
- at half the speed of the trace port, capturing off both clock edges.

Trace must always be captured off both edges in multiplexed mode.

Two fields in the ETMCR select this behavior. See *Main Control Register, ETMCR on page 3-100*. The two fields are bit [13], Half-rate clocking, and bits [17:16], Port mode, as Table 2-15 shows.

Half-rate clocking	Port mode	Name	TRACECLK edge	Clock ratio ^a	Data:Clock ratio ^b	Width ratio ^c
0	b00	Normal	Rising	1:1	1:1	1:1
0	b01	Multiplexed	Both	1:1	2:1	1:2
0	b10	Demultiplexed	Rising	1:2	1:2	2:1
1	b00	Normal, half-rate clocking	Both	1:2	1:1	1:1
1	b10	Demultiplexed, half-rate clocking	Both	1:4	1:2	2:1

Table 2-15 Clocking, port mode, port speed, and data pins in ETMv1 and ETMv2

a. Ratio of (trace port clock speed):(ETM clock speed).

b. Ratio of (trace port data rate):(ETM clock speed).

c. Ratio of (number of data port pins):(number of ETM pins).

2.10.2 ETMv3 behavior

In ETMv3.x, the trace port protocol enables the trace port to run at a different speed from that of the processor. Modes in these devices are port size invariant in that the number of pins in the trace port remains constant as the trace port bandwidth changes. The trace capture device is unaware of the mode in use.

In ETMv3.x, the trace is collected on both clock edges in all modes except dynamic mode. Dynamic mode is designed for capture on-chip using the ETM clock instead of **TRACECLK**.
The two fields used in ETMv1 and ETMv2 are combined into a single field, bits [13, 17:16], Port mode[2:0], as Table 2-16 shows.

Port mode [2:0]	Name	TRACECLK edge	Clock ratio ^a	Data:Clock ratiob	Width ratio ^c
b000	Dynamic, for capture on-chip	Not used	-	1:1	1:1
b001	2:1	Both	1:1	2:1	1:1
b010	Reserved	-	-	-	-
b011	IMPLEMENTATION DEFINED	Both	-	IMPLEMENTATION DEFINED	1:1
b100	1:1	Both	1:2	1:1, or asynchronous	1:1
b101	1:3	Both	1:6	1:3	1:1
b110	1:2	Both	1:4	1:2	1:1
b111	1:4	Both	1:8	1:4	1:1

Table 2-16 Port mode, port speed and data pins in ETMv3

a. Ratio of (Trace port clock speed):(ETM clock speed)

b. Ratio of (Trace port data rate):(ETM clock speed)

c. Ratio of (Number of Data port pins):(Number of ETM pins)

The IMPLEMENTATION DEFINED encoding is available for non-standard ratios, such as 2:3.

2.11 Considerations for advanced processors, ETMv2 and later only

As far as possible, the ETM presents the view that all instructions and data transfers occur sequentially. However, this is not always possible where instructions or data transfers occur in parallel or out-of-order. This section contains rules for dealing with nonsequential behavior. These are all considerations that affect ARM10 family processors and later. The precise behavior of any ETM is IMPLEMENTATION DEFINED.

2.11.1 Parallel execution

The ETM must choose a particular stage in the processor pipeline from which to trace instructions. This is chosen to be as close as possible to the program order of the instructions, without tracing instructions that are fetched but not executed.

The two types of parallel execution are:

Parallel instruction execution

This is where more than one instruction is executed in a single cycle.

In ETMv2.x, parallel instruction execution is supported, provided that only one of the instructions is capable of transferring data. The processor cannot execute multiple data transfer instructions in parallel. This restriction is because the pin protocol makes this assumption.

From ETMv3, more general parallel instruction execution is supported.

Parallel data transfers

In processors with a 64-bit data bus, two 32-bit quantities might be transferred in a single cycle. This generally occurs only with *Load/Store Multiple* (LSM) instructions. See *Definitions on page 4-247* for more information about these instructions.

Rules for parallel execution

— Note –

In this subsection, *item* refers to an object that is traced, either an instruction or data. When both instructions and data are being traced, an instruction and its associated data are separate items.

For either type of parallel execution, a small amount of extra trace is possible, but effects on the long-term state must be minimized. The following rules apply:

- In applying these rules, an instruction item must be considered as occurring before any associated data item. For example, if the trace stop control is a data address comparator, and the trace start/stop block is active before an instruction with data that matches this comparator, the trace start/stop block is active for the instruction. This is because the data comparison is considered after the instruction is traced.
- The trace start/stop block must view the instructions and data transfers as executing in the order in which they would be traced, regardless of whether tracing is enabled. An example of this ordering is given in Example 2-2 on page 2-75.

For each cycle, there are three situations to consider:

- 1. Only a start address matches. In this case, the start/stop block must be active on this cycle, and remains active until a stop address is encountered.
- 2. Only a stop address matches, when the start/stop block is already active. In this case:
 - if the stop address is the first item to be executed in this cycle then the start/stop block inactive on this cycle
 - if the stop address is not the first item then the start/stop block must be active on this cycle, to trace the items before the stop address.

The start/stop block is inactive at the end of this cycle, and remains inactive until a start address is encountered.

- 3. Both the start address and the stop address match. In this case:
 - If the start address occurs before the stop address, the start/stop block must be active on this cycle, and inactive at the end of the cycle. It then remains inactive until a start address is encountered.
 - If the stop address occurs before the start address, the start stop block must be active on this cycle, and remains active after the cycle until another stop address is encountered.

This behavior means that a single address comparator must perform simultaneously a comparison for each instruction or data transfer, so that it can match or not match each item individually.

If instructions would have been traced if they had been executed sequentially then they must be traced when executed in parallel. This applies to the **TraceEnable** include/exclude regions and to the trace start/stop block. Other instructions executed in the same cycle might also be traced as a result, but no trace must be lost.

For example, consider two instructions executed in parallel, one of which causes a selected single address comparator to match. If **TraceEnable** is in include mode, the matching instruction must be traced, and the other might be traced. However if **TraceEnable** is in exclude mode, the non-matching instruction must be traced, and the other might be traced.

• ViewData must trace each data transfer if it would have been traced had the instructions been executed sequentially. This applies to the include/exclude regions.

—— Note ———

This rule might be reviewed if the ETM specification is extended to processors capable of executing multiple data transfer instructions in parallel.

• Any resource, when viewed as an event, must be active for the entire cycle if it matched for any instruction executed in that cycle. For example, if the trace start/stop resource is used as the enabling event of **ViewData**, but is logically active for only the first of two instructions executed in a cycle, the second instruction must have its data traced (assuming the include/exclude regions match).

Example 2-2 Trace Start/Stop block ordering of parallel instructions

Consider the case where these two instructions are executed in parallel:

LDRD r4, [r1] LDR r10, [r2]

The Trace Start/Stop block must behave as if the LDRD r4, [r1] is executed first, followed by LDR r10, [r2]. The means the block must behave as if the trace order is:

```
Instruction(LDRD r4)
Data loaded into r4, from address indicated by r1
Data loaded into r5, from (address indicated by r1) + 4
Instruction(LDR r10)
Data loaded into r10, from address indicated by r2
```

2.11.2 Independent load/store unit

If the processor has an independent load/store unit, capable of continuing to transfer data values for an earlier instruction after later instructions have been executed, the later instructions are said to have executed underneath the data instruction. The following rules apply:

- A data address comparator that matches the data transfer must match when the transfer occurs, even if a later instruction is being executed at the same time.
- If **ViewData** is conditioned on instruction address comparators, a match on the instruction address must apply to all data corresponding to that instruction, regardless of whether another instruction has been executed since.

•

If a data instruction has been traced, the ETM might require that all instructions executed underneath the data instruction are traced.

— Note -

The ETMv2.x and later protocols assume this.

- If **ViewData** becomes active because an instruction address comparator matches the address of an instruction executed underneath a data instruction, the ETM might trace extra data corresponding to the data instruction, even though it corresponds to a different instruction address.
- In addition to the specific cases already listed, a small number of additional instructions might be traced when *both* of these conditions occur together:
 - multiple instructions are executed on the same cycle
 - the start/stop resource matches for some *but not all* of the instructions.

For example, if two instructions are executed in one cycle and:

- the start/stop resource matches only the first instruction
- the include region matches only the second instruction

then both instructions are traced, even though neither instruction would have been traced if they had been executed sequentially.

2.11.3 Consequences of parallel execution on counters

Although some operations can be performed in parallel, the ETM counter can decrement only once every cycle. The only case where this might be a problem is where the OR of two single address comparators is used and they both match on the same cycle, for example, with a predicted branch and its target.

2.11.4 Consequences of parallel execution on the sequencer

If the sequencer receives multiple transition requests in the same cycle, no transitions take place and the sequencer remains in the original state. The ETM might have multiple transition requests in a cycle where instructions are executed in parallel. You must be aware of this behavior when programming the sequencer. There is a work-around for simple events, as Example 2-3 shows.

Example 2-3 Programming for parallel events

Consider the following transitions:

- transition from state 1 to state 2 based on event A
- transition from state 2 to state 3 based on event B.

To effect these transitions where A and B can occur in the same cycle, you must program the sequencer as follows:

- Program the transition from state 1 to state 2 (register 0x060) to occur on event (A & !B).
- Program the transition from state 2 to state 3 (register 0x062) to occur on event B.
- Program the transition from state 1 to state 3 (register 0x065) to occur on event (A & B).

Programming the ETM sequencer in this way ensures the correct handling of simultaneous occurrences of event A and event B.

Table 2-17 ETM7 configurations

2.12 Supported standard configurations in ETMv1

ETMv1 specifies four standard configurations. This section describes:

- Choosing a configuration
- ETM7 supported configurations
- ETM9 supported configurations on page 2-78

2.12.1 Choosing a configuration

The choice of configuration is largely cost-based, because it depends on:

- the amount of silicon and pins that you want to use
- the degree of data trace required.

A small ETM is adequate for instruction trace. However, data tracing is less satisfactory with a small configuration, because the small FIFO and lack of support for the 21-pin interface reduces the data that can be traced without overflowing. The only implementations of the small configuration are in ETM7 and ETM9.

A medium-sized ETM gives reasonable data trace under most conditions. It is the configuration chosen by most users of ETM7.

Mediumplus is a medium-sized ETM configuration with a large FIFO. This configuration is only supported in ETM9 and is the ETM9 configuration chosen by most users.

The large ETM adds extensive triggering facilities and an enlarged FIFO. The large FIFO helps to smooth out short bursts of data trace.

Not all configurations are available for all implementations. Any future ETMv1 implementations are likely to be available only in the Mediumplus configuration.

2.12.2 ETM7 supported configurations

Table 2-17 shows the three standard configurations for ETM7.

—— Note ——

ETM7 is not available in the Mediumplus configuration.

Resource description	Small	Medium	Large
Pairs of address comparators	1	4	8
Data value comparators	0	2	8
Memory map decoders	4	8	16
Counters	1	2	4
Sequencer present	No	Yes	Yes
External inputs	2	4	4
External outputs	0	1	4
FIFOFULL present	Yes ^a	Yesa	Yes
FIFO depth	10	20	45
Port size ^b	4 or 8	4, 8, or 16	4, 8, or 16

a. Not available in ETM7 Rev 0. In ETM7 Rev 0, FIFOFULL is supported only in the Large configuration.

b. Software-selectable using the ETMCR, register 0x000.

2.12.3 ETM9 supported configurations

Table 2-18 shows the four standard configurations for ETM9.

Resource description	Small	Medium	Mediumplus	Large
Pairs of address comparators	1	4	4	8
Data value comparators	0	2	2	8
Memory map decoders	4	8	8	16
Counters	1	2	2	4
Sequencer present	No	Yes	Yes	Yes
External inputs	2	4	4	4
External outputs	0	1	1	4
FIFOFULL present	Yesa	Yes ^a	Yes ^a	Yes
FIFO depth	9	18	45	45
Port size ^b	4 or 8	4, 8, or 16	4, 8, or 16	4, 8, or 16

Table 2-18 ETM9 configurations

a. Not available in ETM9 Rev 0. In ETM9 Rev 0, FIFOFULL is supported only in the Large configuration.

b. Software-selectable using the ETMCR, register 0x000.

2.13 Supported configurations from ETMv2

The Technical Reference Manual for each ETM includes a description of the supported configurations.

2.14 Behavior when non-invasive debug is disabled

Some systems support the Security Extensions that enable non-invasive debug to be disabled. Sometimes a signal called **NIDEN**, Non Invasive Debug ENable, is used to disable or enable ETM functionality. Systems do not have to support the Security Extensions to implement this functionality.

When non-invasive debug is disabled, the ETM behaves as if the processor has entered a prohibited region. For more information, see *Behavior while tracing is prohibited on page 2-37*. The following additional restrictions apply:

- Whether the branch packet is output is IMPLEMENTATION SPECIFIC.
- All trace in the ETM FIFO must be output.
- Trigger generation is disabled.
- The trace prohibited resource, if supported, is HIGH.
- External inputs, extended external inputs, and Memory Map Decoders must be ignored.
- Other resources such as counters, the sequencer and external outputs, stop operating and are held in their current state. Some ETM implementations might drive the external outputs LOW.
- It is IMPLEMENTATION DEFINED if the cycle counter continues to count.

As defined in the *CoreSight Architecture Specification*, the effect of the timing of disabling non-invasive debug is imprecise. Therefore, tracing might continue after non-invasive debug is disabled, and might take time to re-enable when non-invasive debug is re-enabled.

When non-invasive debug is disabled, the ETMAUTHSTATUS register represents this. For more information, see *Authentication Status Register, ETMAUTHSTATUS, ETMv3.2 and later on page 3-176.*

When non-invasive debug is disabled, the ETM programmers' model behaves normally.

ARMv7 processors must implement the **NIDEN** functionality, and ETMs that are connected to ARMv7 processors must implement this functionality.

Chapter 3 Programmers' Model

This chapter describes the configuration registers that you can program to set up and control the ETM. It contains the following sections:

- About the programmers' model on page 3-82
- Programming and reading ETM registers on page 3-83
- CoreSight support on page 3-89
- The ETM registers on page 3-90
- Detailed register descriptions on page 3-99
- Using ETM event resources on page 3-194
- Example ViewData and TraceEnable configurations on page 3-199
- Power Down support on page 3-203
- About the access permissions for ETM registers on page 3-210.
- Access permissions for ETMv3.3 and ETMv3.4, SinglePower on page 3-213
- Access permissions for ETMv3.3 and ETMv3.4, multiple power domains on page 3-216
- Access permissions for ETMv3.5, SinglePower on page 3-220
- Access permissions for ETMv3.5, multiple power domains on page 3-224.

3.1 About the programmers' model

Where a register bit is assigned for use from a particular version of the ETM architecture onwards, then in previous versions of the architecture:

- The read value of the bit is UNKNOWN, unless the assignment of the bit specifies it as backwards-compatible with earlier versions of the ETM architecture. If the assignment of the bit specifies it as backwards-compatible you can ignore the ETM architecture version when interpreting the bit.
- The bit must be written as zero.

The register bit assignment tables include a column that shows the first version of the ETM architecture that uses that bit assignment, unless otherwise specified.

Any of the following causes UNPREDICTABLE behavior:

- writing to a read-only register
- writing a nonzero value to reserved bits in a register
- using a reserved encoding in a register field.

3.2 Programming and reading ETM registers

There are three methods of access to the ETM registers:

- Direct JTAG access
- Coprocessor access, ETMv3.1 and later on page 3-84.
- Memory-mapped access, ETMv3.2 and later on page 3-86.

It is IMPLEMENTATION DEFINED which interfaces are supported. Concurrent access from multiple interfaces is supported. See *About the access permissions for ETM registers on page 3-210*

The description of each method of access includes information on any restrictions that apply to that method. However you must also see *Restrictions on the type of access to ETM registers on page 3-86* for information about restrictions that apply to all three methods. ETM register access models, for different versions of the ETM architecture, are described in *ETM register access models on page 3-86*.

3.2.1 Direct JTAG access

The Direct JTAG interface is an extension of the ARM TAP controller, and is assigned scan chain number 6. The scan chain consists of a 40-bit shift register comprising:

- a 32-bit data field
- a 7-bit address field
- a read/write bit.

Only registers 0x000-0x07F can be accessed using Direct JTAG access. The general arrangement of the ETM JTAG registers is shown in Figure 3-1.



Figure 3-1 ETM JTAG structure

The data to be written is scanned into the 32-bit data field, the address of the register into the 7-bit address field, and a 1 into the read/write bit. A register is read by scanning its address into the address field and a 0 into the read/write bit. The 32-bit data field is ignored.

A read or a write takes place when the TAP controller enters the UPDATE-DR state.

— Note –

Direct JTAG access must not be confused with debugger accesses made through the ARM Debug Interface v5, that can also use a JTAG interface.

Restricting Direct JTAG access

Debugger access to the ETM registers can be made read-only by setting bit [22] of the ETMCR, register 0x000. This bit can only be set from software. This bit is not supported in all implementations. See *Main Control Register*, *ETMCR on page 3-100*. Tools can determine if a non-JTAG interface is present by reading bit [27] of the ETMCCR. See *Configuration Code Register*, *ETMCCR on page 3-109*.

3.2.2 Coprocessor access, ETMv3.1 and later

Provision of a coprocessor interface for register access is optional in ETMv3.1 and later. This enables you to use the ETM as an extended breakpoint unit to test for unit failure while testing multiple devices. The coprocessor access also means that you do not have to program each device individually by connecting a probe to each device. You can do the following without external hardware:

- program the ETM
- collect trace, in conjunction with *Embedded Trace Buffer* (ETB)
- examine the buffer in conjunction with ETB

This section describes the changes to the programmers' model, in the following subsections:

- Coprocessor models
- Restricting coprocessor access on page 3-85
- Determination of support on page 3-85.

Coprocessor models

Where a co-processor model is supported, all the accessible ETM registers are mapped to a single coprocessor. All instructions in Coprocessor 14 with Opcode 1 equal to 1 are reserved for ETM use.

There are two coprocessor models, described in the following sub-sections:

- Limited register set model, ETMv3.1 and ETMv3.2 only
- Full access model, ETMv3.3 and later.

See Behavior of coprocessor accesses on page 3-85 for information that applies to both models.

Limited register set model, ETMv3.1 and ETMv3.2 only

The coprocessor model provided in ETMv3.1 and ETMv3.2 provides access to ETM registers 0x000-0x07F only. See *The ETM registers on page 3-90* for a list of all the ETM registers, in register-number order.

The instructions to read and write the ETM registers are as follows:

MRC <p14>, 1, <Rd>, c0, reg[3:0], reg[6:4] MCR <p14>, 1, <Rd>, c0, reg[3:0], reg[6:4]

In these instructions, reg[6:0] is the ETM register number.

These instructions have CRn equal to c0 and the register number encoded in Opcode_2 and CRm.

Full access model, ETMv3.3 and later

From ETMv3.3, the coprocessor model provides access to all of the ETM registers, including the CoreSight management registers and the OS Save/Restore registers. See *The ETM registers on page 3-90* for a list of all the ETM registers, in register-number order.

— Note —

When accessed through the coprocessor interface, the ETMLAR and ETMLSR, registers 0x3EC and 0x3ED, read-as-zero. You do not have to set a lock to access the ETM registers through the coprocessor interface. In ETMv3.5, coprocessor accesses to the ETMLAR and ETMLSR are UNPREDICTABLE.

The instructions to read and write the ETM registers are as follows:

MRC <p14>, 1, <Rd>, reg[9:7], reg[3:0], reg[6:4]

MCR <p14>, 1, <Rd>, reg[9:7], reg[3:0], reg[6:4]

In these instructions, reg[9:0] is the ETM register number.

Figure 3-2 shows the mapping between the bits of the ETM register number and the fields of the CP14 instruction.

Bit	10	9	8	7	6	5	4	3	2	1	0
Value	0	ETM re		egister number[9:0] (0 to 1023)							
		\downarrow	l			₩			ſ	ŀ	
CP14 instruction field	CRn[3:0]			Орсо	ode_2	2[2:0]		CRm	[3:0]		

Figure 3-2 Mapping from register number to CP14 instruction fields

Behavior of coprocessor accesses

This information applies to both of the coprocessor models. In other words it applies to all ETM register accesses through Coprocessor 14, in ETMv3.1 and later.

Coprocessor access to the ETM registers is only permitted when the ARM processor is in a privileged mode. An attempt to read or write an ETM register using coprocessor instructions while the processor is in User mode results in an Undefined Instruction exception. Coprocessor accesses initiated by a debug tool when the processor is halted in Debug state are always privileged regardless of the state of the CPSR.

In addition, coprocessor access to the ETM registers might be prevented by controls in the processor. The CPACR, NSACR, and HCPTR include controls to trap accesses to ETM registers.

For more information on access permissions see About the access permissions for ETM registers on page 3-210.

——— Note ——

This behavior is different to coprocessor access to debug registers, where attempting to access a nonexistent register usually results in an Undefined Instruction exception.

Restricting coprocessor access

Software access to the ETM registers can be made read-only by setting bit [23] of the ETMCR, register 0x000. This bit can only be set by the debugger. See *Main Control Register*, *ETMCR on page 3-100*.

Determination of support

To determine whether coprocessor access is supported, read the ETMIDR. See *ID Register, ETMIDR, ETMv2.0 and later on page 3-154*:

MRC p14, 1, <Rd>, c0, c9, 7

If no Undefined Instruction exception is generated and a nonzero value is returned, then coprocessor access is supported.

Behavior of other CP14 accesses with Opcode_1 equal to 1

All instructions in Coprocessor 14 with Opcode_1 equal to 1 are reserved for ETM use. However, only a limited range of these instructions are used for ETM access. Details are given in the following sub-sections:

- ETMv3.1 and v3.2
- ETMv3.3 and later on page 3-86.

ETMv3.1 and v3.2

Only instructions with a CRn value of c0 are used for ETM register accesses. MRC and MCR accesses to Coprocessor 14 with a CRn value greater than 4'b0000 are:

UNDEFINED in User mode

UNPREDICTABLE in privileged modes.

ETMv3.3 and later

Only instructions with CRn values from 4'b0000 to 4'b0111 are used for ETM register accesses. MRC and MCR accesses to Coprocessor 14 with a CRn value of 4'b1000 or greater are:

- UNDEFINED in User mode
- UNPREDICTABLE in privileged modes.

3.2.3 Memory-mapped access, ETMv3.2 and later

ETMv3.2 and later provides optional memory-mapped access. This is usually used in a CoreSight system, and provides all the benefits of coprocessor access, along with other benefits described in *The CoreSight Architecture Specification*.

Memory-mapped access provides a 4KB address space. Each register occupies 4 bytes, making a total of 1024 registers available in this way. For example, register 0x080 is at offset 0x200 from the base address of the ETM.

The ETM can distinguish between memory-mapped accesses from on-chip software and memory-mapped accesses from a debugger, for example by using the CoreSight *Debug Access Port* (DAP). Software accesses require the ETM to be first unlocked using the lock registers described in *About the lock registers, ETMv3.2 and later on page 3-175*.

3.2.4 Restrictions on the type of access to ETM registers

In *The ETM registers on page 3-90*, Table 3-3 on page 3-90 shows the access type, read-only, write-only, or read/write, of each ETM register. Debug software must take account of these access types. Behavior is UNPREDICTABLE if you attempt a read access to a write-only register, or a write access to a read-only register. This is true for all methods of accessing the registers.

3.2.5 ETM register access models

Table 3-1 summarizes the more common ETM register access models, with an indication of the situations when they are likely to be appropriate.

Register interfaces	ETM versions	Access requirements
Direct JTAG only	All versions	Implemented where debugger access is required only to registers 0x000 to 0x07F.
Direct JTAG and Coprocessor	From ETMv3.1	Implemented where debugger access is required only to registers 0x000 to 0x07F, and software access to these registers is required.
Coprocessor only	From ETMv3.1	Debugger access is through an ARM Debug Interface v5 ^a . In addition, software access is possible.
Direct JTAG and Memory-mapped	From ETMv3.2	Implemented where debugger access is required only to registers 0x000 to 0x07F, and software access to these registers is required.
Memory-mapped only	From ETMv3.2	Debugger access is through an ARM Debug Interface v5 ^a . In addition, software access is possible.

Table 3-1 Typical ETM register access implementations

a. For more information see the ARM Debug Interface v5 Architecture Specification.

For information about the access controls that can apply to ETM register accesses see *About the access permissions* for ETM registers on page 3-210.

For information on power-down support, see Power Down support on page 3-203

When power down support is implemented, the architecture does not permit a Direct JTAG interface to the ETM. Access to the ETM registers from an external debugger must use the ARM Debug Interface v5. For more information, see the *ARM Debug Interface v5 Architecture Specification*.

3.2.6 Synchronization of ETM register updates

Software running on the processor can program the debug registers through at least one of:

- a CP14 coprocessor interface
- the memory-mapped interface, if it is implemented.

It is IMPLEMENTATION DEFINED which interfaces are implemented.

For the CP14 coprocessor interface, the following synchronization rules apply:

- All changes to CP14 ETM registers that appear in program order after any explicit memory operations are guaranteed not to affect those memory operations.
- Any change to CP14 ETM registers is guaranteed to be visible to subsequent instructions only after one of:
 - performing an ISB operation
 - taking an exception
 - returning from an exception.

However, the following rules apply to coprocessor ETM register accesses:

- when an MRC instruction directly reads a register using the same register number as was used by an MCR instruction to write it, the MRC is guaranteed to observe the value written, without requiring any context synchronization between the MCR and MRC instructions
- When an MCR instruction directly writes a register using the same register number as was used by a previous MCR instruction to write it, the final result is the value of the second MCR, without requiring any context synchronization between the two MCR instructions.

This is important when changing the value of the programming bit in the ETMCR. After writing to the ETMCR to change the value of the programming bit you must make at least one read of the ETMSR before you program any other registers. For more information see *Use of the Programming bit on page 3-96*. You must perform an ISB between writing to the ETMCR and reading the ETMSR.

ARM recommends that, after programming the ETM registers, you always execute an ISB instruction to ensure that all updates are committed to the ETM before you restart normal code execution.

For the memory-mapped interface, the following synchronization rules apply:

- Changes to memory-mapped ETM registers that appear in program order after an explicit memory operation are guaranteed not to affect that previous memory operation only if the order is guaranteed by the memory order model or by the use of a DMB or DSB operation between the memory operation and the register change.
- A DSB operation causes all writes to memory-mapped ETM registers appearing in program order before the DSB to be completed.

However, the following rules apply to memory-mapped ETM register accesses:

- when a load directly reads a register using the same address as was used by a store to write it, the load is guaranteed to observe the value written, without requiring any context synchronization between the store and load
- When a store directly writes a register using the same address as was used by a previous store to write it, the final result is the value of the second store, without requiring any context synchronization between the two stores.

ARM recommends that, after programming the ETM registers, you always execute a DSB instruction followed by an ISB instruction, to ensure that all updates are committed to the ETM before you restart normal code execution.

Some memory-mapped ETM registers are not idempotent for reads or writes. Therefore, the region of memory occupied by the ETM registers must not be marked as Normal memory, because the Memory Order Model permits accesses to Normal memory locations that are not appropriate for such registers. Memory used for memory-mapped ETM registers must have the Strongly-ordered or Device attribute, otherwise the effects of accesses to the registers are UNPREDICTABLE.

Synchronization between register updates made through the external debug interface and updates made by software running on the processor is IMPLEMENTATION DEFINED. However, if the external debug interface is implemented through the same port as the memory-mapped interface, then updates made through the external debug interface have the same properties as updates made through the memory-mapped interface.

3.3 CoreSight support

CoreSight is a system-level debug and trace solution that enables debug and trace components to share resources and work together. It defines a Visible Component Architecture that specifies requirements of all CoreSight components that are visible to development tools. The following sections describe features of the Visible Component Architecture:

- Programmers' model requirements
- Topology detection requirements.

See the CoreSight Architecture Specification for more information about the CoreSight architecture.

3.3.1 Programmers' model requirements

The programmers' model specifies that the registers of each component are memory-mapped in a 4KB region. The top 256 bytes of this space, registers 0x3C0-0x3FF, are reserved for management registers that must be present in all CoreSight components. *Detailed register descriptions on page 3-99* describes these registers.

See *Memory-mapped access, ETMv3.2 and later on page 3-86* for more information about memory-mapped access to the ETM registers.

3.3.2 Topology detection requirements

All ETMs implement the logical interfaces shown in Table 3-2. These logical interfaces must implement registers to support topology detection, as described in the *CoreSight Architecture Specification*.

Port	Direction	Number
Trace output	Master	1
Processorinterface	Slave	1 + (value of bits [14:12] of ETMSCR, register 0x005)
External output	Master	Value of bits [22:20] of ETMCCR, register 0x001
External input	Slave	Value of bits [19:17] of ETMCCR, register 0x001
Trigger output	Master	1

Table 3-2 ETM logical interfaces

Registers 0x380-0x3BF are reserved for topology detection and integration registers, and use of these registers for this purpose is IMPLEMENTATION DEFINED.

3.4 The ETM registers

Table 3-3 shows the ETM registers, in register order. In the table, access type is described as follows:

- **RW** Read and write.
- RO Read only.
- WO Write only.

Table 3-3 ETM register summary

Register ^a	Name	Version ^b	Туре	Description
0x000-0x0BF,	ETM Trace Registers ^c			
0x000	Main Control	v1.0	RW	See Main Control Register, ETMCR on page 3-100
0x001	Configuration Code	v1.0	RO	See Configuration Code Register, ETMCCR on page 3-109
0x002	Trigger Event	v1.0	WOd	See Trigger Event Register, ETMTRIGGER on page 3-111
0x003	ASIC Control	v1.0	WOd	See ASIC Control Register, ETMASICCR on page 3-112
0x004	Status	v1.1 to v3.0	RO	See ETM Status Register, ETMSR, ETMv1.1 and later on page 3-112
		v.3.1	RW	-
0x005	System Configuration	v1.2	RO	See System Configuration Register, ETMSCR, ETMv1.2 and later on page 3-114
TraceEnabl	e configuration			
0x006	TraceEnable Start/Stop Control	v1.2	WOd	See TraceEnable Start/Stop Control Register, ETMTSSCR, ETMv1.2 and later on page 3-116
0x007	TraceEnable Control 2	v1.2	WOd	See TraceEnable Control 2 Register, ETMTECR2, ETMv1.2 and later on page 3-117
0x008	TraceEnable Event	v1.0	WO ^d	See TraceEnable Event Register, ETMTEEVR on page 3-118
0x009	TraceEnable Control 1	v1.0	WO ^d	See TraceEnable Control 1 Register, ETMTECR1 on page 3-118
FIFOFULL	configuration			
0x00A	FIFOFULL Region	v1.0	WO ^d	See FIFOFULL Region Register, ETMFFRR on page 3-120
0x00B	FIFOFULL Level	v1.x only	WO	See FIFOFULL Level Register, ETMFFLR on
		v2.0	RW	- page 3-121
ViewData co	onfiguration			
0x00C	ViewData Event	v1.0	WOd	See ViewData Event Register, ETMVDEVR on page 3-123
0x00D	ViewData Control 1	v1.0	WO ^d	See ViewData Control 1 Register, ETMVDCR1 on page 3-124

Table 3-3 ETM register summary (continued)

Register ^a	Name	Version ^b	Туре	Description
0x00E	ViewData Control 2	v1.0	WOd	See ViewData Control 2 Register, ETMVDCR2 on page 3-125
0x00F	ViewData Control 3	v1.0	WOd	See ViewData Control 3 Register, ETMVDCR3 on page 3-126
Address com	parators			
0x010- 0x01F	Address Comparator Value 1-16	v1.0	WOd	See Address Comparator Value Registers, ETMACVRn on page 3-127
0x020- 0x02F	Address Comparator Access Type 1-16	v1.0	WOd	See Address Comparator Access Type Registers, ETMACTRn on page 3-127

Data value comparators

Only the even-numbered registers can be implemented. The odd-numbered registers are reserved.

0x030- 0x03E, even	Data Comparator Value 1-16	v1.0	WOd	See Data Comparator Value Registers, ETMDCVRn on page 3-134
0x031- 0x03F, odd	-	-	-	Reserved
0x040- 0x04E, even	Data Comparator Mask 1-16	v1.0	WOd	See Data Comparator Mask Registers, ETMDCMRn on page 3-136
0x041- 0x04F, odd	-	-	-	Reserved
Counters				
0x050- 0x053	Counter Reload Value 1-4	v1.0	WOd	See Counter Reload Value Registers, ETMCNTRLDVRn on page 3-138
0x054- 0x057	Counter Enable 1-4	v1.0	WOd	See Counter Enable Registers, ETMCNTENRn on page 3-139
0x058- 0x05B	Counter Reload Event 1-4	v1.0	WOd	See Counter Reload Event Registers, ETMCNTRLDEVRn on page 3-141
0x05C- 0x05F	Counter Value 1-4	v1.0 to v3.0	RO	See Counter Value Registers, ETMCNTVRn on page 3-142
		v3.1	RW	_
Sequencer				
0x060- 0x065	Sequencer State Transition Event	v1.0	WOd	See Sequencer State Transition Event Registers, ETMSQabEVR on page 3-144
0x066	-	-	-	Reserved
0x067	Current Sequencer State	v1.0 to v3.0	RO	See Current Sequencer State Register, ETMSQR on page 3-145
		v3.1	RW	_

Register ^a	Name	Version ^b	Туре	Description
0x068- 0x06B	External Output Event 1-4	v1.0	WOd	See External Output Event Registers, ETMEXTOUTEVRn on page 3-146
Context ID c	omparators			
0x06C- 0x06E	Context ID Comparator Value	v2.0	WO ^d	See Context ID Comparator Value Registers, ETMCIDCVRn on page 3-148
0x06F	Context ID Comparator Mask	v2.0	WO ^d	See Context ID Comparator Mask Register, ETMCIDCMR on page 3-149
Other ETM 7	Frace ^c registers			
0x070- 0x077	Implementation- specific		WOd	See Implementation specific registers on page 3-150
0x078	Synchronization Frequency	v2.0	WO ^d or RO ^e	See Synchronization Frequency Register, ETMSYNCFR, ETMv2.0 and later on page 3-152
0x079	ID	v2.0	RO	See ID Register, ETMIDR, ETMv2.0 and later on page 3-154
0x07A	Configuration Code Extension	v3.1	RO	See Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158
0x07B	Extended External Input Selection	v3.1	WOd	See Extended External Input Selection Register, ETMEXTINSELR, ETMv3.1 and later on page 3-159
0x07C	TraceEnable Start/Stop EmbeddedICE Control	v3.4	WOd	See TraceEnable Start/Stop EmbeddedICE Control Register, ETMTESSEICR, ETMv3.4 on page 3-160
0x07D	EmbeddedICE Behavior Control	v3.4	WO ^d	See EmbeddedICE Behavior Control Register, ETMEIBCR, ETMv3.4 and later on page 3-161
0x07E	Timestamp Event Register	v3.5	RW	See Timestamp Event Register, ETMTSEVR, ETMv3.5 on page 3-162
0x07F	Auxiliary Control Register	v3.5	RW	See Auxiliary Control Register, ETMAUXCR, ETMv3.5 on page 3-163
0x080	CoreSight Trace ID	v3.2	RW	See CoreSight Trace ID Register, ETMTRACEIDR, ETMv3.2 and later on page 3-163
0x081	-	-	-	Reserved
0x082	ETM ID Register 2	v3.5	RO	See ETM ID Register 2, ETMIDR2, ETMv3.5 on page 3-165
0x083-0x08F	-	-	-	Reserved.
0x090	VMID Comparator Value Register	v3.5	RW	See VMID Comparator Value Register, ETMVMIDCVR, ETMv3.5 on page 3-164
0x091-0x0BF	-	-	-	Reserved

0x0C0-0x0C5, ETM Management Registers^c

Table 3-3 ETM register summary (continued)

Register ^a	Name	Version ^b	Туре	Description
Operating	system save and restore	registers		
0x0C0	OS Lock Access	v3.3	WO	See OS Lock Access Register; ETMOSLAR, ETMv3.3 and later on page 3-166
0x0C1	OS Lock Status	v3.3	RO	See OS Lock Status Register, ETMOSLSR, ETMv3.3 and later on page 3-166
0x0C2	OS Save and Restore	v3.3	RW	See OS Save and Restore Register, ETMOSSRR, ETMv3.3 and later on page 3-168
0x0C3	-	-	-	Reserved
Other ETM	1 Management registers			
0x0C4	Power Down Control Register	v3.5	RW	Power Down Control Register, ETMPDCR, ETMv3.5 on page 3-171
0x0C5	Device Power-Down Status	v3.3	RW	See Device Power-Down Status Register, ETMPDSR, ETMv3.3 and later on page 3-169
0x0C6-0x3BF,	ETM Trace Registers ^c			
0x0C6-0x37F	-	-	-	Reserved.
0x380-0x3BF	Integration registers	v3.2	-	Reserved for IMPLEMENTATION DEFINED topology detection and integration registers
0x3C0-0x3FF,	ETM Management Regi	sters ^c		
0x3C0	Integration Mode Control	v3.2	RW	See Integration Mode Control Register; ETMITCTRL, ETMv3.2 and later on page 3-171
0x3C1-0x3E7	-	-	-	Reserved
0x3E8	Claim Tag Set	v3.2	RW	See Claim Tag Set Register, ETMCLAIMSET on page 3-173
0x3E9	Claim Tag Clear	v3.2	RW	See Claim Tag Clear Register, ETMCLAIMCLR on page 3-173
0x3EA-0x3EB	-	-	-	Reserved
0x3EC	Lock Access	v3.2	WOd	See Lock Access Register, ETMLAR, ETMv3.2 and later on page 3-175
0x3ED	Lock Status	v3.2	RO	See Lock Status Register, ETMLSR, ETMv3.2 and later on page 3-176
0x3EE	Authentication Status	v3.2	RO	See Authentication Status Register, ETMAUTHSTATUS, ETMv3.2 and later on page 3-176
0x3EF-0x3F1	-	-	-	Reserved
0x3F2	Device Configuration	v3.2	RO	See CoreSight Device Configuration Register, ETMDEVID, ETMv3.2 and later on page 3-179
0x3F3	Device Type	v3.2	RO	See CoreSight Device Type Register, ETMDEVTYPE, ETMv3.2 and later on page 3-179

Register ^a	Name	Version ^b	Туре	Description		
Peripheral an	Peripheral and Component ID registers					
0x3F4	Peripheral ID4	v3.2	RO	See Peripheral ID4 Register, ETMPIDR4 on page 3-187		
0x3F5	Peripheral ID5	v3.2	RO	See Peripheral ID5 to Peripheral ID7 Registers,		
0x3F6	Peripheral ID6	v3.2	RO	- EIMPIDRS to EIMPIDR/ on page 5-188		
0x3F7	Peripheral ID7	v3.2	RO	_		
0x3F8	Peripheral ID0	v3.2	RO	See Peripheral ID0 Register, ETMPIDR0 on page 3-183		
0x3F9	Peripheral ID1	v3.2	RO	See Peripheral ID1 Register, ETMPIDR1 on page 3-184		
0x3FA	Peripheral ID2	v3.2	RO	See Peripheral ID2 Register, ETMPIDR2 on page 3-185		
0x3FB	Peripheral ID3	v3.2	RO	See Peripheral ID3 Register, ETMPIDR3 on page 3-186		
0x3FC	Component ID0	v3.2	RO	See Component ID0 Register, ETMCIDR0 on page 3-190		
0x3FD	Component ID1	v3.2	RO	See Component ID1 Register, ETMCIDR1 on page 3-191		
0x3FE	Component ID2	v3.2	RO	See Component ID2 Register, ETMCIDR2 on page 3-192		
0x3FF	Component ID3	v3.2	RO	See Component ID3 Register, ETMCIDR3 on page 3-193		

Table 3-3 ETM register summary (continued)

a. The Register column gives the *register number*. Registers are numbered sequentially from zero. Where registers are accessed in a memory-mapped scheme, the offset of a register is (4 x register number).

- b. The first ETM architecture to define the register, or (if the register type is different in different architecture versions) the first architecture version to which the description applies.
- c. The split into Trace and Management registers applies from ETMv3.3. See *ETM Trace and ETM Management registers, from ETMv3.3*.
- d. In ETMv3.1 and later, register is read/write if bit [11] of the ETMCCER is set to 1. See *Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158.*
- e. From ETMv3.4, it is IMPLEMENTATION DEFINED whether the Synchronization Frequency register is implemented as a write-only register that is read/write when bit [11] of the ETMCCER, register 0x7A, is set to 1, or as a read-only register. See the register description for more information.

3.4.1 ETM Trace and ETM Management registers, from ETMv3.3

From ETMv3.3, the ETM register map is split into two areas, as Table 3-4 shows.

Table 3-4 Split of ETM register map into Trace and Management registers

Area	Register numbers	Register addresses
ETM Trace Registers	0x000-0x0BF, 0x0C6-0x3BF	0x000-0x2FF, 0x318-0xEFF
ETM Management Registers	0x0C0-0x0C5, 0x3C0-0x3FF	0x300-0x314, 0xF00-0xFFF

— Note –

- Table 3-4 on page 3-94 is based on the ETM registers implemented in ETMv3.3 and ETMv3.4. In ETMv3.5 the Claim Tag registers are classified as Trace Registers rather than Management Registers. These are the registers numbered 0x3E8 and 0x3E9, at addresses 0xFA0 and 0xFA4.
- However, any ETM register not specified in Table 3-3 on page 3-90 is reserved and might be used in the future as either Trace or Management registers.
- In previous issues of the ETM Architecture Specification the ETM Trace Registers have been called the ETM Debug Registers. This name change does not indicate any change in how the registers are used.

This split of the register map is made for register save/restore purposes. For more information see:

- About the Operating System Save and Restore Registers, ETMv3.3 and later on page 3-166
- Power Down support on page 3-203.

3.4.2 Reset behavior

This document describes the following resets, or reset operations:

Processor reset

This resets the processor, making it start execution from the reset vector address. This does not reset any ETM registers. The ETM indicates the processor reset by inserting an exception packet in the trace stream. The branch address in the exception packet indicates that the exception was a processor reset.

ETM reset This resets all resettable ETM registers, as defined by the register descriptions. This is the main reset for the entire ETM.

TAP reset In an ETM that supports Direct JTAG connection, this resets the TAP controller:

- in ETMv3.0 and earlier, this might also perform an ETM reset
 - from ETMv3.1, this might not reset any ETM registers.

Power-on reset

Whether an ETM supports a power-on reset is IMPLEMENTATION DEFINED. If it is supported, a power-on reset must perform an ETM reset. If the ETM supports Direct JTAG connection it must also perform a TAP reset.

Writing to the Programming bit

Writing to the Programming bit of the ETMCR is a reset operation that resets parts of the ETM to their ETM reset state. You reset some parts of the ETM by writing a 1 to this bit, and reset other part by writing 0 to this bit. For more information see *ETM Programming bit and associated state on page 3-97*.

On an ETM reset, the state of the ETMCR is set to the state described in Table 3-5 on page 3-101. In particular, the power-down bit and the Programming bit are set to 1. See *ETM Programming bit and associated state on page 3-97*.

Moving the TAP state machine into Test-Logic Reset state resets only the TAP controller. No ETM registers are affected. To prevent UNPREDICTABLE ETM behavior, a TAP reset must be asserted when the ETM is initially powered on.

In ETMv3.1 and later, a TAP reset might not reset the ETM registers because this might be done by a power-on reset, depending on the processor reset methodology. See the appropriate *Technical Reference Manual* for more information. You can achieve the same effect by writing the reset value to the ETMCR, register 0x000.

On an ETM reset, the status of registers or individual bits is UNKNOWN where not specified.

— Note —

See *ETM Programming bit and associated state on page 3-97* for a description of how the value of the Programming bit affects these registers.

3.4.3 Use of the Programming bit

When programming the ETM registers you must enable all the changes at the same time. For example, if you reprogram the counter it might start to count based on incorrect events, before the trigger condition has been correctly set up. In addition, the programming interface clock can be asynchronous to the ETM clock.

You can use the ETM Programming bit, Progbit, in the ETMCR, to disable all operations during programming. For more information see *Main Control Register*; *ETMCR on page 3-100*.

Figure 3-3 on page 3-97 shows the procedure for using Progbit to control the programming of the ETM registers. When the Programming bit is set to 0 you must not write to registers other than the ETMCR, because this can lead to UNPREDICTABLE behavior.

When setting the Programming bit, you must not change any other bits of the ETMCR. You must only change the value of bits other than the Programming bit of the ETMCR when bit [1] of the ETMSR is set to 1. ARM recommends that you use a read-modify-write procedure when modifying the ETMCR.



Figure 3-3 Programming ETM registers

The processor does not have to be in Debug state when programming the registers.

3.4.4 ETM Programming bit and associated state

The ETM Programming bit disables all ETM functions. See Figure 3-3 for the procedure to change this bit. While it is asserted:

- The trace port is disabled. The FIFO is emptied and no more trace is produced.
- The counters, sequencer, and start/stop block are held in their current state.
- The external outputs are forced LOW.

ETM state items

The ETM has five items of state that are affected by the Programming bit:

- the value of the counters, ETMCNTVRs, 0x05C-0x05F
- the sequencer
- the start/stop resource status, bit [2] of the ETMSR
- the start/stop block

•

the trigger flag, bit [3] of the ETMSR.

ETMv3.0 and earlier

In ETMv3.0 and earlier none of this state can be directly written. It is reset when the Programming bit is set. The values are then held and tracing is disabled until the Programming bit is cleared. For example, a free-running counter does not decrement while the Programming bit is set, and triggers cannot occur.

The state is reset as follows:

- the counters are reloaded with the value of the appropriate ETMCNTRLDVR
- the sequencer is reset to state 1
- the start/stop block is reset to off
- the triggered bit is cleared to 0, meaning triggers can occur.

The counter value is also updated when the ETMCNTRLDVR is written, if the Programming bit is set.

The start/stop block state can only be read in ETMv2.0 and later. The triggered bit cannot be read until ETMv3.1 See *ETMv3.1 and later*.

Care must be taken to read the state before setting the Programming bit, otherwise the state is lost.

ETMv3.1 and later

In ETMv3.1 and later the state information can be directly read and written. This means the state information can be saved when powering down the ARM processor, and restored when the system is restarted. See *ETM state items on page 3-97* for a list of the state information that can be saved and restored in this way.

The state is held while the Programming bit is set and tracing is disabled as before. The state is reset when the Programming bit is cleared, unless written to since the Programming bit was last set. You must set the Programming bit before reading the state. This holds the state stable, ensuring you obtain a consistent result. See *Use of the Programming bit on page 3-96* for more information.

3.5 Detailed register descriptions

Table 3-3 on page 3-90 lists the ETM registers. This section describes each of the registers.

- _____ Note _____
- In the register bit description tables, the *Version* column indicates:
 - differences in how the bit is used in different architecture versions
 - the first version of the architecture that uses the bit.
- Register bits are reserved in architecture versions earlier than the first use shown in the *Version* column. You must treat these reserved bits as read UNKNOWN and Write-As-Zero, unless the register description indicates otherwise.

3.5.1 Main Control Register, ETMCR

The ETMCR characteristics are:

Purpose	Controls general operation of the ETM, such as whether tracing is enabled or coprocessor data is traced.
Usage Constraints	There are no usage constraints.
Configurations	This register is available in all ETM implementations.
Attributes	See the register summary in Table 3-3 on page 3-90, and Reset behavior on page 3-95.

Figure 3-4 shows the ETMCR bit assignments.



Figure 3-4 ETMCR bit assignments

Table 3-5 shows the ETMCR bit assignments.

Table 3-5 ETMCR bit assignments

Bits	Function	Version ^a	Description	
[31]	Reserved	-	Must be written as 0.	
[30]	VMID trace enable	v3.5	Set this bit to 1 to enable VMID tracing. See <i>Virtualization Extensions, ETMv3.5 on page 7-345</i> .	
			If bit [26] of the Configuration Code Extension Register is zero, this indicates that the Virtualization Extensions are not implemented, and this bit is RAZ/WI.	
			An ETM reset sets this bit to 0.	
[29]	Reserved	-	Must be written as 0.	
[28]	Timestamp enable	v3.5	Set this bit to 1 to enable timestamping. See <i>Timestamping</i> , <i>ETMv3.5</i> on page 7-342. If bit [22] of the Configuration Code Extension Register is zero, this indicates that timestamping is not implemented, and this bit is RAZ/WL	
			An ETM reset sets this bit to 0.	
[27:25]	Processor select	v3.2	 If an ETM is shared between multiple processors, selects the processor to trace. For the maximum value permitted, see bits [14:12] of the <i>ETMSCR bit assignments on page 3-115</i>. To guarantee that the ETM is correctly synchronized to the new processor, you must update these bits as follows: Set bit [10], ETM programming, to 1. Poll bit [1] of the ETM Status Register until it is set to 1, see <i>Use of the Programming bit on page 3-96</i>. Set bit [0], ETM power down, to 1. Change the Processor select bits. Clear bit [0], ETM power down, to 0. Perform other programming required as normal. The ETM cannot be shared if Direct JTAG access is supported. On an ETM reset these bits are all zero. 	
[24]	Instrumentation resources access control	v3.3	 When this bit is set to 1, the Instrumentation resources can only be controlled when the processor is in a privileged mode. When this bit is set to 0, the Instrumentation resources can be accessed in both privileged and User modes. On an ETM reset this bit is 0. If no Instrumentation resources are implemented this bit reads as zero and ignores writes. This bit is only writable if at least one instrumentation resource is implemented. Otherwise, it reads as zero and ignores writes. 	
[23]	Disable software writes	v3.2	Register writes from software disabled. This bit can only be written by the debugger. This bit is not supported in all implementations. This bit reads back as zero if not supported. On an ETM reset this bit is 0.	

Function	Version ^a	Description	
Disable register writes from the debugger	v3.1	Register writes from the debugger disabled. This bit can only be written by software.	
		Typically a debugger can halt the processor to simulate software accesses. This means that, even if this bit is set, the debugger might be able to access the ETM registers.	
		This bit is not supported in all implementations. This bit reads as zero if not supported. On an ETM reset this bit is 0.	
Port size[3]	v3.0	For ETMv3.0 and later use this in conjunction with bits [6:4]. On an ETM reset this bit is 0.	
Data-only mode	v3.1	The possible values of this bit are: 0 Instruction trace enabled. 1 Instruction trace disabled. Data-only tracing is possible in this mode. On an ETM reset this bit is 0.	
Filter (CPRT)	v3.0	In ETMv2.x and earlier, CPRT tracing ignores ViewData and is controlled by a single bit, bit [1] of this register. From ETMv3.0, this bit is used in conjunction with bit [1], the MonitorCPRT bit. See <i>Filter</i> <i>Coprocessor Register Transfers (CPRT) in ETMv3.0 and later on</i> <i>page 2-44</i> . On an ETM reset this bit is 0.	
Suppress data	v3.0	Used with bit [7] to suppress data. See <i>Data suppression on page 2-47</i> . On an ETM reset this bit is 0. For information about the interaction of this bit with bit [7] see <i>Processor stalling, FIFOFULL on page 2-46</i> .	
Port mode	v1.2 up to v2.1	These bits enable the trace port clocking mode to be set. See <i>Trace port clocking modes on page 2-72</i> . On a TAP reset or ETM reset these bits are cleared to 0.	
Port mode [1:0]	v3.0	These bits, in conjunction with bit [13], enable the trace port clocking mode to be set. See <i>Trace port clocking modes on page 2-72</i> .	
ContextIDsize	v1.2	The possible values of this field are: b00 No Context ID tracing. b01 Context ID bits [7:0] traced. b10 Context ID bits [15:0] traced. b11 Context ID bits [31:0] traced.	
	Punction Disable register writes from the debugger Port size[3] Data-only mode Filter (CPRT) Filter (CPRT) Port mode Port mode [1:0] ContextIDsize	Functionversion*Disable register writes from the debuggerv3.1Port size[3]v3.0Data-only modev3.1Filter (CPRT)v3.0Suppress datav3.0Port modev1.2 up to v2.1Port mode [1:0]v3.0ContextIDsizev1.2	

Table 3-5 ETMCR bit assignments (continued)

Table 3-5 ETMCR bit assignments (continued)

Bits	Function	Version ^a	Description
[13]	Half-rate clocking	v1.2 up to v2.1	This bit controls whether trace is captured off both edges of TRACECLK or only the rising edge. See <i>Trace port clocking modes on page 2-72</i> . On an ETM reset this bit is 0.
	Port mode[2]	v3.0	This bit enables the trace port clocking mode to be set in conjunction with bits [17:16]. See <i>Trace port clocking modes on page 2-72</i> . On an ETM reset this bit is 0.
[12]	Cycle-accurate tracing	v1.0	When set to 1, a precise cycle count of executed instructions can be extracted from the trace. In ETMv1 and ETMv2, this is achieved by causing trace to be captured on every cycle when TraceEnable is active. In ETMv3, this is achieved by adding extra information into the trace, giving cycle counts even when TraceEnable is inactive. On an ETM reset this bit is 0.
[11]	ETM port selection	v1.0	This bit controls the external ETMEN pin. The possible values are:0ETMEN is LOW.1ETMEN is HIGH.This bit must be set by the trace software tools to ensure that trace output is enabled from this ETM. See also Restrictions on the use of the ETMEN signal on page 3-106.ETMEN can be used to enable the trace port pins to be shared with GPIO pins under the control of logic external to the ETM.On an ETM reset this bit is 0.
[10]	ETM programming	v1.0	When set to 1, the ETM is being programmed. See <i>ETM</i> <i>Programming bit and associated state on page 3-97</i> . On an ETM reset this bit is set to b1.
[9]	Debug request control	v1.0	When set to 1 and the trigger event occurs, the DBGRQ output is asserted until DBGACK is observed. This enables the ARM processor to be forced into Debug state. If the Programming bit is set or the OS Lock is set after the ETM requests the processor to enter debug state but before the processor enters debug state, it is IMPLEMENTATION DEFINED whether the ETM sustains this request. The processor might or might not enter debug state. On an ETM reset this bit is 0.
[8]	Branch output	v1.0	When set to 1 all branch addresses are output, even if the branch was because of a direct branch instruction. Setting this bit enables reconstruction of the program flow without having access to the memory image of the code being executed. On an ETM reset this bit is 0. This bit is not supported by all ETMs. From ETMv2.0, if unsupported, this bit ignores writes and Reads-As-Zero.

Bits	Function	Version ^a	Description
[7]	Stall processor	v1.0	The FIFOFULL output can be used to stall the processor to prevent overflow. This signal is only enabled when the stall processor bit is set to 1. When this bit is 0 the FIFOFULL output remains LOW at all times and the FIFO overflows if there are too many trace packets.
			On an ETM reset this bit is 0.
			Processor stalling, FIFOFULL on page 2-46.
			If the FIFOFULL signal is not implemented then this bit reads as zero and ignores writes.
[6:4]	Port size [2:0]	v1.0	The port size determines how many external pins are available to output the trace information. In ETMv1 and ETMv2 the port size is the number of bits in TRACEPKT . In ETMv3 the port size is the number of bits in TRACEDATA . This configuration determines how quickly the trace packets are extracted from the FIFO. From ETMv3 the port size field is 4 bits wide and bits [6:4] must be used in conjunction with bit [21], so that the port size encoding is given by bits [21, 6:4]. See <i>ETM port size encoding on page 3-106</i> for the encoding of these
			bits.
			On an ETM reset these bits correspond to the lowest supported port width.

Table 3-5 ETMCR bit assignments (continued)

Bits	Function	Version ^a	Description	
[3:2]	Data access	v1.0	The possible values of this field are:b00No data tracing.b01Trace only the data portion of the access.b10Trace only the address portion of the access.b11Trace both the address and the data of the access.On an ETM reset these bits are b00.	
[1]	MonitorCPRT	v1.0	 When 0, the CPRTs are not traced. When set to 1, the CPRTs are traced. On an ETM reset this bit is 0. From ETMv2.1, if CPRT tracing is not supported then this bit reads back as 0. From ETMv.3.0, this bit is used with bit [19]. See <i>Filter Coprocessor Register Transfers (CPRT) in ETMv3.0 and later on page 2-44</i> 	
[0]	ETM power down	v1.0	Register Transfers (CPRT) in ETMv3.0 and later on page 2-44 A pin controlled by this bit enables the ETM power to be controlled externally. The external pin is often ETMPWRDOWN or inverted as ETMPWRUP. This bit must be cleared by the trace software tools at the beginning of a debug session. When this bit is set to 1, the ETM must be powered down and disabled, and then operated in a low power mode with all clocks stopped. When this bit is set to 1, writes to some registers and fields might be ignored. You can always write to the following registers and fields: • ETMCR bit [0] and bits [27:25] • ETMCLAIMSET register • ETMOSLAR. When the ETMCR is written with this bit set to 1, bits other than bit [0] and bits [27:25] might be ignored.	

a. The first ETM architecture version that defines the field, or (where the use of a field is different in different versions) the first architecture version to which the description applies.

Additional information on the ETMCR

The following sections give additional information about fields of the ETMCR:

- ETM port size encoding on page 3-106
- *Restrictions on the use of the ETMEN signal on page 3-106.*

_____ Note _____

The debug tools must read back the ETMCR after modification, to confirm that writes were successful. In particular:

- If you select a port width that is not supported by an ETM configuration, the closest supported size is selected (ETMv1.x and ETM2.x only). In ETMv3.x and later selection of an unsupported port size results in invalid trace.
- The branch output bit is not supported by all ETM versions. If this bit is not supported, it is 0 when read back.

ETM port size encoding

Table 3-6 shows the encoding of the ETM port size in the ETMCR:

- from ETMv3.0 the port size is encoded in register bits [21, 6:4]
- before ETMv3.0 the port size is encoded in register bits [6:4] only.

Table 3-6 ETM port size

Register bits [21, 6:4] ^a	Register bits [6:4] ^b	Port size	Available ^c in ETM versions:
b0000	b000	4 bit	All
b0001	b001	8 bit	All
b0010	b010	16 bit	All
b0011	b011	24 bit ^d	From ETMv3.0
b0100	b100	32 bit ^d	From ETMv3.0
b0101	b101	48 bit ^d	From ETMv3.0
b0110	b110	64 bit ^d	From ETMv3.0
b0111	b111	Reserved	All
b1000	-	1 bit	From ETMv3.0
b1001	-	2 bit	From ETMv3.0
b101X	-	Reserved	From ETMv3.0
b110X	-	Reserved	From ETMv3.0
b1110	-	User defined 1	From ETMv3.0
b1111	-	User defined 2	From ETMv3.0

a. Encoding used from ETMv3.0.

b. Encoding used before ETMv3.0.

c. An ETM implementation might not support all available encodings. See the information in this section.

d. Reserved in ETM versions earlier than ETMv3.0.

Not all port sizes are supported by all implementations. You can determine which port sizes are supported from the Maximum port size bits of the ETMSCR, register 0x005. See *System Configuration Register, ETMSCR, ETMv1.2* and later on page 3-114.

Restrictions on the use of the ETMEN signal

You must not use the **ETMEN** signal to gate the ETM clock or any other functionality required for basic operation. The **ETMEN** signal can be used to control functionality that is only required for off-chip tracing, such as multiplexing between two ETMs. Use the **ETMPWRDOWN** signal to control basic operation of the ETM.

Checking for IMPLEMENTATION DEFINED features, from ETMv3.3

From ETMv3.3, a number of ETM features become IMPLEMENTATION DEFINED, and debug tools can write and read the ETMCR to check whether an ETM macrocell supports these features. Table 3-7 summarizes where these checks are described.

ETM feature	ETMCR	For more information, see:
Data tracing options	Bits [20:18, 3:1]	Checking available data tracing options, ETMv3.3 and later on page 3-108
Data suppression support	Bit [18]	Checking whether data suppression is supported, in ETMv3.3 and later
Cycle-accurate tracing support	Bit [12]	Checking support for cycle-accurate tracing, ETMv3.3 and later on page 3-108

Table 3-7 ETMCR checks for IMPLEMENTATION DEFINED features

Checking whether data suppression is supported, in ETMv3.3 and later

From ETMv3.3, it is IMPLEMENTATION DEFINED whether an ETM macrocell supports data suppression. Tools can write and then read the ETMCR to find whether data suppression is supported.

To avoid changing other ETM control settings, the test process is:

- 1. Read the ETMCR.
- 2. In the returned data, set bit [18], the Suppress data bit, to 1.
- 3. Write the modified value back to the ETMCR.
- 4. Read the ETMCR again, and check the value of bit [18].
- 5. Write the original value, from stage 1, back to the ETMCR.

Checking bit [18] of the register value returned at stage 4 of the test indicates whether data suppression is supported. Table 3-8 shows the possible results.

Table 3-8 Testing whether data suppression is supported, in ETMv3.3 and later

	ETMCR bit [18]	Data suppression option
_	1	Data suppression supported
_	0	Data suppression not supported

_____ Note _____

From ETMv3.3, the data tracing options provided by an ETM macrocell are IMPLEMENTATION DEFINED. If a macrocell provides none of the optional data trace features then data suppression is not supported, and bit [18] of the ETMCR reads-as-zero. For more information see *Data tracing options, ETMv3.3 and later on page 7-335*.

Restriction if FIFOFULL and data suppression are both implemented

If an ETM implements both FIFOFULL and data suppression, then only one of these features can be active at any one time. This means that there are restrictions on the permitted values of bits [18, 7] in the ETMCR. These are shown in Table 3-9.

ETMCR		F #a_a4
Bit [18]ª	Bit [7] ^b	Effect
0	0	FIFOFULL processor stalling and data suppression both disabled.
0	1	FIFOFULL processor stalling enabled, data suppression disabled.
1	0	FIFOFULL processor stalling disabled, data suppression enabled.
1	1	Prohibited combination. ETM behavior is UNPREDICTABLE.

Table 3-9 Permitted Suppress data and Stall processor settings, ETMCR

a. Suppress data bit.

b. Stall processor bit (FIFOFULL).

—— Note ———

• If an ETM implementation does not support one of these features then it ignores any write to the corresponding bit of the ETMCR. For example, if an implementation does not support **FIFOFULL** processor stalling then the ETM ignores any write to bit [7] of the ETMCR.

• **FIFOFULL** processor stalling requires support by the connected processor. See *Processor stalling*, *FIFOFULL on page 2-46*.

Checking support for cycle-accurate tracing, ETMv3.3 and later

From ETMv3.3, whether cycle-accurate tracing is defined is IMPLEMENTATION DEFINED, and debug tools can write and then read the ETMCR to find whether cycle-accurate tracing is supported. To avoid changing other ETM control settings, the test process is:

- 1. Read the ETMCR.
- 2. In the returned data, set bit [12], the Cycle-accurate tracing bit, to 1.
- 3. Write the modified value back to the ETMCR.
- 4. Read the ETMCR again.

Checking bit [12] of the register value returned at stage 4 of the test indicates whether data suppression is supported. Table 3-10 shows the possible results.

Table 3-10 Testing whether cycle-accurate tracing is supported, ETMv3.3 and later

ETMCR bit [12]	Data suppression option
1	Cycle-accurate tracing supported
0	Cycle-accurate tracing not supported

Checking available data tracing options, ETMv3.3 and later

From ETMv3.3, it is IMPLEMENTATION DEFINED whether the following data trace options are available:

- data address tracing
- data value tracing
- CPRT tracing
- data-only mode.

These options are not independent. See *Data tracing options*, *ETMv3.3 and later on page 7-335* for details of the permitted implementations.

Debug tools can find out which data tracing options are implemented by writing to the ETMCR with the appropriate bits set to one, and then reading the register back to see whether those bits have been set. To avoid changing other ETM control settings, the test process is:

- 1. Read the ETMCR.
- 2. Set the following bits or fields in the returned data:
 - bit [1], the Monitor CPRT bit, to 1
 - bits [3:2], the Data access field, to b11
 - bit [18], the Suppress data bit, to 1
 - bit [19], the Filter CPRT bit, to 1

T. I. I. O. 44 T.

• bit [20], the Data-only mode bit, to 1.

. . .

- Write the modified value back to the ETMCR.
- 4. Read the ETMCR again.

3.

Bits [21:18, 3:1] of the register value returned at stage 4 of the test indicate which data tracing features are implemented. Table 3-11 shows the values that can be returned.

. . .

Table .	3-11 lesting which	i data tracing featl	ires are implemen	ited, El NIV3.3 and later

ETMCR		Data address Data value		CDDT treasing	Data-only	
Bits [20:18]	Bits [3:1]	tracing	Tracing	CPRT tracing	mode	
b11X	b111	Full implementation	n, all data tracing fea	atures are implemente	ed	
b00X	b100	Implemented	Not implemented	Not implemented	Not implemented	
b01X	b011	Not implemented	Implemented	Implemented	Not implemented	
b000	b000	Not implemented	Not implemented	Not implemented	Not implemented	

3.5.2 Configuration Code Register, ETMCCR

The ETMCCR characteristics are:

Purpose	Enables software to read the IMPLEMENTATION DEFINED configuration of the ETM, giving the number of each type of resource. Where a value indicates the number of instances of a particular resource, zero indicates that there are no implemented resources of that resource type.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all ETM implementations.
Attributes	See the register summary in Table 3-3 on page 3-90, and <i>Reset behavior on page 3-95</i> .

Figure 3-5 on page 3-110 shows the ETMCCR bit assignments for architecture version 3.1 and later, and Figure 3-6 on page 3-110 shows the bit assignments for architecture versions 1.x. See Table 3-12 on page 3-110 for the differences in other architecture versions.



Figure 3-5 ETMCCR bit assignments, from architecture v3.1



Figure 3-6 ETMCCR bit assignments for architecture v1.x

Table 3-12 shows the ETMCCR bit assignments, and describes how these are different for different versions of the ETM architecture.

Table 3-12 ETMCCR bit assignments

Bits	Max. value	Version ^a	Description
[31]	1	All	When set to 1, this bit indicates that the ETMIDR, register 0x79, is present and defines the ETM architecture version in use. When set to 0, this bit indicates that the ETMIDR is not present. For more information, see <i>ID</i> <i>Register, ETMIDR, ETMv2.0 and later on page 3-154</i> .
[30:28]	-	v2.0	Reserved. For ETMv2.0 and later the ETM architecture version is given in the ETMIDR. See <i>ID Register, ETMIDR, ETMv2.0 and later on page 3-154</i> .
	7	v1.x only	Protocol version, when ETMIDR not present.
[27]	1	v3.1	Coprocessor or memory-mapped access to registers supported. See <i>Programming and reading ETM registers on page 3-83</i> .
[26]	1	v2.0	When set to 1, the trace start/stop block is present. In ETMv1.2 and ETMv1.3, the trace start/stop block is always present and this bit is Read-As-Zero.
[25:24]	3	v2.0	Number of Context ID comparators.

Table 3-12 ETMCCR bit assignments (continued)

Bits	Max. value	Version ^a	Description
[23]	1	v1.0	When set to 1, the FIFOFULL logic is present. This bit is used in conjunction with bit [8] of the System Configuration Register of the processor connected to the ETM.
			Note
			You can use FIFOFULL only if it is supported by both your ETM and your system. Some processors do not support FIFOFULL , so it cannot be used by the system.
			If this bit is 0, the ETMFFRR, register 0x00A, is not implemented and is Reserved, RAZ. In this case, the Processor stall bit, bit [7], of the ETMCR might ignore writes.
[22:20]	4	v1.0	Number of external outputs. Supplied by the ASIC in ETMv3.1 and later.
[19:17]	4	v1.0	Number of external inputs. Supplied by the ASIC in ETMv3.1 and later.
[16]	1	v1.0	When set to b1the sequencer is present.
[15:13]	4	v1.0	Number of counters.
[12:8]	16	v1.0	Number of memory map decoder inputs. If this bit is 0, the ETMVDCR2, register 0x00E, is not implemented and is Reserved, RAZ.
[7:4]	8	v1.0	Number of data value comparators.
			From ETMv3.3, this field is zero if data address comparisons are not supported. See <i>No data address comparator option, ETMv3.3 and later on page 2-25</i> for more information.
[3:0]	8	v1.0	Number of pairs of address comparators.

a. The first ETM architecture version that defines the field, or (where the use of a field is different in different versions) the first architecture version to which the description applies.

3.5.3 Trigger Event Register, ETMTRIGGER

The ETMTRIGGER register characteristics are:

Purpose	Defines the event that controls the trigger.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all ETM implementations.
Attributes	See the register summary in Table 3-3 on page 3-90, and <i>Reset behavior on page 3-95</i> .

Figure 3-7 shows the ETMTRIGGER register bit assignments.

31		17	16 14	13	7	6		0
	Reserved		Fcn.	Resource	В		Resource A	

Trigger event

Figure 3-7 ETMTRIGGER register bit assignments

Table 3-13 shows the ETMTRIGGER register bit assignments.

Bits	Defined in ETM architecture versions	Description
[31:17]	-	Reserved
[16:0]	v1.0 and later	Trigger event

Table 3-13 ETMTRIGGER register bit assignments

The section Using ETM event resources on page 3-194 describes how you define a trigger event.

3.5.4 ASIC Control Register, ETMASICCR

The ETMASICCR characteristics are:

Purpose	Controls ASIC logic, such as the static configuration of Memory Map Decoders (MMDs).
Usage constraints	Support of this register is IMPLEMENTATION DEFINED, and tools cannot detect whether this register is implemented. Writing to this register has no effect if it is not implemented.
Configurations	This is an optional register in implementations that do not implement any MMDs. This register was previously called the <i>Memory Map Decoder</i> Register.
Attributes	See the register summary in Table 3-3 on page 3-90, and Reset behavior on page 3-95.

Figure 3-8 shows the ETMASICCR bit assignments.

31 n+1 n 0

Reserved	ASIC control
----------	--------------

Figure 3-8 ETMASICCR bit assignments

Table 3-14 shows the ETMASICCR bit assignments.

Table 3-14 ETMASICCR bit assignments

Bits	Defined in ETM architecture versions	Description
[31:n+1]	-	Reserved
[n:0]	v1.0 and later	ASIC control The size of this field is IMPLEMENTATION DEFINED, but is usually eight bits

The ETM outputs the value of this register to the ASIC logic over a dedicated bus. This can be used for many purposes, but its intended use is to refine memory map decoders. See *Memory map decoder (MMD) on page 2-26*.

Even where MMDs are not supported by the ETM, sometimes the tools are required to be able to communicate with the ASIC in a general manner, in addition to the special-purpose bits defined in the ETMCR, see *Main Control Register, ETMCR on page 3-100.* You can use the ETMASICCR for this communication.

3.5.5 ETM Status Register, ETMSR, ETMv1.1 and later

The ETMSR characteristics are:

Purpose Provides information about the current status of the trace and trigger logic.

Usage constraints	The access type depends on the ETM version. See the register summary in Table 3-3 on
	page 3-90.

Configurations Only implemented in ETMv1.1 and later.

Attributes See the register summary in Table 3-3 on page 3-90, and *Reset behavior on page 3-95*.

Figure 3-9 shows the ETMSR bit assignments, for ETM architecture version 3.1 and later. See Table 3-15 for the differences in other architecture versions.

31						4	3	2	1	0
		Rese	erved							
				Trigger flag	g					
		Trace	start/stop re	source statu	s					
		ETM prog	ramming bit	value, Progb	it					
			Untraced	l overflow flag	g					

Figure 3-9 ETMSR bit assignments for architecture v3.1

Table 3-15 shows the ETMSR bit assignments, and describes the differences between different ETM architecture versions.

Table 3-15 ETMSR bit assignments

Bits	Туреа	Version ^b	Description
[31:4]	-	-	Reserved.
[3]	RW	v3.1	Trigger bit. Set when the trigger occurs, and prevents the trigger from being output until the ETM is programmed again. This bit exists in all architecture versions, but can only be accessed in ETMv3.1 and later as described in <i>ETM Programming bit and associated state on page 3-97</i> .

Bits	Туреа	Version ^b	Description							
[2]	RO	v1.2 to v3.0	Holds the current status of the trace start/stop resource. If set to 1, it indicates that a <i>trace on</i> address has been matched, without a corresponding <i>trace off</i> address							
	RW	v3.1	match.							
[1]	RO	v1.2	The current effective value of the ETM Programming bit, bit [10] of the ETMCR. You must wait for this bit to go to 1 before you start to program the ETM as described in <i>ETM Programming bit and associated state on page 3-97</i> .							
			If you read other bits in the ETMSR while this bit is 0, some instructions might not have taken effect. ARM recommends that you set the ETM Programming bit and wait for this bit to go to 1 before reading the overflow bit.							
			In ETMv3.2 and later this bit remains 0 if there is any data in the FIFO. This ensures that the FIFO is empty before the ETM programming is changed.							
			In ETMv3.5 this bit is set when the OS Lock is set. See OS Lock Status Register, ETMOSLSR, ETMv3.3 and later on page 3-166.							
			In ETMv3.5 this bit must be polled before saving or restoring state. See <i>Access permissions for ETMv3.5, multiple power domains on page 3-224</i>							
[0]	RO	v1.1	If set to 1, there is an overflow that has not yet been traced. This bit is cleared to 0 when either:							
			• trace is restarted.							
			• the ETM Power Down bit, bit [0] of ETMCR, is set to 1.							
			Note							
			Setting or clearing the ETM Programming bit does not cause this bit to be cleared to 0.							

Table 3-15 ETMSR bit assignments (continued)

a. In architecture versions before 3.1, all fields in the register are RO.

b. The first ETM architecture version that defines the field, or (where the use of a field is different in different versions) the first architecture version to which the description applies.

3.5.6 System Configuration Register, ETMSCR, ETMv1.2 and later

The ETMSCR characteristics are:

Purpose	Shows the ETM features supported by the ETM macrocell. The contents of this register are based on inputs provided by the ASIC.							
Usage constraints	There are no usage constraints.							
Configurations	Only implemented in ETMv1.2 and later.							
Attributes	See the register summary in Table 3-3 on page 3-90, and Reset behavior on page 3-95.							
T : 0 10								

Figure 3-10 on page 3-115 shows the ETMSCR bit assignments, for ETM architecture version 3.2. See Table 3-16 on page 3-115 for the differences in other architecture versions.



Figure 3-10 ETMSCR bit assignments for architecture v3.2

Table 3-16 shows the ETMSCR bit assignments, and describes the differences between different ETM architecture versions.

Table 3-16 ETMSCR bit assignments

Bits	Version ^a	Description
[31:18]	-	Reserved.
[17]	v2.1	No Fetch comparisons. If this bit is set to 1, address comparators cannot perform fetch-stage comparisons. Setting bits [2:0] of an ETMACTR to b000, instruction fetch causes the comparator to have UNPREDICTABLE behavior.
[16:15]	-	Reserved.
[14:12]	v3.2	Number of supported processors minus 1. The value given here is the maximum value that can be written to bits [27:25] of the ETMCR, register 0x000. This field must be b000 if the ETM supports Direct JTAG access.
[11]	v3.0	Port mode supported. Set to 1 if the currently selected port mode is supported internally or externally.
[10]	v3.0	Port size supported. Set to 1 if the currently selected port size is supported internally or externally for the currently selected port mode. Enables more complex port sizes to be supported.
[9]	v3.0	Maximum port size[3]. This bit is used in conjunction with bits [2:0].
[8]	v1.3	If set to 1, FIFOFULL is supported. This bit is used in conjunction with bit [23] of the ETMCCR, register 0x001.
		Note
		You can use FIFOFULL only if it is supported by both your ETM and your system. Some processors do not support FIFOFULL , so it cannot be used by the system.
[7]	v2.x and earlier	If set to 1, demultiplexed trace data format is supported.
	v3.0 and later	Reserved, reads as zero. Use bit [11] instead.
[6]	v2.x and earlier	If set to 1, multiplexed trace data format is supported.
	v3.0 and later	Reserved, reads as zero. Use bit [11] instead.

Bits	Version ^a	Description
[5]	v2.x and earlier	If set to 1, normal trace data format is supported.
	v3.0 and later	Reserved, reads as zero. Use bit [11] instead.
[4]	v2.x and earlier	If set to 1, full-rate clocking is supported.
	v3.0 and later	Reserved, reads as zero. Full-rate clocking is no longer supported.
[3]	v2.x and earlier	If set to 1, half-rate clocking is supported.
	v3.0 and later	Reserved, Read-As-One. All modes use half-rate clocking.
[2:0]	v1.2 and later	Maximum port size[2:0]. This bit is used in conjunction with bit [9]. The value given here is the maximum size supported by both the ETM and the ASIC. Smaller sizes might or might not be supported. Check bit [10] for precise information on supported modes. See bits [6:4] in <i>ETMCR bit assignments on page 3-101</i> .

a. The first ETM architecture version that defines the field, or (where the use of a field is different in different versions) the first architecture version to which the description applies.

3.5.7 About the TraceEnable registers

The **TraceEnable** trace filtering signal is described in *TraceEnable and filtering the instruction trace on page 2-38*. Four registers are used to configure **TraceEnable**, and these are described in the following sections:

- TraceEnable Start/Stop Control Register, ETMTSSCR, ETMv1.2 and later
- TraceEnable Control 2 Register, ETMTECR2, ETMv1.2 and later on page 3-117
- TraceEnable Event Register, ETMTEEVR on page 3-118
- TraceEnable Control 1 Register, ETMTECR1 on page 3-118.

For an example of **TraceEnable** Control Register encoding, see *An example TraceEnable configuration on page 3-200*.

Tracing all memory

To trace all memory:

- set bit [24] in register 0x009, the ETMTECR1, to 1
- set all other bits in register 0x009, the ETMTECR1, to 0
- set all bits in register 0x007, the ETMTECR2, to 0
- set register 0x008, the ETMTEEVR, to 0x6F (TRUE).

This has the effect of excluding nothing, that is, tracing everything. See the register descriptions for more information about this configuration.

3.5.8 TraceEnable Start/Stop Control Register, ETMTSSCR, ETMv1.2 and later

The ETMTSSCR characteristics are:

Purpose	Specifies the single address	s comparators that hold the trace star	rt and stop addresses.
---------	------------------------------	--	------------------------

Usage constraints There are no usage constraints.

Configurations This register is only available in ETMv1.2 or later.

Attributes

See the register summary in Table 3-3 on page 3-90, and Reset behavior on page 3-95.

Figure 3-11 shows the ETMTSSCR bit assignments.



Figure 3-11 ETMTSSCR bit assignments

Table 3-17 shows the ETMTSSCR bit assignments.

Table 3-17 ETMTSSCR bit assignments

Bits	Version ^a	Description
[31:16]	v1.2	When a bit is set to 1, it selects a single address comparator 16-1 as stop addresses. For example, bit [16] set to 1 selects single address comparator 1 as a stop address.
[15:0]	v1.2	When a bit is set to 1, it selects a single address comparator 16-1 as start addresses. For example, bit [0] set to 1 selects single address comparator 1 as a start address.

a. The first ETM architecture version that defines the field.

3.5.9 TraceEnable Control 2 Register, ETMTECR2, ETMv1.2 and later

The ETMTECR2 characteristics are:

Purpose	Specifies the single address comparators that hold the addresses used for include/exclude control.					
Usage constraints	There are no usage constraints.					
Configurations	This register is only available in ETMv1.2 or later.					
Attributes	See the register summary in Table 3-3 on page 3-90, and Reset behavior on page 3-95.					

Figure 3-12 shows the ETMTECR2 bit assignments.

31		16	15															0
	Reserved																	
			16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1

Include/exclude control comparators select bits

Figure 3-12 ETMTECR2 bit assignments

Table 3-18 shows the ETMTECR2 bit assignments.

Table 3-18 ETMTECR2 bit assignments

Bits	Version ^a	Description
[31:16]	-	Reserved.
[15:0]	v1.2	When a bit is set to 1, it selects a single address comparator 16-1 for include/exclude control. For example, bit [0] set to 1 selects single address comparator 1.

a. The first ETM architecture version that defines the field.

Whether the specified comparators hold include or exclude addresses depends on the setting of the exclude/include flag in the ETMTECR1.

3.5.10 TraceEnable Event Register, ETMTEEVR

The ETMTEEVR characteristics are:

Purpose	Defines the TraceEnable enabling event.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all ETM implementations.
Attributes	See the register summary in Table 3-3 on page 3-90, and <i>Reset behavior on page 3-95</i> .
E: 2.12.1 d	

Figure 3-13 shows the ETMTEEVR bit assignments.

31		17	16 14	13	7	6		0
	Reserved		Fcn.	Resource E	3		Resource A	
			1					

TraceEnable event

Figure 3-13 ETMTEEVR bit assignments

Table 3-19 shows the ETMTEEVR bit assignments.

Table 3-19 ETMTEEVR bit assignments

Bits	Defined in ETM architecture versions	Description
[31:17]	-	Reserved
[16:0]	v1.0 and later	TraceEnable event

Using ETM event resources on page 3-194 describes how you define a TraceEnable event.

3.5.11 TraceEnable Control 1 Register, ETMTECR1

The ETMTECR1 characteristics are:

Purpose

- enables the start/stop logic
 - determines whether the resources specified in ETMTECR1 and ETMTECR2 are used for include or exclude control
 - specifies the address range comparators used for include/exclude control
 - specifies the memory map decodes (MMDs) used for include/exclude control.

Usage constraints There are no usage constraints.

Configurations This register is available in all ETM implementations.

Attributes See the register summary in Table 3-3 on page 3-90, and *Reset behavior on page 3-95*.

Figure 3-14 shows the ETMTECR1 bit assignments.



Figure 3-14 ETMTECR1 bit assignments

Table 3-20 shows the ETMTECR1 bit assignments.

Table 3-20 ETMTECR1 bit assignments

Bits	Version ^a	Description
[31:26]	-	Reserved.
[25]	v1.2	Trace start/stop enable. The possible values of this bit are:
		0 Tracing is unaffected by the trace start/stop logic.
		1 Tracing is controlled by the trace on and off addresses configured for the trace start/stop logic. See <i>The trace start/stop block on page 2-40</i> .
		The trace start/stop resource (resource $0x5F$) is unaffected by the value of this bit.
[24]	v1.0	Include/exclude control. The possible values of this bit are:
		0 Include. The specified resources indicate the regions where tracing can occur. When outside this region tracing is prevented.
		1 Exclude. The resources, specified in bits [23:0] and in the ETMTECR2, indicate regions to be excluded from the trace. When outside an exclude region, tracing can occur.
[23:8]	v1.0	When a bit is set to 1, it selects memory map decode 16-1 for include/exclude control. For example, bit [8] set to 1 selects MMD 1.
[7:0]	v1.0	When a bit is set to 1, it selects address range comparator 8-1 for include/exclude control. For example, bit [0] set to 1 selects address range comparator 1.

a. The first ETM architecture version that defines the field.

3.5.12 Controlling FIFO overflow using the FIFOFULL registers

ETM includes control of FIFO overflow by implementing a signal, **FIFOFULL**, that it asserts when the FIFO is close to overflow, and two registers that control the assertion of this signal. The following sections describe these FIFOFULL registers:

- FIFOFULL Region Register, ETMFFRR on page 3-120
- FIFOFULL Level Register, ETMFFLR on page 3-121.

3.5.13 FIFOFULL Region Register, ETMFFRR

The ETMFFRR characteristics are:

Purpose	Defines the regions where FIFOFULL can be asserted, specifying the MMDs and address comparators used for FIFOFULL region control.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all ETM implementations that support the FIFOFULL stalling function as indicated by bit [23] of the ETMCCR See <i>Configuration Code Register</i> ; <i>ETMCCR on page 3-109</i> .
Attributes	See the register summary in Table 3-3 on page 3-90, and Reset behavior on page 3-95.

Figure 3-15 shows the ETMFFRR bit assignments.



Figure 3-15 ETMFFRR bit assignments

Table 3-21 shows the ETMFFRR bit assignments.

Table 3-21 ETMFFRR bit assignments

Bits	Version ^a	Description
[31:25]	-	Reserved.
[24]	v1.0	Include/exclude control. The possible values of this bit are:
		0 Include. The resources specified in bits [23:0] indicate the regions where FIFOFULL can be asserted. When outside these regions, FIFOFULL cannot be asserted.
		1 Exclude. The resources specified in bits [23:0] indicate the regions where FIFOFULL cannot be asserted. When outside these regions FIFOFULL can be asserted.
[23:8]	v1.0	When a bit is set to 1, it selects memory map decode 16-1 as defining regions where FIFOFULL can or cannot be asserted, depending on the setting of bit [24]. For example, bit [8] set to 1 selects MMD 1.
[7:0]	v1.0	When a bit is set to 1, it selects address range comparator 8-1 for specifying regions where FIFOFULL can or cannot be asserted, depending on the setting of bit [24]. For example, bit [0] set to 1 selects address range comparator 1.

a. The first ETM architecture version that defines the field.

—— Note –

• To enable **FIFOFULL** anywhere in memory, set bit [24] of the ETMFFRR to 1 and set all other bits to 0.

• The ETMFFRR does not affect data suppression. See *Data suppressed packet on page 7-333* for more information about data suppression.

3.5.14 FIFOFULL Level Register, ETMFFLR

The ETMFFLR characteristics are:

Purpose	Holds the level below which the FIFO is considered full, although its function varies for different ETM architectures.		
	From ETMv3.0 the value in this register also controls the point at which data trace suppression occurs.		
Usage constraints	The access type of this register depends on the ETM architecture version. See Table 3-3 on page 3-90.		
Configurations	This register is available in all ETM implementations.		
Attributes See the register summary in Table 3-3 on page 3-90, and <i>Reset behavior on page</i>			
Figure 3-16 shows the	ETMFFLR bit assignments.		

31				87		0
		Reserved			FIFO full level	

Figure 3-16 ETMFFLR bit assignments

Table 3-22 shows the ETMFFLR bit assignments.

Table 3-22 ETMFFLR bit assignments

Bits	Туре	Version ^a	Description
[31:8]	-	-	Reserved.
[7:0]	WO	v1.0	The number of bytes left in the FIFO, below which the FIFOFULL or
	RW	v2.0	trace suppression or processor stalling, if enabled, when there are less than 15 free bytes in the FIFO.

a. The first ETM architecture version to which the Type value applies.

The maximum valid value for this register is the size of the FIFO. This causes **FIFOFULL** to be asserted whenever the FIFO is not empty. Behavior is UNPREDICTABLE if the value 0 is written to this register and Stall processor or Suppress data (ETMv3 only) is selected in the ETMCR, register 0x000:

- **ETMv1.x** If a value larger than the FIFO size is written to the ETMFFLR, the behavior is UNPREDICTABLE. It is not possible to determine the FIFO size from the programmers' model.
- **ETMv2.x** Depending on the implementation, your ETM might not observe the ETMFFLR. If it does not, the ETM assumes that the **FIFOFULL** level is always set to its maximum value (see *Processor stalling, FIFOFULL on page 2-46*). This enables it to assert **FIFOFULL** earlier because no comparison with the FIFO level is required. In this case the ETMFFLR ignores writes, and returns the FIFO size when read.

If a value larger than the FIFO size is written to the ETMFFLR, the FIFO size itself is selected, and is the value returned when the register is read.

You must determine:

- the size of the FIFO
- whether the ETM ignores the ETMFFLR.

To do this you must perform the following sequence of operations:

- 1. Write the value 0xFFFFFFF to the register.
- 2. Read the register. The value returned is the FIFO size.

- 3. Write the value 0x0000001 to the register.
- 4. Read the register.If 0x0000001 is returned, the ETM observes this register.If the same value is returned as in step 2, the ETM ignores this register.

ETMv3.0 and later

For processors that choose to implement it, data suppression is offered in addition to or instead of **FIFOFULL**. The ETMFFLR is used for both. The modes supported are listed in Table 3-23. See *Data suppressed packet on page 7-333* for more information on data suppression.

If a value larger than the FIFO size is written to the ETMFFLR, the FIFO size itself is selected, and is the value returned when the register is read.

- Bit [23] in the ETMCCR indicates when **FIFOFULL** is supported by the ETM. See *Configuration Code Register, ETMCCR on page 3-109*
- Bit [8] in the ETMSCR indicates when **FIFOFULL** is supported by the processor. See *System Configuration Register, ETMSCR, ETMv1.2 and later on page 3-114.*

The ETM asserts **FIFOFULL** only when both these bits are set to 1.

Table 3-23 Supported FIFOFULL and data suppression modes in ETMv3.0 and later

Stall processor ^a	Suppress data ^b	Description
0	0	No overflow avoidance.
1	0	FIFOFULL is asserted when the number of free bytes in the FIFO is less than the value in the ETMFFLR, subject to the FIFOFULL region if present.
0	1	Data suppression occurs if the data causes the number of free bytes in the FIFO to be less than the value in the ETMFFLR. This is not subject to the FIFOFULL region.
1	1	UNPREDICTABLE.
~		

a. Controlled by ETMCR bit [7]. See Main Control Register, ETMCR on page 3-100.

b. Controlled by ETMCR bit [18]. See Main Control Register, ETMCR on page 3-100.

3.5.15 About the ViewData registers

ViewData and filtering the data trace on page 2-42 describes the **ViewData** trace filtering signal. **ViewData** filtering uses one event register and three control registers, and the following sections describe these registers:

- ViewData Event Register, ETMVDEVR on page 3-123
- ViewData Control 1 Register, ETMVDCR1 on page 3-124
- ViewData Control 2 Register, ETMVDCR2 on page 3-125
- ViewData Control 3 Register, ETMVDCR3 on page 3-126.

For an example of using a ETMVDCR, see An example ViewData configuration on page 3-199.

— Note -

From ETMv3.3, it is IMPLEMENTATION DEFINED whether various data tracing options are implemented. *Data tracing options, ETMv3.3 and later on page 7-335* describes the implementation options. If an implementation does not include any of data address tracing, data value tracing or CPRT tracing, the ViewData registers are not implemented, and the ViewData area of the register map reads as zero.

Enabling ViewData throughout memory

To enable **ViewData** throughout memory you must:

- Set bit [16] of register 0x00F, ETMVDCR3, to 1, exclude only.
- Set all other bits of the ViewData Control Registers, registers 0x00D, 0x00E, and 0x00F to 0.
- Set bits [6:0] of register 0x00C, ETMVDEVR, to 0x6F, permanently enabled. See *Defining events on page 3-196*.

For more information see the register descriptions.

3.5.16 ViewData Event Register, ETMVDEVR

The ETMVDEVR characteristics are:

Purpose	Defines the ViewData enabling event.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all ETM implementations that support data tracing. See <i>Checking available data tracing options, ETMv3.3 and later on page 3-108.</i>
Attributes	See the register summary in Table 3-3 on page 3-90, and <i>Reset behavior on page 3-95</i> .

Figure 3-17 shows the ETMVDEVR bit assignments.

31		17	7 16 14	13	76		0
	Reserved		Fcn.	Resource B		Resource A	
			1				

ViewData event

Figure 3-17 ETMVDEVR bit assignments

Table 3-24 shows the ETMVDEVR bit assignments.

Table 3-24 ETMVDEVR bit assignments

Bits	Defined in ETM architecture versions	Description
[31:17]	-	Reserved
[16:0]	v1.0 and later.	ViewData event

Using ETM event resources on page 3-194 describes how you define a ViewData event.

3.5.17 ViewData Control 1 Register, ETMVDCR1

The ETMVDCR1 characteristics are:

Purpose	Specifies the single address comparators that provide include and exclude addresses for ViewData operation.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all ETM implementations that support data tracing and data address comparators. See <i>Checking available data tracing options, ETMv3.3 and later on page 3-108.</i>
Attributes	See the register summary in Table 3-3 on page 3-90, and Reset behavior on page 3-95.

Figure 3-18 shows the ETMVDCR1 bit assignments.



bits for ViewData exclude control

bits for ViewData include control

Figure 3-18 ETMVDCR1 bit assignments

Table 3-25 shows the ETMVDCR1 bit assignments.

Table 3-25 ETMVDCR1 bit assignments

Bits	Version ^a	Description
[31:16]	v1.0	When a bit is set to 1, it selects single address comparator 16 to 1 for exclude control. For example, bit [16] set to 1 selects single address comparator 1.
[15:0]	v1.0	When a bit is set to 1, it selects single address comparator 16 to 1 for include control. For example, bit [0] set to 1 selects single address comparator 1.

a. The first ETM architecture version that defines the field.

3.5.18 ViewData Control 2 Register, ETMVDCR2

The ETMVDCR2 characteristics are:

Purpose	Specifies the Memory Map Decodes (MMDs) that provide include and exclude control o ViewData operation.	
Usage constraints	There are no usage constraints.	
Configurations	This register is available in all ETM implementations. If the ETM does not implement any MMDs then this register is RAZ/WI.	
Attributes	See the register summary in Table 3-3 on page 3-90, and Reset behavior on page 3-95.	

Figure 3-19 shows the ETMVDCR2 bit assignments.



for ViewData exclude control

Memory Map Decode select bits for ViewData include control

Figure 3-19 ETMVDCR2 bit assignments

Table 3-26 shows the ETMVDCR2 bit assignments.

Table 3-26 ETMVDCR2 bit assignments

Bits	Version ^a	Description	
[31:16]	v1.0	When a bit is set to 1, it elects memory map decode 16 to 1 for exclude control. For example, bit [16] set to 1 selects MMD 1.	
[15:0]	v1.0	When a bit is set to 1, it selects memory map decode 16 to 1 for include control. For example, bit [0] set to 1 selects MMD 1.	

a. The first ETM architecture version that defines the field.

3.5.19 ViewData Control 3 Register, ETMVDCR3

The ETMVDCR3 characteristics are:

Purpose	Specifies the address range comparators that hold include and exclude address ranges for ViewData operation, and selects exclude-only operation if required.	
Usage constraints	There are no usage constraints.	
Configurations	This register is available in all ETM implementations that support data tracing and data address comparators. See <i>Checking available data tracing options, ETMv3.3 and later on page 3-108</i> .	
Attributes	See the register summary in Table 3-3 on page 3-90, and <i>Reset behavior on page 3-95</i> .	

Figure 3-20 shows the ETMVDCR3 bit assignments.



Figure 3-20 ETMVDCR3 bit assignments

Table 3-27 shows the ETMVDCR3 bit assignments.

Table 3-27 ETMVDCR3 bit assignments

Bits	Version ^a	Description	
[31:17]	-	Reserved.	
[16]	v1.0	Exclude-only control. The possible values of this bit are:	
		0 Mixed mode. ViewData operates in a mixed mode, and both include and exclude resources can be programmed.	
		1Exclude-only mode. ViewData is programmed only in an excluding mode.If none of the excluding resources match, tracing can occur.	
[15:8]	v1.0	When a bit is set to 1, it selects address range comparator 8-1 for exclude control. For example, bit [8] set to 1 selects address range comparator 1.	
[7:0]	v1.0	When a bit is set to 1, it selects address range comparator 8-1 for include control. For example, bit [0] set to 1 selects address range comparator 1.	

a. The first ETM architecture version that defines the field.

3.5.20 About the address comparator registers

Two registers are defined for each of the single address comparators. The following sections describe these registers:

- Address Comparator Value Registers, ETMACVRn on page 3-127
- Address Comparator Access Type Registers, ETMACTRn on page 3-127.

You can associate each pair of address comparator registers with a data value comparator. See *About the data value comparator registers on page 3-133*. If you do this, a match is triggered only when both the address and the data value match.

— Note —

- If data address comparators are used in **TraceEnable** exclude regions, the ETM **TraceEnable** behavior is UNPREDICTABLE. See the Caution in *TraceEnable and filtering the instruction trace on page 2-38* for more information.
- From ETMv3.3, an ETM implementation might not support data address comparisons. See *No data address comparator option, ETMv3.3 and later on page 2-25* for more information.

When a pair of address comparator registers is used to define an address range, the upper ETMACVR must always contain an address that is greater than the lower ETMACVR. Otherwise, the behavior of the Address Range Comparators is UNPREDICTABLE.

When you configure a comparator for instruction address comparisons, by setting bit [2] of the ETMACTR to 0, you must set the Data Value Comparison field, bits [6:5] of the ETMACTR, to b00. Comparator behavior is UNPREDICTABLE if you set this field to any other value.

Address comparators on page 2-49 describes the use of the address comparator registers.

3.5.21 Address Comparator Value Registers, ETMACVRn

The ETMACVR characteristics are:

Purpose	Holds an address for comparison.	
Usage constraints	Each ETMACVR is used with the corresponding ETMACTR. See <i>Address Comparator Access Type Registers, ETMACTRn.</i>	
Configurations	The number of ETMACVR pairs is IMPLEMENTATION DEFINED, can be zero, and is specified by ETMCCR bits [3:0]. See <i>Configuration Code Register</i> , <i>ETMCCR on page 3-109</i> . Unimplemented ETMACVRs are RAZ/WI.	
Attributes	See the register summary in Table 3-3 on page 3-90, and Reset behavior on page 3-95.	

Figure 3-21 shows the ETMACVR bit assignments.



Figure 3-21 ETMACVR bit assignments

Table 3-27 on page 3-126 shows the ETMACVR bit assignments.

Table 3-28 ETMACVR bit assignments

Bits	Defined in ETM architecture versions	Description
[31:0]	v1.0 and later	Address value

Each ETMACVR has the same bit assignments.

3.5.22 Address Comparator Access Type Registers, ETMACTR*n*

The ETMACTR characteristics are:

Purpose	Specifies the type of access, for example instruction or data, and other comparator configuration information, for an address comparison.
Usage constraints	Each ETMACTR is used with the corresponding ETMACVR. See <i>Address Comparator Value Registers, ETMACVRn</i> .

ConfigurationsThe number of ETMACTR pairs is IMPLEMENTATION DEFINED, can be zero, and is specified
by ETMCCR bits [3:0]. See Configuration Code Register, ETMCCR on page 3-109.
Unimplemented ETMACTRs are RAZ/WI.

Attributes See the register summary in Table 3-3 on page 3-90, and *Reset behavior on page 3-95*.

Figure 3-22 shows the ETMACTR bit assignments for ETMv3.5.



Figure 3-22 ETMACTR bit assignments in ETMv3.5

Figure 3-23 shows the ETMACTR bit assignments for ETMv3.4. See Table 3-29 for differences in earlier ETM versions.



Figure 3-23 ETMACTR bit assignments for ETMv3.4

Table 3-29 shows the ETMACTR bit assignments.

Table 3-29 ETMACTR bit assignments

Bits	Version ^a	Description	
[31:16]	-	Reserved	
[15]	v3.5	<i>Virtual Machine ID</i> (VMID) comparison enable, if the processor implements the Virtualization Extensions. ^b	
		A value of 1 means that the address comparator matches only if the current VMID matches the value stored in the ETMVMIDCVR. See <i>VMID Comparator Value Register</i> ; <i>ETMVMIDCVR</i> , <i>ETMv3.5 on page 3-164</i> .	
		This bit is reserved, RAZ if the processor does not implement the Virtualization extensions.	
[14]	v3.5	Hyp mode comparison enable, if the processor implements the Virtualization Extensions. ^b A value of 1 means that the address comparator also matches if the processor is operating in Hyp mode. See <i>Virtualization Extensions, ETMv3.5 on page 7-345</i> . This bit is reserved, RAZ if the processor does not implement the Virtualization extensions.	

Bits	Version ^a	Description	
[13:10]	v3.5	State and mode comparison control. The assignment of these bits is:	
		Bit [13, 11]	Non-secure state comparison control.
		Bit [12, 10]	Secure state comparison control.
		For each pair of	of bits, the encoding is:
		b00	Match in all modes in this state.
		b01	Do not match in any modes in this state.
		b10	Match in all modes except User mode in this state.
		b11	Match only in User mode in this state.
		If the processo RAZ/WI.	r does not implement the Security Extensions, bits [13, 11] are reserved,
		See Filtering b	ny state and mode, in ETMv3.5 on page 3-131
[15:12]	Before v3.5	Reserved	
[11:10]	v3.2	Security level control. The permitted values of this field are:	
		b00	Security level ignored.
		b01	Match only if in Non-secure state.
		b10	Match only if in Secure state.
		The value of b11 is reserved and must not be used.	
		This field is available only if the connected processor implements the Security Ex If the Security Extensions are not implemented writes to these bits are ignored a ETMACTR is read/write, they Read-As-Zero.	
		This description of bits [13:10]	in is valid only for ETMv3.2 to ETMv3.4. For ETMv3.5, see the description in this table.
[9:8]	v2.0	Context ID con	mparator control. The permitted values of this field are:
		b00	Ignore Context ID comparator.
		b01	Address comparator matches only if Context ID comparator value 1 matches.
		b10	Address comparator matches only if Context ID comparator value 2 matches.
		b11	Address comparator matches only if Context ID comparator value 3

Table 3-29 ETMACTR bit assignments (continued)

v2.0 Exact match bit. Specifies comparator behavior when exceptions, aborts, and load misses occur. See *Exact matching, in ETMv2.0 and later on page 2-54*.

matches.

[7]

Bits	Version ^a	Description		
[6:5]	v1.0	Data value comparison control. The permitted values of this field are:b00No data value comparison is made.		
		b01 Comparator can match only if data value matches.		
		bl1 Comparator can match only if data value does not match.		
		The value of b10 is reserved and must not be used.		
		Note		
		The b11 encoding was introduced in ETM architecture version 1.2. Previously this value was reserved.		
		For details of the effect of this field on data value comparison, see <i>Exact matching for data address comparisons on page 2-56</i> .		
[4:3]	v1.0	Comparison access size. The permitted values of this field are:		
		b00 Java instruction (from ETM architecture version 1.3 only) or byte data.		
		b01 Thumb instruction or halfword data.		
		b11 ARM instruction or word data.		
		The value of b10 is reserved and must not be used.		
		For more information, see Comparator access size on page 2-49.		
[2:0]	v1.0	Access type. The permitted values of this field are:		
		b000 ^c Instruction fetch.		
		b001 Instruction execute.		
		b010 Instruction executed and passed condition code test.		
		b011 Instruction executed and failed condition code test.		
		b100 Data load or store.		
		b101 Data load.		
		b110 Data store.		
		The value of b111 is reserved and must not be used.		
		Note		
		• The b010 and b011 encodings were introduced in ETM architecture version 1.2. Previously these values were reserved.		
		• From ETMv3.3, if data address comparisons are not supported, writing b100, b101 or b110 to this field causes UNPREDICTABLE behavior. See <i>No data address comparator option, ETMv3.3 and later on page 2-25</i> for more information.		

Table 3-29 ETMACTR bit assignments (continued)

a. The first ETM architecture version that defines the field.

b. If bit [26] of the ETMCCER is zero, it indicates that Virtualization support is not implemented. See *Virtualization Extensions, ETMv3.5 on page 7-345* for more information.

c. Unsupported if bit [17] of the ETMSCR, register 0x005 is set. See *System Configuration Register, ETMSCR, ETMv1.2* and later on page 3-114.

Each ETMACTR has the same bit assignments.

— Note –

Some ETM documentation describes the Address Comparator Access Type Registers, ETMACTRs, as Address Access Type Registers.

Filtering by state and mode, in ETMv3.5

In ETMv3.5 an ETM can base address matching on:

- any mode or state
- any mode in Secure state
- any mode in Non-secure state

ETMACTR[13:10], the State and mode control field, defines the conditions for an address match, as:

- Table 3-30 shows for an implementation that includes the Security Extensions
- Table 3-31 on page 3-132 shows for an implementation that does not include the Security Extensions.

In addition, when the Virtualization Extensions are implemented, ETMACTR[15:14] control matching in Hyp mode and on VMID, see Table 3-29 on page 3-128. For these bits:

- When bit [15] VMID comparison enable is set, no match is recognized unless the current VMID matches the value stored in the ETMVMIDCVR.
- When bit [14] Hyp mode comparison enable is set, Hyp mode is considered as an additional criterion with the modes in Table 3-30. That is, operation in Hyp mode always produces a match.

Table 3-30 Address comparator filtering by state and mode, ETMv3.5 with Security Extensions

Rite [12:10]	Secure state		Non-secure State		
Bits [13.10]	Kernel mode	User mode	Kernel mode	User mode	
b0000	Yes	Yes	Yes	Yes	
b0001	-	-	Yes	Yes	
b0010	Yes	Yes	-	-	
b0011	-	-	-	-	
b0100	Yes	-	Yes	Yes	
b0101	-	Yes	Yes	Yes	
b0110	Yes	-	-	-	
b0111	-	Yes	-	-	
b1000	Yes	Yes	Yes	-	
b1001	-	-	Yes	-	
b1010	Yes	Yes	-	Yes	
b1011	-	-	-	Yes	
b1100	Yes	-	Yes	-	
b1101	-	Yes	Yes	-	
b1110	Yes	-	-	Yes	
b1111	-	Yes	-	Yes	

Bits [13:10]ª	Privileged modes	User mode	Matches in
b0000	Yes	Yes	All modes
b0001	-	-	Never matches
b0100	Yes	-	Privileged modes only
b0101	-	Yes	User mode only

Table 3-31 Address comparator filtering by state and mode, ETMv3.5, no Security Extensions

a. Bits [13,11] are RAZ/WI if the processor does not implement the Security Extensions.

Access types for address range comparators

If you are using two address comparators as an address range comparator, the access type must be identical for each, otherwise the behavior of the comparator is UNPREDICTABLE. The only exceptions to this are:

- Bits [6:5] must be set only for the first comparator in the pair. These bits control data value comparisons.
- The special case where the range includes the address 0xFFFFFFF. See *Selecting a range to include address* 0xFFFFFFFF.

— Note ———

This information is also given in Address comparators on page 2-49.

Selecting a range to include address 0xFFFFFFFF

Ranges are defined to be exclusive of the upper address, so if you specify an upper address of 0xFFFFFFF, only addresses up to and including 0xFFFFFFE match. To specify a data address to include 0xFFFFFFF, configure the upper address comparator as follows:

- Set the comparator value in the ETMACVR to 0xFFFFFFF
- set the size mask, bits [4:3] of the ETMACTR, to b11.

This is the only case where the size mask can be different between the two address comparators of an address range comparator.

For more information, see Address range comparators on page 2-25.

3.5.23 About the data value comparator registers

Two registers are defined for each data value comparator. The following sections describe these registers:

- Data Comparator Value Registers, ETMDCVRn on page 3-134
- Data Comparator Mask Registers, ETMDCMRn on page 3-136.

An ETM can implement up to eight data value comparators.

Operation of data value comparators on page 2-64 describes the use of the data value comparator registers.

——Note —

From ETMv3.3, whether an ETM macrocell supports data address comparisons is IMPLEMENTATION DEFINED. If data address comparisons are not implemented then the data value comparator registers are not implemented and Read-As-Zero. See *No data address comparator option, ETMv3.3 and later on page 2-25* for more information.

The ETM architecture defines the data value comparator registers as even-numbered registers, as Table 3-32 shows. This means that, in a memory-mapped implementation, these registers are doubleword aligned.

	ETMDCVR		ETMDCMR		
Data value comparator	Register number ^a	Offset ^b	Register number ^c	Offset ^b	
1	0x030	0x0C0	0x040	0x100	
2	0x032	0x0C8	0x042	0x108	
3	0x034	0x0D0	0x044	0x110	
4	0x036	0x0D8	0x046	0x118	
5	0x038	0x0E0	0x048	0x120	
6	0x03A	0x0E8	0x04A	0x128	
7	0x03C	0x0F0	0x04C	0x130	
8	0x03E	0x0F8	0x04E	0x138	

Table 3-32 Summary of the data value comparator registers

a. Registers 0x031, 0x033, 0x035, 0x037. 0x039, 0x03B, 0x03D, and 0x03F are reserved.

b. When accessed in a memory-mapped scheme, the register offset is always (4 x (Register number)).

c. Registers 0x041, 0x043, 0x045, 0x047. 0x049, 0x04B, 0x04D, and 0x04F are reserved.

——Note -

You can use the data value comparator only to observe data. This means that you can only use the data value comparator with load/store accesses. If the data value comparator is enabled and you configure the address comparator to match against instruction addresses, the behavior is UNPREDICTABLE.

Alignment considerations

See *Operation of data value comparators on page 2-64* for information about alignment considerations when programming the ETMDCVRs and ETMDCMRs. These considerations are different for different ETM versions, see *Summary of alignment and endianness considerations for different ETM versions on page 2-68*.

Associating data value comparators with address comparators

Each data value comparator is permanently associated with a particular address comparator. Data value comparators are assigned sequentially to odd-numbered address comparators. An implementation cannot have more data value comparators than address comparator pairs.

An ETMDCVR and the corresponding ETMDCMR addresses correspond directly to the equivalent ETMACVR. For example, in a system that uses four pairs of address comparators and two data value comparators (a medium-sized configuration), Table 3-33 shows the address mapping.

Address	comparator	Data value comparator			
Number	ETMACVR ^a	Present? ETMDCVR ^a ETMD		ETMDCMR ^a	
8	0x017	No	-	-	
7	0x016	No	-	-	
6	0x015	No	-	-	
5	0x014	No	-	-	
4	0x013	No	-	-	
3	0x012	Yes	0x032	0x042	
2	0x011	No	-	-	
1	0x010	Yes	0x030	0x040	

Table 3-33 Example comparator register associations for a medium-sized configuration

 Register numbers are listed. In a memory-mapped scheme, the register offset is always 4 x (Register number).

— Note –

Early versions of this specification permitted more data value comparators than address comparator pairs. In such an implementation, the extra data value comparators can be allocated to even-numbered address comparators when all odd-numbered address comparators had a data value comparator allocated, up to a maximum of eight. However, this was never implemented in any of the supported standard configurations and is no longer permitted.

3.5.24 Data Comparator Value Registers, ETMDCVRn

The ETMDCVR characteristics are:

Purpose	Holds a 32-bit data value for comparison.		
Usage constraints	Each ETMDCVR is used with the corresponding ETMDCMR. See <i>Data Comparator Mask Registers, ETMDCMRn on page 3-136.</i>		
Configurations	• The number of ETMDCVRs is IMPLEMENTATION DEFINED, and is specified by ETMCCR bits [12:8]. See <i>Configuration Code Register, ETMCCR on page 3-109</i> . From ETMv3.3 the number of ETMDCVRs can be zero.		
	• Each ETMDCVR has the same bit assignments.		
	• Unimplemented ETMDCVRs are RAZ/WI.		
Attributes	See the register summary in Table 3-3 on page 3-90, and Reset behavior on page 3-95.		
Figure 3-24 on page 3-	135 shows the ETMDCVR bit assignments.		

31 0 Data value for comparison

Figure 3-24 ETMDCVR bit assignments

Table 3-34 shows the ETMDCVR bit assignments.

Table 3-34 ETMDCVR bit assignments

Bits	Defined in ETM architecture versions	Description
[31:0]	v1.0 and later	Data value

3.5.25 Data Comparator Mask Registers, ETMDCMRn

The ETMDCMR characteristics are:

Purpose	Holds a 32-bit data mask, used to mask the data value held in the corresponding ETMDCVR.
Usage constraints	Each ETMDCMR is used with the corresponding ETMDCVR. See <i>Data Comparator Mask Registers, ETMDCMRn.</i> ETMDCRs are always even-numbered registers.
Configurations	The number of ETMDCMRs is IMPLEMENTATION DEFINED, and is specified by ETMCCR bits [12:8]. See <i>Configuration Code Register</i> , <i>ETMCCR on page 3-109</i> . From ETMv3.3 the number of ETMDCMRs can be zero. Each ETMDCMR has the same bit assignments.
	Unimplemented ETMDCMRs are RAZ/WI.
Attributes	See the register summary in Table 3-3 on page 3-90, and <i>Reset behavior on page 3-95</i> .
Figure 3-25 shows the	ETMDCMR bit assignments.

31				0
		Data mask		

Figure 3-25 ETMDCMR bit assignments

Table 3-35 shows the ETMDCMR bit assignments.

Table 3-35 ETMDCMR bit assignments

Bits	Defined in ETM architecture versions	Description
[31:0]	v1.0 and later	Data mask

When a data mask bit is set to 1, the corresponding bit in the ETMDCVR is disregarded in the comparison and must be zero.

3.5.26 About the counter registers

An ETM implements between zero and four 16-bit counters, and uses four registers to define the operation of each counter. The following sections describe the counter registers:

- Counter Reload Value Registers, ETMCNTRLDVRn on page 3-138
- Counter Enable Registers, ETMCNTENRn on page 3-139
- Counter Reload Event Registers, ETMCNTRLDEVRn on page 3-141
- Counter Value Registers, ETMCNTVRn on page 3-142.

Table 3-36 summarizes the counter registers:

Table 3-36 Summary of counter registers

	Counter registers			
Counter	Reload Value ^a	Enable ^a	Reload Event ^a	Value ^a
1	0x050	0x054	0x058	0x05C
2	0x051	0x055	0x059	0x05D
3	0x052	0x056	0x05A	0x05E
4	0x053	0x057	0x05B	0x05F

a. Register numbers are listed. Where registers are accessed in a memory-mapped scheme, the register offset is always 4 x (Register number).

Bits [15:13] of the ETMCCR specify how many counters the ETM implements. See *Configuration Code Register*; *ETMCCR on page 3-109*

See Counters on page 2-28 for more information about the counter registers.

Reduced function counter, ETMv3.5

In ETMv3.5, counter 1 can be implemented as a counter with reduced functionality. The reduced function counter has the following attributes:

- 16-bit reload value, configured by ETMCNTRLDVR1
- Decrements on every cycle. ETMCNTENR1 is Reserved.
- Reloads every time the counter reaches zero. ETMCNTRLDEVR1 is Reserved.
- The counter value cannot be read. ETNCNTVR1 is Reserved.
- The counter always starts at the reload value when the ETM programming bit is cleared.
- The value cannot be saved or restored.

Bit [27] of the ETMCCER identifies whether counter 1 is a reduced function counter. See *Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158.*

If more than 1 counter is implemented, the counters other than counter 1 are always full function counters.

3.5.27 Counter Reload Value Registers, ETMCNTRLDVRn

The ETMCNTRLDVR characteristics are:

Purpose	Specifies the starting value of the corresponding counter.			
Usage constraints	Each ETMCNTRLDVR is used with a corresponding ETMCNTENR, ETMCNTRLDEVR, and ETMCNTVR. See <i>About the counter registers on page 3-137</i> .			
Configurations	The number of ETMCNTRLDVRs:			
	• is IMPLEMENTATION DEFINED			
	• is specified by ETMCCR bits [15:13].			
	• can be zero.			
	See Configuration Code Register, ETMCCR on page 3-109.			
	Unimplemented ETMCNTRLDVRs are RAZ/WI.			
Attributes	See the register summary in Table 3-3 on page 3-90, and Reset behavior on page 3-95.			
Figure 3-26 shows the	ETMCNTRLDVR bit assignments.			



Figure 3-26 ETMCNTRLDVR bit assignments

Table 3-37 shows the ETMCNTRLDVR bit assignments.

Table 3-37 ETMCNTRLDVR bit assignments

Bits	Defined in ETM architecture versions	Description
[31:16]	-	Reserved
[15:0]	v1.0 and later	Initial count

Each ETMCNTRLDVR has the same bit assignments.

If an ETMCNTRLDVR is programmed when the ETM Programming bit is set, the corresponding counter is loaded with the value written to the register. The counter is then reloaded with this value whenever the corresponding counter reload event, specified by the ETMCNTRLDEVR, is active.

3.5.28 Counter Enable Registers, ETMCNTENRn

The ETMCNTENR characteristics are:

Purpose	defines the event that enables the corresponding countercan be used to configure the counter for continuous operation.		
Usage constraints	Each ETMCNTENR is used with a corresponding ETMCNTRLDVR, ETMCNTRLDEVR, and ETMCNTVR. See <i>About the counter registers on page 3-137</i> .		
Configurations	 The number of ETMCNTENRs is IMPLEMENTATION DEFINED is specified by ETMCCR bits [15:13] can be zero. See <i>Configuration Code Register, ETMCCR on page 3-109</i>. Unimplemented ETMCNTENRs are RAZ/WI. 		
Attributes	See the register summary in Table 3-3 on page 3-90, and Reset behavior on page 3-95.		

Figure 3-27 shows the ETMCNTENR bit assignments, for ETM version 2.0 or later.See Table 3-38 for the differences in other architecture versions.



Figure 3-27 ETMCNTENR bit assignments

Table 3-38 shows the ETMCNTENR bit assignments, and describes the differences in different ETM architecture versions:

Table 3-38 ETMCNTENR bit assignments

[31:18] - Reserved. [17] v1.x only Count enable source in ETMv1.x. When set to 0, the counter is continuously enabled and decrements every cycle regardless of the count enable event. When set to 1, the count enable event is used to enable the counter. ARM recommends that bit [17] is always set to 1 and that the count enable event is used to control counter operation, using 0x6F (TRUE if a free running counter is required. Note	Bits	Version ^a	Description	
[17] v1.x only Count enable source in ETMv1.x. When set to 0, the counter is continuously enabled and decrements every cycle regardless of the count enable event. When set to 1, the count enable event is used to enable the counter. ARM recommends that bit [17] is always set to 1 and that the count enable event is used to control counter operation, using 0x6F (TRUE if a free running counter is required.	[31:18]	-	Reserved.	
Image: Note	[17]	v1.x only	Count enable source in ETMv1.x. When set to 0, the counter is continuously enabled and decrements every cycle regardless of the count enable event. When set to 1, the count enable event is used to enable the counter. ARM recommends that bit [17] is always set to 1 and that the count enable event is used to control counter operation, using 0x6F (TRUE) if a free running counter is required.	
[16:0] v1.0 Count enable event. To configure a continuous counter, program these bits for external resource 15. See Resource identification on page 3-194. External resource 15 is hard-wired to be always			Note Note This bit is not supported in ETMv2.0 and later, and is always set to 1 in these ETM architecture versions.	
active.	[16:0]	v1.0	Count enable event. To configure a continuous counter, program these bits for external resource 15. See <i>Resource identification on page 3-194</i> . External resource 15 is hard-wired to be always active.	

a. The first ETM architecture version that defines the field, or (where the use of a field is different in different versions) the first architecture version to which the description applies.

Each ETMCNTENR has the same bit assignments.

Using ETM event resources on page 3-194 describes how you define a counter enable event.

3.5.29 Counter Reload Event Registers, ETMCNTRLDEVRn

The ETMCNTRLDEVR characteristics are:

Purpose	Defines the event that causes the corresponding counter to be reloaded with the value held in the corresponding ETMCNTRLDVR.		
Usage constraints	Each ETMCNTRLDEVR is used with a corresponding ETMCNTRLDVR, ETMCNTENR, and ETMCNTVR. See <i>About the counter registers on page 3-137</i> .		
Configurations	 The number of ETMCNTRLDEVRs is IMPLEMENTATION DEFINED is specified by ETMCCR bits [15:13] can be zero. See Configuration Code Register; ETMCCR on page 3-109. Unimplemented ETMCNTRLDEVRs are RAZ/WI. 		
A thributes	See the register summary in Table 2.2 on page 2.00 and Paget belowing on page 2.05		

Attributes See the register summary in Table 3-3 on page 3-90, and *Reset behavior on page 3-95*.

Figure 3-28 shows the ETMCNTRLDEVR bit assignments.



Counter Reload event

Figure 3-28 ETMCNTRLDEVR bit assignments

Table 3-39 shows the ETMCNTRLDEVR bit assignments.

Table 3-39 ETMCNTRLDEVR bit assignments

Bits	Defined in ETM architecture versions	Description
[31:17]	-	Reserved
[16:0]	v1.0 and later	Counter reload event

Each ETMCNTRLDEVR has the same bit assignments.

Using ETM event resources on page 3-194 describes how you define a counter reload event.

3.5.30 Counter Value Registers, ETMCNTVRn

The ETMCNTVR characteristics are:

Purpose	Holds the current value of the corresponding counter.					
Usage constraint	s Each ETMCNTVR is used with a corresponding ETMCNTRLDVR, ETMCNTENR, and ETMCNTRLDEVR. See <i>About the counter registers on page 3-137</i> .					
Configurations	The number of ETMCNTVRs					
	• is IMPLEMENTATION DEFINED					
	• is specified by ETMCCR bits [15:13]					
	• can be zero.					
	See Configuration Code Register, ETMCCR on page 3-109.					
	Unimplemented ETMCNTVRs are RAZ/WI.					
	The register access type depends on the ETM version. See Table 3-40.					
Attributes	See the register summary in Table 3-3 on page 3-90, and Reset behavior on page 3-95.					
Figure 3-29 show	s the ETMCNTVR bit assignments.					
31	16 15 0					

Reserved Current counter value

Figure 3-29 ETMCNTVR bit assignments

Table 3-40 shows the ETMCNTVR bit assignments.

Table 3-40 ETMCNTVR bit assignments

Bits	Туре	Version ^a	Description	
[31:16]	-	-	Reserved.	
[15:0]	RO	v1.0 to v3.0	Current counter value. From ETM v3.1, when the Programming bit is set to 1 you can write to an ETMCNTVR to set the current value of the counter. See <i>ETM</i> <i>Programming bit and associated state on page 3-97</i> for more information.	
	RW	v3.1		

a. ETM architecture versions to which the *Type* description applies.

Each ETMCNTVR has the same bit assignments.

3.5.31 About the sequencer registers

An ETM implementation can include a sequencer. If it does, a debugger controls the sequencer by defining the events that cause the sequencer to move between the different states.

Each sequencer state transition event has its own register, and these registers are programmed to control the state transitions. An additional register holds the current state of the sequencer. Table 3-41 lists the sequencer registers, with the register number and address offset of each register.

When programming the sequencer, you must program a valid encoding into each ETMSQ*ab*EVR, otherwise the behavior of the sequencer is UNPREDICTABLE. For example, if you want the sequencer only to involve transitions between states 1 and 2, you must:

- program registers 0x060 and 0x061 to control transitions between these two states
- program registers 0x062 and 0x065 to ensure that state 3 is never entered
- program registers 0x063 and 0x064, typically with the value 0x0000406F, to ensure these transitions never occur.

It is IMPLEMENTATION DEFINED whether the sequencer state is reset to 1 when any of the ETMSQ*ab*EVR registers are programmed.

From ETMv3.1, if the sequencer must be in a particular state when the ETM Programming bit is cleared, you must write ETMSQR after programming the ETMSQ*ab*EVR Registers to ensure this value is used. Otherwise the sequencer state resets to 1 when the ETM Programming bit is cleared.

Prior to ETMv3.1, ETMSQR is read-only and the sequencer state always resets to 1 when the ETM Programming bit is cleared.

Table 3-41 Sequencer register allocation

Register		Turne	Manajan 2	Description	
Number	Offset ^b	Type Version ^a			
0x060	0x180	WOc	v1.0	State 1 to State 2 Transition Event Register, ETMSQ12EVR ^d	
0x061	0x184	WOc	v1.0	State 2 to State 1 Transition Event Register, ETMSQ21EVR ^d	
0x062	0x188	WOc	v1.0	State 2 to State 3 Transition Event Register, ETMSQ23EVR ^d	
0x063	0x18C	WOc	v1.0	State 3 to State 1 Transition Event Register, ETMSQ31EVR ^d	
0x064	0x190	WOc	v1.0	State 3 to State 2 Transition Event Register, ETMSQ32EVR ^d	
0x065	0x194	WOc	v1.0	State 1 to State 3 Transition Event Register, ETMSQ13EVR ^d	
0x066	0x198	-	-	Reserved	
0x067	0x19C	RO	v1.0	ETMSQR. See Current Sequencer State Register, ETMSQR on	
		RW	v3.1	page 3-145	

a. The first ETM architecture version that defines the field, or the first architecture version to which the *Type* description applies.

b. When the registers are accessed in a memory-mapped scheme, the register offset is always (4 x (Register number)).

c. In ETMv3.1 and later, these bits are read-write if bit [11] of the ETMCCER is set to 1. See *Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158.*

d. See Sequencer State Transition Event Registers, ETMSQabEVR on page 3-144 for a description of this register.

3.5.32 Sequencer State Transition Event Registers, ETMSQabEVR

The ETMSQabEVR characteristics are:

Purpose	Defines the event that causes the sequencer to transition from state a to state b .		
Usage constraints	There are no usage constraints.		
Configurations	Whether the ETM includes a sequencer is IMPLEMENTATION DEFINED, and is specified by ETMCCR bit [16]. See <i>Configuration Code Register, ETMCCR on page 3-109</i> . If the ET does not include a sequencer the ETMSQ <i>ab</i> EVRs are RAZ/WI.		
Attributes	See the register summary in Table 3-3 on page 3-90, and Reset behavior on page 3-95.		
Figure 3-30 shows the	e ETMSQ <i>ab</i> EVR bit assignments.		



Sequencer state transition event

Figure 3-30 ETMSQabEVR bit assignments

Table 3-42 shows the ETMSQ*ab*EVR bit assignments.

Table 3-42 ETMSQabEVR bit assignments

Bits	Defined in ETM architecture versions	Description
[31:17]	-	Reserved
[16:0]	v1.0 and later	State transition event

Each ETMSQabEVR has the same bit assignments.

Using ETM event resources on page 3-194 describes how you define a sequencer state transition event.
3.5.33 Current Sequencer State Register, ETMSQR

The ETMSQR characteristics are:

Purpose	Holds the current state of the sequencer.
Usage constraints	There are no usage constraints.
Configurations	Whether the ETM includes a sequencer is IMPLEMENTATION DEFINED, and is specified by ETMCCR bit [16]. See <i>Configuration Code Register, ETMCCR on page 3-109</i> . If the ETM does not include a sequencer ETMSQR is RAZ/WI.
	If ETMSQR is implemented its access type depends on the ETM version. See Table 3-43.
Attributes	See the register summary in Table 3-3 on page 3-90, and <i>Reset behavior on page 3-95</i> .

Figure 3-30 on page 3-144 shows the ETMSQR bit assignments.



Current sequencer state

Figure 3-31 ETMSQR bit assignments

Table 3-43 shows the ETMSQR bit assignments.

Table 3-43 ETMSQR bit assignments

Bits	Туре	Version ^a	Description	1
[31:2]	-	-	Reserved	
[1:0]	RO	v1.0 to v3.0	The permitted values of this field are:	
	DW	v2 1	b00	Sequencer currently in state 1.
	IX VV	v3.1	b01	Sequencer currently in state 2.
			b10	Sequencer currently in state 3.
			The value of b11 is reserved.	
			From ETMv3 field to force field is UNPRI	8.1, when the Programming bit is set to 1, software can write to this the sequencer to a particular state. The effect of writing b11 to this EDICTABLE, and software must not write this value.

a. ETM architecture versions to which the Type description applies.

See *ETM Programming bit and associated state on page 3-97* for information about programming this register in ETMv3.1 or later.

3.5.34 External Output Event Registers, ETMEXTOUTEVRn

The ETMEXTOUTEVR characteristics are:

Purpose	Defines the event that controls the corresponding external output.		
Usage constraints	There are no usage constraints.		
Configurations	 The number of external outputs: is IMPLEMENTATION DEFINED, is specified by ETMCCR bits [22:20] can be zero. See <i>Configuration Code Register, ETMCCR on page 3-109</i>. 		

Unimplemented ETMEXTOUTEVRs are RAZ/WI.

Attributes

Figure 3-32 shows the ETMEXTOUTEVR bit assignments.



See the register summary in Table 3-3 on page 3-90, and Reset behavior on page 3-95.

External output event

Figure 3-32 ETMEXTOUTEVR bit assignments

Table 3-44 shows the ETMEXTOUTEVR bit assignments.

Table 3-44 ETMEXTOUTEVR bit assignments

Bits	Defined in ETM architecture versions	Description
[31:17]	-	Reserved
[16:0]	v1.0 and later	External output event

Each ETMEXTOUTEVR has the same bit assignments.

Using ETM event resources on page 3-194 describes how you define an external output event.

3.5.35 About the Context ID comparator registers, ETMv2.0 and later

From ETMv2.0, an ETM can implement up to three Context ID comparators. The ETM implements a value register for each Context ID comparator, and a single mask register that applies to all of the Context ID comparators. Table 3-45 shows these registers:

Table 3-45 (Context ID	comparato	registers
--------------	------------	-----------	-----------

Description	Register number	Offset ^a
Context ID Comparator Value 1 Register, ETMCIDCVR1	0x06C	0x1B0
Context ID Comparator Value 2 Register. ETMCIDCVR2	0x06D	0x1B4
Context ID Comparator Value 3 Register. ETMCIDCVR3	0x06E	0x1B8
Context ID Comparator Mask Register, ETMCIDCMR	0x06F	Øx1BC

a. When accessed in a memory-mapped scheme, the register offset is always (4 x (Register number)).

These registers are write-only, although in architecture versions 3.1 and later they are read/write when bit [11] of the ETMCCER is set to 1. See *Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158.*

The following sections describe these registers:

- Context ID Comparator Value Registers, ETMCIDCVRn on page 3-148
- Context ID Comparator Mask Register, ETMCIDCMR on page 3-149.

3.5.36 Context ID Comparator Value Registers, ETMCIDCVRn

The ETMCIDCVR characteristics are:

Purpose	Holds a 32-bit Context ID value for comparison.
Usage constraints	There are no usage constraints.
Configurations	 These registers are only implemented from ETMv2.0. The number of Context ID comparators: is IMPLEMENTATION DEFINED is specified by ETMCCR bits [25:24] can be zero. See Configuration Code Register, ETMCCR on page 3-109. Unimplemented ETMCIDCVRs are RAZ/WI
Attributes Figure 3-33 shows the	See the register summary in Table 3-3 on page 3-90, and <i>Reset behavior on page 3-95</i> . ETMCIDCVR bit assignments.

31						0
		C	ontext ID valu	ue		

Figure 3-33 ETMCIDCVR bit assignments

Table 3-46 shows the ETMCIDCVR bit assignments.

Table 3-46 ETMCIDCVR bit assignments

Bits	Defined in ETM architecture versions	Description
[31:0]	v2.0 and later	Context ID value

Each ETMCIDCVR has the same bit assignments.

3.5.37 Context ID Comparator Mask Register, ETMCIDCMR

The ETMCIDCMR characteristics are:

Purpose	Holds a 32-bit mask for use for all Context ID comparisons.		
Usage constraints	There are no usage constraints.		
Configurations	 This register is only implemented from ETMv2.0. The number of Context ID comparators: is IMPLEMENTATION DEFINED is specified by ETMCCR bits [25:24] can be zero. See Configuration Code Register, ETMCCR on page 3-109. If the ETM does not implement any Context ID comparators then the ETMCIDCMR is 		
Attributes Figure 3-34 shows th	See the register summary in Table 3-3 on page 3-90, and <i>Reset behavior on page 3-95</i> . e ETMCIDCMR bit assignments:		
31	Context ID mask value		

Figure 3-34 ETMCIDCMR bit assignments

Table 3-47 shows the ETMCIDCMR bit assignments:

Table 3-47 ETMCIDCMR bit assignments

Bits	Defined in ETM architecture versions	Description
[31:0]	v2.0 and later	Context ID mask value

The same mask is used for each Context ID comparator. When a Context ID mask bit is set to 1, the corresponding bit in the Value Register is disregarded in the comparison and must be zero.

3.5.38 IMPLEMENTATION SPECIFIC registers

Register numbers 0x70-0x77 in the register map are reserved for the future implementation of up to eight application-specific registers. Even when an ETM does not implement these registers, IMPLEMENTATION SPECIFIC Register 0, register number 0x70, must be partially defined, so that a debugger can implement a general mechanism for detecting IMPLEMENTATION SPECIFIC extensions.

See Table 3-3 on page 3-90 for details of access to this register area.

IMPLEMENTATION SPECIFIC Register 0

The IMPLEMENTATION SPECIFIC Register 0 characteristics are:

Purpose	Shows the presence of any IMPLEMENTATION SPECIFIC features, and enables any features that are provided.
Usage constraints	There are no usage constraints.
Configurations	This register is only available in ETMv2.0 or later, and must be implemented in those ETM versions.
Attributes	See the register summary in Table 3-3 on page 3-90 and <i>Reset behavior on page 3-95</i> .

Figure 3-35 shows the IMPLEMENTATION SPECIFIC Register 0 default bit assignments.

31						8	7			4	3			0
			Reserved				0	0	0	0	0	0	0	0
	lı	mplementati	Enable IMPLEI on-specific fea	MENTATION S	PECIFIC featur	res — ero —			ſ					\Box

Figure 3-35 IMPLEMENTATION SPECIFIC Register 0 bit assignments

Table 3-48 shows the IMPLEMENTATION SPECIFIC Register 0 default bit assignments.

Bits	Version ^a	Туре	Description
[31:8]	-	-	Reserved.
[7:4]	v2.0	RW ^b	Enable IMPLEMENTATION SPECIFIC extensions. The ETM must behave as if the IMPLEMENTATION SPECIFIC extensions are not implemented when these bits are b0000. The behavior of the ETM is IMPLEMENTATION DEFINED when these bits are set to any value other than b0000. On an ETM reset these bits are cleared to b0000.
[3:0]	v2.0	RO	If this field is b0000 then no IMPLEMENTATION SPECIFIC extensions are supported. Other values are for use only as permitted in writing by ARM Limited.

a. The first ETM architecture version that defines the field.

b. RW only if bit [11] of the ETMCCER is set to 1, RO otherwise. See *Configuration Code Extension Register*, *ETMCCER*, *ETMv3.1 and later on page 3-158*.

— Note —

Trace debug tools might require application-specific modifications to support any added functionality.

3.5.39 Synchronization Frequency Register, ETMSYNCFR, ETMv2.0 and later

The ETMSYNCFR characteristics are:

Purpose	Holds the trace synchronization frequency value.				
Usage constraints	There are no usage constraints.				
Configurations	This register is only available in ETMv2.0 and later.				
Attributes	See:				
	• the register summary in Table 3-3 on page 3-90				

- the register description for more information about the RO implementation option
- Reset behavior on page 3-95.

Figure 3-36 shows the ETMSYNCFR bit assignments, with the default value of the register:

31				12	11											0
	Rese	rved			0	1	0	0	0	0	0	0	0	0	0	0
		Synchroniz	zation frequenc	ر v						_	Y—					\Box

Figure 3-36 ETMSYNCFR bit assignments

Table 3-49 shows the ETMSYNCFR bit assignments.

Table 3-49 ETMSYNCFR bit assignments

Bits	Defined in ETM architecture versions	Description
[31:12]	-	Reserved.
[11:0]	v2.0 and later	Synchronization frequency. Default value is 1024.

In ETMv2.0 and later, when a *Trace FIFO Offset* (TFO) has occurred, the TFO counter is reset to the value that is programmed into the ETMSYNCFR. This value is the time between synchronization points in the trace (the tools can start decompressing only at synchronization points). Depending on the protocol version, the time is measured in cycles or bytes. The default value is 1024.

For ETMv3.4 and earlier, this value must be set to a value greater than the size of the FIFO.

In ETMv3.5, this value must be set to a value greater than the size of the FIFO, or to zero. Values greater than zero but less than the FIFO size are still not permitted.

A value of zero disables periodic synchronization based on the synchronization frequency counter. This does not affect other sources of synchronization, such as external requests from a CoreSight system.

The ETM must always perform full synchronization when any of the following occur:

- The ETM Programming bit is cleared
- The OS Lock is cleared
- When recovering from an ETM FIFO overflow

An implementation might not implement the bottom bits of this register, because of limitations in the accuracy of the synchronization frequency. In this case, a value read from this register might be different from the value written to it.

From ETMv3.4, an ETM implementation can implement a fixed synchronization frequency of 1024. In this case the ETMSYNCFR is implemented as a read-only register, that always returns the value 1024 (0x00000400) on reads. For more information see *Finding the access type, ETMv3.4 and later on page 3-153*.

This register is used to control TFOs in ETMv2. See *Trace FIFO offsets on page 6-283*. This register is used to control A-sync, I-sync, and D-sync in ETMv3. See *Synchronization on page 7-348*.

Finding the access type, ETMv3.4 and later

From ETMv3.4, the ETMSYNCFR can be implemented as either:

- A write-only register that is read/write when bit [11] of the ETMCCER is set to 1. See *Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158*
- A read-only register, if the Synchronization Frequency is fixed at 1024.

To find out how the register is implemented, in ETMv3.4 or later:

- 1. Make sure that bit [11] of the ETMCCER is set to 1. This means that, if the implementation permits the Synchronization Frequency to be changed, you can write to the ETMSYNCFR.
- 2. Read the value of the ETMSYNCFR. You might have to restore this value later.
- 3. Write the value 0xFFFFFFF to the ETMSYNCFR.
- 4. Read the value of the ETMSYNCFR again:
 - If this value is 0x00000400 then the register is implemented as read-only.
 - If the value is not 0x00000400 then the register is implemented as read/write, write only if bit [11] of the ETMCCER is set to 0.

—— Note ——

When the register is implemented as read/write, it is still unlikely that this second read of the register returns 0xFFFFFFF, because:

- bits [31:12] of the register are reserved and might read-as-zero
- the bottom bits of the register might not be implemented.

Your check *must not* expect the read at stage 4 to match the value written at stage 3.

5. If the ETMSYNCFR is implemented as read/write, write the value from stage 2 back to the register.

3.5.40 ID Register, ETMIDR, ETMv2.0 and later

The ETMIDR characteristics are:

Purpose	Holds the ETM architecture variant, and defines the programmers' model for the ETM.
Usage constraints	This register is valid only when bit [31] in the ETMCCR is set to 1. See <i>Configuration Code Register, ETMCCR on page 3-109</i> . When bit [31] in the ETMCCR is set to 0 the ETMCCR holds the ETM architecture version.
Configurations	This register is only available in ETMv2.0 and later.
Attributes	See the register summary in Table 3-3 on page 3-90 and Reset behavior on page 3-95.

Figure 3-37 shows the ETMIDR bit assignments, for ETM architecture version 3.4. See Table 3-50 for the differences in other architecture versions.



Figure 3-37 ETMIDR bit assignments, for ETM architecture v3.4

Table 3-50 shows the ETMIDR bit assignments, and describes the differences between different ETM architecture versions.

Table 3-50 ETMIDR bit assignments

Bits	Version ^a	Description	
[31:24]	v2.0	Implementer of Limited:	code. The following codes are defined ^b , all other values are reserved by ARM
		0x41	ASCII code for A, indicating ARM Limited.
		0x44	ASCII code for D, indicating Digital Equipment Corporation.
		0x4D	ASCII code for M, indicating Motorola, Freescale Semiconductor Inc.
		0x51	ASCII code for Q, indicating QUALCOMM Inc.
		0x56	ASCII code for V, indicating Marvell Semiconductor Inc.
		0x69	ASCII code for i, indicating Intel Corporation.
[23:21]	-	Reserved.	
[20]	v3.4	Branch packe	t encoding implemented. The possible values of this bit are:
		0	The ETM implements the original branch packet encoding. See <i>Branch</i> packet formats with the original address encoding scheme on page 7-310.
		1	The ETM implements the alternative branch packet encoding. See <i>Branch</i> packet formats with the alternative address encoding scheme on page 7-313.
[19]	v3.2	Support for S	ecurity Extensions. The possible values of this bit are:
		0	The ETM behaves as if the processor is in Secure state at all times.
		1	The ARM architecture Security Extensions are implemented by the processor.

Table 3-50 ETMIDR bit assignments (continued)

Bits	Version ^a	Description
[18]	v3.2	Support for 32-bit Thumb instructions. The possible values of this bit are:
		0 A 32-bit Thumb instruction is traced as two instructions, and exceptions might occur between these two instructions.
		1 A 32-bit Thumb instruction is traced as a single instruction. See <i>32-bit Thumb instructions on page 4-240</i> for more information.
[17]	-	Reserved.
[16]	v2.1	Load PC first. If this bit is set to 1, LSMs with the PC in the list load the PC first, followed by the other registers in the normal order. This can be decompressed by using the following procedure:
		1. Calculate the number of items transferred by the LSM by looking at the code image.
		2. As each item is read, assign an address equal to 4 greater than the previous one as normal.
		3. When the number of items read equals the total number of items transferred, subtract (4 * number of items) from each address other than the first.
		Note
		This means that a branch address can be traced before the remaining data values of an instruction. While this has never been prohibited in the protocol, care must be taken to ensure that this case is correctly handled.
[15:12]	v2.0	Processor family. The meaning of this field depends on the value of the Implementer code. The following apply if Implementer code = $0x41$, for ARM Limited:
		b0000 ARM7 processor.
		b0001 ARM9 processor.
		b0010 ARM10 processor.
		b0011 ARM11 processor
		b1111 Processor family is defined elsewhere. See <i>The Processor family field on page 3-157</i> for more information.
		When the Implementer code = 0x41, all other values are reserved by ARM Limited.
		For any other Implementer code the permitted values of this field are defined by the implementer.
[11:8]	v2.0	Major ETM architecture version number. See <i>The ETM architecture version</i> . Possible values of this field are:
		b0000 ETMv1.
		b0001 ETMv2.
		b0010 ETMv3.
		All other values are reserved.
[7:4]	v2.0	Minor ETM architecture version number. See <i>The ETM architecture version</i> .
[3:0]	v2.0	Implementation revision. See Implementation revision on page 3-157

a. The first ETM architecture version that defines the field.

b. The Implementer code list applies to processors and to ETMs. This list does not indicate the implementer of ETMs.

The ETM architecture version

In the ETMIDR, the ETM architecture version is encoded as ETMvX.Y, where:

- (X-1) = the value encoded in register bits [11:8]
- Y = the value encoded in register bits [7:4].

•

For protocol versions up to 3, previous versions of this specification referred to protocol numbers and made no reference to ETMv2. To enable independent evolution of ETMs in different product families and to provide better information to tools using the ETM, protocol numbers are replaced with major and minor architecture version numbers. If a protocol number is referred to as a characteristic of an ETM implementation, the major architecture version of that implementation is 1.

An ETMIDR value of zero indicates that the ETM is not present. This can be returned by the coprocessor interface in processors supporting ARMv6 and later.

Table 3-51 shows the ETMIDR values for ETMs described in this specification and implemented by ARM Limited.

Implementation	ID value	Architecture version	Protocol number (deprecated)
ETM not present	0x00000000a	-	-
ETM7 Rev 0	0x41000010 ^b	ETMv1.1	1
ETM7 Rev 1	0x41000020 ^b	ETMv1.2	2
ETM7 Rev 1a	0x41000021 ^b	ETMv1.2	4
ETM9 Rev 0	0x41001000 ^b	ETMv1.0	0
ETM9 Rev 0a	0x41001010 ^b	ETMv1.1	1
ETM9 Rev 1	0x41001020 ^b	ETMv1.2	2
ETM9 Rev 2	0x41001030 ^b	ETMv1.3	3
ETM9 Rev 2a	0x41001031 ^b	ETMv1.3	5
ETM9 r2p2	0x41001032 ^b	ETMv1.3	7
CoreSight ETM9 r0p0	0x41001220	ETMv3.2	-
ETM10 Rev 0	0x41002100	ETMv2.0	-
ETM10RV Rev 0	0x41002200	ETMv3.0	-
ETM11RV r0p0	0x41003210 ^c	ETMv3.1	-
ETM11RV r0p1	0x41013211	ETMv3.1	-
CoreSight ETM11 r0p0	0x41013220	ETMv3.2	-
	0x41033220 0x41093220		
CoreSight ETM-A5	0x410CF250	ETMv3.5	-
CoreSight ETM-A7	0x410CF250	ETMv3.5	-
CoreSight ETM-A8	0x410CF230	ETMv3.3	-
CoreSight ETM-R4	0x4104F230	ETMv3.3	-
CoreSight ETM-R5	0x4104F230	ETMv3.3	-
CoreSight ETM-M3	0x4114F240	ETMv3.4	-
CoreSight ETM-M4	0x4114F250	ETMv3.5	-

Table 3-51 ID values for different ETM variants

a. Returned from CP14 access.

- b. These ETMs do not have an ETMIDR. Bit [31] of the ETMCCR is 0 and the minor architecture version number is given in that register. See Table 3-12 on page 3-110 for more information. The value provided here is for illustration.
- c. Bit [16], Load PC first, is not set to 1 in this revision, but the revision has the behavior associated with having bit [16] set to 1. That is, LSMs with the PC in the list load the PC first.

— Note -

Tools must determine the programmers' model from the major and minor architecture version numbers alone where possible. The Processor family field must not be used to determine aspects of ETM behavior.

The Processor family field

From ETMv3, where the Implementer code field, bits [31:24], is 0x41, ARM Limited recommends that debug tools do not use the Processor family field, bits [15:12], to discover information about the connected processor. Instead, the tools must interrogate the processor directly, for example by reading its identification registers. See the *Technical Reference Manual* of the appropriate processor for more information.

From ETMv3.3, macrocells implemented by ARM Limited normally return 4'b1111 in this field, meaning that the processor family is identified elsewhere.

—— Note ——

To find the processor family, you can read the JTAG IDCODE of the processor, if this feature is implemented. See the *Technical Reference Manual* for the processor for more information.

Implementation revision

ETMv3.4 required that the revision field in the ETMIDR and ETMPIDR2 be identical. In ETMv3.5:

- ETMPIDR2 identifies the revision of the external debugger and memory mapped interfaces
- ETMIDR identifies the revision of the Trace registers and the OS Save/Restore registers.

ARM recommends that implementations keep these values identical to ensure revision numbers can be managed easily, however in cases where an ECO fix is required and changing both revisions is difficult, it is acceptable to change the revision fields independently.

3.5.41 Configuration Code Extension Register, ETMCCER, ETMv3.1 and later

The ETMCCER characteristics are:

Purpose	Holds ETM configuration information additional to that in the ETMCCR. See <i>Configuration Code Register, ETMCCR on page 3-109</i> .
Usage constraints	Software uses this register with the ETMCCR.
Configurations	This register is only available in ETMv3.1 or later.
Attributes	See the register summary in Table 3-3 on page 3-90 and Reset behavior on page 3-95.

Figure 3-38 shows the ETMCCER bit assignments for ETMv3.5. See Table 3-52 for differences in other ETM versions.



Figure 3-38 ETMCCER bit assignments

Table 3-52 shows the ETMCCER bit assignments, and describes the differences in different ETM architecture versions.

Table 3-52 ETMCCER bit assignments

Bits	Version ^a	Description
[31:30]	-	Reserved. Read-As-Zero.
[29]	v3.5	Timestamp packet size. This bit is 0 if the size of the packet is 48 bits. This bit is 1 if the size of the packet is 64 bits.
[28]	v3.5	Timestamp packet encoding. This bit is 1 if the timestamp packet is encoded as a natural binary number. This bit is 0 if the packet is gray coded. For more information see <i>Encoding of the timestamp value on page 7-343</i> .
[27]	v3.5	Reduced function counter. This bit is 1 if counter 1 is implemented as a reduced function counter. This bit is 0 if all counters are implemented as full-function counters.
[26]	v3.5	The Virtualization Extensions are implemented. This bit is 1 if the Virtualization Extensions are implemented, and 0 if not implemented.
[25:23]	-	Reserved. Read-As-Zero.
[22]	v3.5	Timestamping implemented. This bit is 1 if timestamping is implemented, and 0 if it is not implemented.

Table 3-52 ETMCCER bit assignments (continued)

Bits	Version ^a	Description
[21]	v3.4	ETMEIBCR implemented.
		This bit is 1 if the register is implemented, and 0 if it is not implemented.
[20]	v3.4	Trace Start/Stop block can use EmbeddedICE watchpoint inputs.
		This bit is 1 if the Trace Start/Stop block can use these inputs, and is 0 otherwise.
[19:16]	v3.4	Number of EmbeddedICE watchpoint inputs implemented.
		This field can take any value from b0000 (0 inputs) to b1000 (8 inputs).
[15:13]	v3.3	Number of Instrumentation resources supported. The maximum value of this field is b100, for four Instrumentation resources.
		For more information see Instrumentation resources, from ETMv3.3 on page 2-69.
[12]	v3.3	Set to 1 if data address comparisons are not supported.
		For more information see <i>No data address comparator option, ETMv3.3 and later on page 2-25.</i>
[11]	v3.1	Set to 1 if all registers are readable.
[10:3]	v3.1	Size of extended external input bus.
		This field must be 0 if bits [2:0] are 0.
[2:0]	v3.1	Number of extended external input selectors.

a. The first ETM architecture version that defines the field.

3.5.42 Extended External Input Selection Register, ETMEXTINSELR, ETMv3.1 and later

The ETMEXTINSELR characteristics are:

Purpose	Selects the extended external inputs. See <i>External inputs on page 2-29</i> for more information.			
Usage constraints	There are no usage constraints.			
Configurations	This register is only available in ETMv3.1 or later. The number of extended external input selectors is IMPLEMENTATION DEFINED, is specified by ETMCCER bits [2:0], and can be zero. See <i>Configuration Code Extension Register</i> ;			
	 <i>ETMCCER, ETMv3.1 and later on page 3-158</i>: if the ETM implements fewer than four extended external input selectors then the unused external input selector fields in the ETMEXTINSELR are RAZ/WI 			
	 if the ETM does not implement any extended external input selectors then the ETMEXTINSELR is RAZ/WI. 			
	The width of the extended external input bus is IMPLEMENTATION DEFINED, up to 256 bits. Depending on the width of the bus, high order bits of the Extended external input selector fields might be RAZ/WI.			
Attributes	See the register summary in Table 3-3 on page 3-90 and Reset behavior on page 3-95.			
Figure 3-39 shows the	ETMEXTINSELR bit assignments.			

3	1 24	23	16 1	5	8	7		0
	Extended external input selector 4	Extended input sel	external ector 3	Extended external input selector 2			Extended external input selector 1	

Figure 3-39 ETMEXTINSELR bit assignments

Table 3-53 shows the ETMEXTINSELR bit assignments.

Bits	Version ^a	Description
[31:24]	v3.1	Extended external input selector 4
[23:16]	v3.1	Extended external input selector 3
[15:8]	v3.1	Extended external input selector 2
[7:0]	v3.1	Extended external input selector 1

Table 3-53 ETMEXTINSELR bit assignments

a. The first ETM architecture version that defines the field.

3.5.43 TraceEnable Start/Stop EmbeddedICE Control Register, ETMTESSEICR, ETMv3.4

The ETMTESSEICR characteristics are:

Purpose	Specifies the EmbeddedICE watchpoint comparator inputs that are used as trace start and stop resources.
Usage constraints	There are no usage constraints.
Configurations	This register is only available in ETMv3.4 or later.
	The number of EmbeddedICE watchpoint comparators is IMPLEMENTATION DEFINED, is specified by ETMCCER bits [19:16], and can be zero. See <i>Configuration Code Extension Register; ETMCCER, ETMV3.1 and later on page 3-158.</i> If the ETM does not implement any EmbeddedICE watchpoint comparators then the ETMTESSEICR is RAZ/WI.
	If the ETM implements fewer than eight EmbeddedICE watchpoint comparators, the high order bits of the resource select fields are RAZ/WI.

Attributes See the register summary in Table 3-3 on page 3-90.

Figure 3-40 shows the ETMTESSEICR bit assignments.



Figure 3-40 ETMTESSEICR bit assignments

Table 3-54 shows the ETMTESSEICR bit assignments.

Table 3-54 ETMTESSEICR bit assignments

Bits	Version ^a	Description
[31:24]	-	Reserved, Read-as-zero.

Table 3-54 ETMTESSEICR bit assignments (continued)

Bits	Version ^a	Description
[23:16]	v3.4	Stop resource selection. Setting a bit in this field to 1 selects the corresponding EmbeddedICE watchpoint input as a TraceEnable stop resource. Bit [16] corresponds to input 1, bit [17] to input 2, and this pattern continues up to bit [23] corresponding to input 8.
[15:8]	-	Reserved, Read-as-zero.
[7:0]	v3.4	Start resource selection. Setting a bit in this field to 1 selects the corresponding EmbeddedICE watchpoint input as a TraceEnable start resource. Bit [0] corresponds to input 1, bit [1] to input 2, and this pattern continues up to bit [7] corresponding to input 8.

a. The first ETM architecture version that defines the field.

3.5.44 EmbeddedICE Behavior Control Register, ETMEIBCR, ETMv3.4 and later

The ETMEIBCR characteristics are:

Purpose	Controls the sampling behavior of the EmbeddedICE watchpoint comparator inputs.
Usage constraints	There are no usage constraints.
Configurations	This register is only available in ETMv3.4 or later. This is an optional register. Bit [21] of the ETMCCER is set to 1 if the ETMEIBCR is implemented. See <i>Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158.</i>
	The number of EmbeddedICE watchpoint comparators is IMPLEMENTATION DEFINED, and is specified by ETMCCER bits [19:16]. See <i>Configuration Code Extension Register</i> , <i>ETMCCER</i> , <i>ETMV3.1 and later on page 3-158</i> . If the ETM implements fewer than eight EmbeddedICE watchpoint comparators the high order bits of the Sampling behavior field are RAZ/WI.
Attributes	See the register summary in Table 3-3 on page 3-90 and <i>Reset behavior on page 3-95</i> .

Figure 3-41 shows the ETMEIBCR bit assignments.



for sampling behavior control

Figure 3-41 ETMEIBCR bit assignments

Table 3-55 shows the ETMEIBCR bit assignments.

Table 3-55 ETMEIBCR bit assignments

Bits	Version ^a	Descriptior	1			
[31:8]	-	Reserved, Re	Reserved, Read-as-zero.			
[7:0]	v3.4	EmbeddedIC behavior of o -0 -1 Bit [0] corres correspondin	E watchpoint input sampling behavior. Each bit controls the sampling ne of the EmbeddedICE watchpoint inputs. Possible values for these bits are: When sampled, the corresponding input is pulsed for a single sample. When sampled, the corresponding input is latched and held until one cycle before the next sampling point. ponds to input 1, bit [1] to input 2, and this pattern continues up to bit [7] g to input 8.			

a. The first ETM architecture version that defines the field.

For more information about the behavior of the EmbeddedICE watchpoint comparator inputs see *Behavior of EmbeddedICE inputs, from ETMv3.4 on page 7-346.*

— Note ——

From ETMv3.4, if the ETMEIBCR is not implemented, the EmbeddedICE watchpoint comparator inputs must behave as described in *Default behavior of EmbeddedICE watchpoint inputs on page 7-346*.

3.5.45 Timestamp Event Register, ETMTSEVR, ETMv3.5

The ETMTSEVR characteristics are:

Purpose	Defines an event that requests the insertion of a timestamp into the trace stream.
	· · · · · · · · · · · · · · · · · · ·

Usage constraints There are no usage constraints.

Configurations This register is only available in ETMv3.5 or later. This register is implemented only when bit [22] of the ETMCCER is set to 1. See *Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158.* If this register is not implemented, this register is RAZ/WI.

Attributes See the register summary in Table 3-3 on page 3-90 and *Reset behavior on page 3-95*.

Figure 3-42 shows the ETMTSEVR bit assignments.

31		17 16	14 13		7	6	0
	Reserved	Func	tion	Resource B		Resource A	
		l					J

Timestamp event

Figure 3-42 ETMTSEVR bit assignments

Table 3-56 shows the ETMTSEVR bit assignments.

Table 3-56 ETMTSEVR bit assignments

Bits	Version ^a	Description
[31:17]	-	Reserved.
[16:0]	v3.5	Timestamp event. Subdivided as:
		Function, bits [16:14]
		Specifies the function that combines the two resources that define the event.
		Resource B, bits [13:7] and Resource A, bits [6:0]
		Specify the two resources that are combined by the logical operation indicated by the Function field.
		For more information see ETM event resources on page A-388.

a. The first ETM architecture version that defines the field.

You can program this register so that an external device or a programmable event causes the ETM to insert a timestamp in the trace stream. For example, you might program it so that the execution of a DMB instruction on another processor causes the insertion of a timestamp.

Resource identification and event encoding on page A-388 describes how you define a timestamp event.

ARM strongly recommends that you do not program this register with the Always true event, event 0x6F. If you program the Timestamp event to be always true the ETM inserts many timestamps into the trace stream, and the trace FIFO is likely to overflow.

Typically, you program the Timestamp Event Register to cause the ETM to insert a timestamp in the trace stream periodically. You can do this by programming one of the ETM counters to decrement every cycle, and programming the Timestamp Event Register so that the timestamp event occurs each time the counter reaches zero.

3.5.46 Auxiliary Control Register, ETMAUXCR, ETMv3.5

The ETMAUXCR characteristics are:

Purpose	Provides additional IMPLEMENTATION DEFINED ETM controls.	
Usage constraints	There are no usage constraints.	
Configurations	This register is only available in ETMv3.5 or later.	
Attributes	See the register summary in Table 3-3 on page 3-90.	
	The reset value of this register is zero. For more information see <i>Reset behavior on page 3-95</i> .	

The contents of the ETMAUXCR are IMPLEMENTATION DEFINED.

Tools must be aware that changing the value of this register might cause the ETM to behave in a way that contradicts this architecture specification. See the documentation of the specific ETM implementation for details of the IMPLEMENTATION DEFINED support for this register.

3.5.47 CoreSight Trace ID Register, ETMTRACEIDR, ETMv3.2 and later

The ETMTRACEIDR characteristics are:

Purpose	Defines the 7-bit Trace ID, for output to the trace bus.
Usage constraints	There are no usage constraints.
Configurations	This register is only available in ETMv3.2 or later.

Attributes See the register summary in Table 3-3 on page 3-90, the register bit descriptions, and *Reset* behavior on page 3-95.

Figure 3-43 shows the ETMTRACEIDR bit assignments.



Figure 3-43 ETMTRACEIDR bit assignments

Table 3-57 ETMTRACEIDR bit assignments

Table 3-57 shows the ETMTRACEIDR bit assignments.

Bits	Version ^a	Description
[31:7]	-	Reserved.
[6:0]	v3.2	Trace ID to output onto the trace bus. On an ETM reset this field is cleared to 0x00.

a. The first ETM architecture version that defines the field.

This register is used in systems where multiple trace sources are present and tracing simultaneously. For example, where an ETM outputs trace onto the AMBA version 3 *Advanced Trace Bus* (ATB), a unique ID is required for each trace source so that the trace can be uniquely identified as coming from a particular trace source. For more information about the AMBA version 3 ATB, see the *CoreSight Architecture Specification*.

3.5.48 VMID Comparator Value Register, ETMVMIDCVR, ETMv3.5

The ETMVMIDCVR characteristics are:

Purpose	Holds a value that the current Virtual Machine ID (VMID) can be compared to.
Usage constraints	There are no usage constraints.
Configurations	This register is only available in ETMv3.5 or later. This is an optional register. Bit [26] of the ETMCCER reads as 1 if the ETMVMIDCVR is implemented. See <i>Configuration Code Extension Register, ETMCCER, ETMv3.1 and later</i> <i>on page 3-158.</i> If the Virtualization Extensions are not supported, this register is RAZ/WI.
Attributes	See the register summary in Table 3-3 on page 3-90 and <i>Reset behavior on page 3-95</i> .

Figure 3-44 shows the ETMVMIDCVR bit assignments.



Figure 3-44 ETMVMIDCVR bit assignments

Table 3-58 shows the ETMVMIDCVR bit assignments.

Table 3-58 ETMVMIDCVR bit assignments

Bits	Version ^a	Description
[31:8]	-	Reserved
[7:0]	v3.5	Virtual Machine ID

a. The first ETM architecture version that defines the field.

There is no mask for VMID comparators.

3.5.49 ETM ID Register 2, ETMIDR2, ETMv3.5

The ETMIDR2 characteristics are:

Purpose Provides an extension to the ETM ID register, ETMIDR.

Usage constraints There are no usage constraints.

Configurations This register is only available in ETMv3.5 or later.

Attributes See the register summary in Table 3-3 on page 3-90 and *Reset behavior on page 3-95*.

Figure 3-45 shows the ETMIDR2 bit assignments.



RFE transfer order ----

Figure 3-45 ETMIDR2 bit assignments

Table 3-59 shows the ETMIDR2 bit assignments.

Table 3-59 ETMIDR2 bit assignments

Bits	Version ^a	Description
[31:2]	-	Reserved.
[1]	v3.5	Identifies the order of transfers for a SWP or SWPB instruction: 0 = the Load transfer is traced before the Store transfer 1 = the Store transfer is traced before the Load transfer
[0]	v3.5	Identifies the order of transfers for the RFE instruction: 0 = the PC transfer is traced before the CPSR transfer 1 = the CPSR transfer is traced before the PC transfer

a. The first ETM architecture version that defines the field.

3.5.50 About the Operating System Save and Restore Registers, ETMv3.3 and later

From ETMv3.3, these registers are provided for saving the entire ETM state of the processor before it is powered down. *Power Down support on page 3-203* describes the use of these registers. The following sections describe these registers:

- OS Lock Access Register, ETMOSLAR, ETMv3.3 and later
- OS Lock Status Register, ETMOSLSR, ETMv3.3 and later
- OS Save and Restore Register, ETMOSSRR, ETMv3.3 and later on page 3-168.

3.5.51 OS Lock Access Register, ETMOSLAR, ETMv3.3 and later

The ETMOSLAR characteristics are:

Purpose	Locks access to the ETM trace register
rurpose	LOCKS access to the ETWI trace register

Usage constraints This is a write-only register.

Configurations This register is only available in ETMv3.3 or later.

Attributes See the register summary in Table 3-3 on page 3-90 and *Reset behavior on page 3-95*.

Figure 3-46 shows the ETMOSLAR bit assignments.

31				0
		Key value		

Figure 3-46 ETMOSLAR bit assignments

Table 3-60 shows the ETMOSLAR bit assignments.

Table 3-60 ETMOSLAR bit assignments

Bits	Version ^a	Description
[31:0]	v3.3	Write 0xC5ACCE55 to this field to lock the ETM trace registers. Write any other value to this field to unlock the ETM trace registers.

a. The first ETM architecture version that defines the field.

When the ETM trace registers are locked, any attempt to access the locked registers returns a slave-generated error response. See *Power Down support on page 3-203* for more information.

Accessing this register, to lock or unlock the ETM trace registers, also resets the internal save/restore counter. See *OS Save and Restore Register, ETMOSSRR, ETMv3.3 and later on page 3-168* for information about this counter. You must lock the ETM trace registers before you perform an OS save or restore. This prevents any changes to the trace registers during the save or restore process.

The ETMOSLAR is write-only. To find out whether the ETM trace registers are locked you read the ETMOSLSR. See *OS Lock Status Register; ETMOSLSR, ETMv3.3 and later.*

3.5.52 OS Lock Status Register, ETMOSLSR, ETMv3.3 and later

The ETMOSLSR characteristics are:

Purpose	Indicates whether ETM trace register locking is implemented.Determines whether the ETM trace registers are locked	
Usage constraints	There are no usage constraints.	
Configurations	This register is only available in ETMv3.3 or later.	

Attributes See the register summary in Table 3-3 on page 3-90, *Reset behavior on page 3-95*, and the register bit descriptions.

Figure 3-47 shows the ETMOSLSR bit assignments.



Figure 3-47 ETMOSLSR bit assignments

Table 3-61 shows the ETMOSLSR bit assignments.

Table 3-61 ETMOSLSR bit assignments

Bits	Version ^a	Description
[31:3]	-	Reserved, Read-As-Zero (RAZ).
[3]	3.5	This bit, in conjunction with bit [0], indicates the level of power down support implemented by the ETM. See Table 3-94 on page 3-204.
[2]	3.3	32-bit access required. This bit is always Reads-As-Zero, indicating that 32-bit accesses are required to operate the ETMOSLAR.
[1]	3.3	Locked bit. The possible values of this bit are: 0 ETM trace registers are not locked. 1 ETM trace registers are locked. Any access to these registers returns a slave-generated error response. In ETMv3.5: • when the OS Lock is implemented, the OS Lock is always set from an ETM reset • reads of this bit return an UNKNOWN value when the ETM is powered down, as indicated by bit [0] of the ETMPDSR. See Table 3-94 on page 3-204.
[0]	3.3	This bit, in conjunction with bit [3], indicates the level of power down support implemented by the ETM, See Table 3-94 on page 3-204.

a. The first ETM architecture version that defines the field.

If a read of the ETMOSLSR returns zero, OS Locking is not implemented.

_____ Note _____

Because Reserved ETM registers Read-As-Zero, this test can be used on ETM versions earlier than ETMv3.3.

See Power Down support on page 3-203 for more information about OS Locking.

3.5.53 OS Save and Restore Register, ETMOSSRR, ETMv3.3 and later

The ETMOSSRR characteristics are:

Purpose	Used to save or restore the complete ETM trace register state of the macrocell.
Usage constraints	There are no usage constraints.
Configurations	This register is only available in ETMv3.3 and ETMv3.4.
Attributes	See the register summary in Table 3-3 on page 3-90 and Reset behavior on page 3-95.
—— Note ——	

In ETMv3.5 this register is deprecated. All accesses to ETMOSSRR are UNPREDICTABLE or return an error.

Figure 3-48 shows the ETMOSSRR bit assignments.



‡ See field description for more information about the required first access in any OS save or restore operation

Figure 3-48 ETMOSSRR bit assignments

Table 3-62 shows the ETMOSSRR bit assignments.

Table 3-62 ETMOSSRR bit assignments

Bits	Version ^a	Description	
[31:0]	v3.3	 The first access to the register must be a read. On this access: on an OS save, this field returns the number of additional read accesses required to save the ETM trace register settings on an OS restore, this field returns an UNKNOWN value, or an IMPLEMENTATION DEFINED value. 	
		——— Note ——— On an OS restore, this read must be performed even if it returns an UNKNOWN value.	
		On subsequent accesses the field holds the ETM trace register value being saved or restored.	

a. The first ETM architecture version that defines the field.

This register works in conjunction with an internal sequence counter to enable you to save or restore the contents of the ETM trace registers. See Table 3-4 on page 3-94 for information on how the ETM registers are split into trace and management registers.

Before accessing this register, you must write the key value, 0xC5ACCE55, to the ETMOSLAR. This write resets the OS save/restore internal sequence counter. Locking the ETM trace registers in this way prevents any change to their contents during the save or restore process.

When you have locked access to the ETM trace registers you must read the ETMOSSRR. The significance of the result returned depends on whether you are performing an OS save or an OS restore:

- **OS** save The value returned is the number of additional ETMOSSRR accesses required to save or restore the ETM trace registers. After reading this value, you must:
 - save this value, for use for the OS restore
 - perform this number of reads of the ETMOSSRR, saving the returned values to save the status of the ETM trace registers.

- **OS restore** The value returned is UNKNOWN, or might be IMPLEMENTATION DEFINED. After reading this value, you must:
 - discard this value
 - use the number of accesses value saved from the OS save operation to find how many accesses are required to restore the status of the ETM trace registers
 - perform this number of writes to the ETMOSSRR, writing back the status information saved in the OS save operation.

The number of accesses required, and the order and interpretation of the save and restore data, is IMPLEMENTATION DEFINED. However, the restore sequence must observe the writable status of all bits of the registers being restored.

Behavior is UNPREDICTABLE if:

- you access the ETMOSSRR when the ETM trace registers are not locked
- after writing 0xC5ACCE55 to the ETMOSLAR, your first access to the ETMOSSRR is a write
- after your first read of the ETMOSSRR, you mix read and write accesses to the ETMOSSRR
- after your first read of the ETMOSSRR, you perform more reads or writes to the ETMOSSRR than are required to save or restore the ETM trace registers.

For more information on using the ETMOSSRR, see Power Down support on page 3-203.

3.5.54 Device Power-Down Status Register, ETMPDSR, ETMv3.3 and later

The ETMPDSR characteristics are:

Purpose	Indicates the power-down status of the ETM.	
Usage constraints	 For ETMv3.3 and ETMv3.4 there are no usage constraints. In ETMv3.5 this register can only be accessed using a memory-mapped interface or from an external debugger. Coprocessor accesses are UNPREDICTABLE. 	
Configurations	This register is only available in ETMv3.3 or later.	
Attributes	See the register summary in Table 3-3 on page 3-90 and <i>Reset behavior on page 3-95</i> .	

Figure 3-49 shows the ETMPDSR bit assignments for ETMv3.5. See Table 3-63 on page 3-170 for differences in other ETM versions.



Figure 3-49 ETMPDSR bit assignments

Table 3-63 shows the ETMPDSR bit assignments for ETMv3.5, and describes the differences in other ETM versions.

Table 3-63 ETMPDSR bit assignments

Bits	Version ^a	Description
[31:6]	-	Reserved, Read-As-Zero (RAZ).
[5]	-	Reserved, Read-As-Zero (RAZ)
	3.5	OS lock status. The value of this bit is the same as the value of bit [1] of the ETMOSLSR, which indicates whether the ETM trace registers are locked. See <i>OS Lock Status Register; ETMOSLSR, ETMv3.3 and later on page 3-166.</i> This bit is UNKNOWN when the ETM is powered down
[4.2]		Reserved Read-As-Zero (RAZ)
[7.2]		
[1]	3.3	Sticky Register state bit. The possible values of this bit are:
		• ETM Trace Registers have not been powered down since this register was last read.
		1 ETM Trace Registers have been powered down since this register was last read, and have lost their state.
		When the core power domain of the ETM is powered down or reset, this bit is set to 1.
		Reads of this register when the core power domain is powered down or held in reset return 1 for this bit, and do not change the value of this bit.
		Reads of this register when the core power domain is powered up and not held in reset return the current value of this bit, and then clear this bit to 0. If the Software Lock mechanism is locked and the ETMPDSR read is made through the memory mapped interface, this bit is not cleared.
		In ETMv3.3 and ETMv3.4, when this bit is set, accesses to any ETM Trace Registers return
		In ETMv3.5, the value of this bit has no effect on accesses to the ETM Trace Registers.
[0]	3.3	ETM powered up bit. The value of this bit indicates whether you can access the ETM Trace Registers. The possible values are:
		0 ETM Trace Registers cannot be accessed.
		1 ETM Trace Registers can be accessed.
		When this bit is set to 0, accesses to any ETM Trace Registers return an error response.

a. The first ETM architecture version that defines the field.

Table 3-64 shows the different encodings of ETMPDSR bits [1:0].

Table 3-64 ETMPDSR encodings

Bit [1] Sticky Register state	Bit [0] ETM powered up	Meaning
0	0	ETM Trace Registers are inaccessible. No state has been lost.
0	1	ETM Trace Registers are accessible.
1	0	ETM Trace Registers are powered down, inaccessible, and their state has been lost.
1	1	ETM Trace Registers are powered up. However, their state has been lost because of a power down.

If the ETM only occupies a single power domain, this register might always read as 0x00000001, indicating that the ETM is powered up and accessible. In this case, if the ETM is not powered up:

- no ETM registers are accessible
- the ETMPDSR does not indicate whether the ETM state has been lost.

3.5.55 Power Down Control Register, ETMPDCR, ETMv3.5

The ETMPDCR register characteristics are:

Purpose	Controls whether power is provided to the ETM trace registers.
Usage constraints	This register can only be accessed using a memory-mapped interface or from an external debugger. Coprocessor accesses are UNPREDICTABLE.
Configurations	This register is only available in ETMv3.5 or later.
Attributes	See the register summary in Table 3-3 on page 3-90,

Figure 3-50 shows the ETMPDCR register bit assignments.



Figure 3-50 ETMPDCR register bit assignments

Table 3-65 shows the ETMPDCR register bit assignments.

Table 3-65 ETMPDCR register bit assignments

Bits	Version ^a	Description	
[31:4]	-	Reserved.	
[3]	v3.5	Power up cont 0 1	rol. The possible values of this bit are: Power is not provided to the ETM trace registers. Power is provided to the ETM trace registers.
[2:0]	-	Reserved	

a. The first ETM architecture version that defines the field.

3.5.56 Integration Mode Control Register, ETMITCTRL, ETMv3.2 and later

The ETMITCTRL register characteristics are:

Purpose	Enables topology detection or integration testing.
Usage constraints	There are no usage constraints.
Configurations	 This register is only available in ETMv3.2 or later. In ETMv3.5 it is IMPLEMENTATION DEFINED whether this register is present.
Attributes	See the register summary in Table 3-3 on page 3-90, the register bit descriptions, and <i>Reset behavior on page 3-95</i> .

Figure 3-51 on page 3-172 shows the ETMITCTRL register bit assignments.



Enable integration mode-

Figure 3-51 ETMITCTRL register bit assignments

Table 3-66 shows the ETMITCTRL register bit assignments.

Table 3-66 ETMITCTRL register bit assignments

Bits	Version ^a	Description
[31:1]	-	Reserved.
[0]	v3.2	When this bit is set to 1, the device enters an integration mode to enable Topology Detection or Integration Testing to be checked. On an ETM reset this bit is cleared to 0.

a. The first ETM architecture version that defines the field.

Coprocessor accesses to this register are UNPREDICTABLE. For other accesses, the response is IMPLEMENTATION DEFINED if:

- the ETM is powered down
- the OS Lock is set.

3.5.57 About the claim tag registers, ETMv3.2 and later

Software can use the claim tag to coordinate application and debugger access to ETM functionality.

—— Note ——

In ETMv3.5, these registers are classified as Trace registers. See *ETM Trace and ETM Management registers, from ETMv3.3 on page 3-94*.

The following sections describe the two claim tag registers:

- Claim Tag Set Register, ETMCLAIMSET
- Claim Tag Clear Register, ETMCLAIMCLR.

3.5.58 Claim Tag Set Register, ETMCLAIMSET

The ETMCLAIMSET register characteristics are:

Purpose	Used to	
	set bits in the claim tagfind the number of bits supported by the claim tag.	
Usage constraints	There are no usage constraints.	
Configurations	This register is only available in ETMv3.2 or later.	
Attributes	See the register summary in Table 3-3 on page 3-90 and <i>Reset behavior on page 3-95</i> .	

Figure 3-52 shows the ETMCLAIMSET register bit assignments.



Figure 3-52 ETMCLAIMSET register bit assignments

Table 3-67 shows the ETMCLAIMSET register bit assignments.

Table 3-67 ETMCLAIMSET register bit assignments

Bits	Version ^a	Description
[31:8]	-	Reserved.
[7:0]	v3.2	On reads, returns 0xFF. On writes, a 1 in a bit position causes the corresponding bit in the claim tag value to be set.

a. The first ETM architecture version that defines the field.

3.5.59 Claim Tag Clear Register, ETMCLAIMCLR

The ETMCLAIMCLR register characteristics are:

Purpose

- clear bits in the claim tag to 0
- find the current value of the claim tag.

Usage constraints There are no usage constraints.

Used to:

Configurations This register is only available in ETMv3.2 or later.

Attributes See the register summary in Table 3-3 on page 3-90 and *Reset behavior on page 3-95*.

Figure 3-53 shows the ETMCLAIMCLR register bit assignments.



Figure 3-53 ETMCLAIMCLR register bit assignments

Table 3-68 shows the ETMCLAIMCLR register bit assignments.

Table 3-68 ETMCLAIMCLR register bit assignments

Bits	Version ^a	Description
[31:8]	-	Reserved.
[7:0]	v3.2	On reads, returns the current claim tag value. On writes, a 1 in a bit position causes the corresponding bit in the claim tag value to be cleared to 0. On an ETM reset this field is cleared to 0x00.

a. The first ETM architecture version that defines the field.

3.5.60 About the lock registers, ETMv3.2 and later

From ETM architecture version 3.2, the lock registers control memory-mapped software access to all other registers, including the ETMCR. If you lock the ETM using this feature, it ignores memory-mapped software writes. Direct JTAG accesses, coprocessor accesses, memory-mapped debugger accesses, and all reads are unaffected.

- Note

- Any implementation of the ETM architecture that implements memory mapped access to ETM registers must implement the lock access mechanism.
- When the lock access mechanism is implemented, an ETM reset locks the ETM.

This feature can be used to prevent accidental modification of the ETM registers by software being debugged. For example, software that accidentally initializes unwanted areas of memory might disable the ETM, making it impossible to trace such software. To prevent this, on-chip software that accesses the ETM must access the ETM registers as follows:

- Unlock the ETM by writing 0xC5ACCE55 to the ETMLAR. 1.
- 2. Access the other ETM registers.
- 3. Lock the ETM by writing any other value, for example 0x0, to the ETMLAR.

The following sections describe the lock registers:

- Lock Access Register, ETMLAR, ETMv3.2 and later •
- Lock Status Register, ETMLSR, ETMv3.2 and later on page 3-176. .

3.5.61 Lock Access Register, ETMLAR, ETMv3.2 and later

The ETMLAR characteristics are:

Purpose	Locks and unlocks access to all other ETM registers.
Usage constraints	Writes to this register from an interface that ignores the lock registers are ignored. In ETMv3.5 coprocessor accesses to ETMLAR are UNPREDICTABLE.
Configurations	This register is only available in ETMv3.2 or later.
Attributes	See the register summary in Table 3-3 on page 3-90 and <i>Reset behavior on page 3-95</i> .
Figure 3-54 shows the	ETMLAR hit assignments

Figure 3-54 shows the ETMLAR bit assignments.

31				0
		Key value		

Figure 3-54 ETMLAR bit assignments

Table 3-69 shows the ETMLAR bit assignments.

Table 3-69 ETMLAR bit assignments

Bits	Version ^a	Description
[31:0]	v3.2	Write 0xC5ACCE55 to this field to unlock the ETM.
		Write any other value to this field to lock the ETM.

a. The first ETM architecture version that defines the field.

3.5.62 Lock Status Register, ETMLSR, ETMv3.2 and later

The ETMLSR characteristics are:

Purpose	 Software reading the ETMLSR from any interface can check bit [0] to find out whether the lock registers are implemented for that interface. Software reading the ETMLSR from an interface for which lock registers are implemented can check bit [1] to find out whether the registers are currently locked.
Usage constraints	In ETMv3.5 coprocessor accesses to ETMLSR are UNPREDICTABLE.
Configurations This register is only available in ETMv3.2 or later.	
Attributes	See the register summary in Table 3-3 on page 3-90 and Reset behavior on page 3-95.

Figure 3-55 shows the ETMLSR bit assignments.



Figure 3-55 ETMLSR bit assignments

Table 3-70 shows the ETMLSR bit assignments.

Table 3-70 ETMLSR bit assignments

Bits	Version ^a	Description		
[31:3]	-	Reserved.		
[2]	v3.2	Reads as b0. Indicates that the ETMLAR is 32 bits.		
[1]	v3.2	Indicates whether the ETM is locked. The possible values of this bit are: 0 Writes are permitted. 1 ETM locked. Writes are ignored. If this register is accessed from an interface where the lock registers are ignored, this field reads as 0 regardless of whether the ETM is locked.		
[0]	v3.2	Indicates whether the lock registers are implemented for this interface. The possible values of this bit are:0This access is from an interface that ignores the lock registers.1This access is from an interface that requires the ETM to be unlocked.		

a. The first ETM architecture version that defines the field.

3.5.63 Authentication Status Register, ETMAUTHSTATUS, ETMv3.2 and later

The ETMAUTHSTATUS register characteristics are:

Purpose	Reports the level of tracing currently permitted by the authentication signals provided to the ETM.		
Usage constraints	There are no usage constraints.		
Configurations	This register is only available in ETMv3.2 or later.		

Attributes See the register summary in Table 3-3 on page 3-90 and *Reset behavior on page 3-95*.

Figure 3-56 shows the ETMAUTHSTATUS register bit assignments.



‡ It is Implementation-defined whether an ETM implements this field

† This field is only implemented when the processor supports TrustZone security extensions

Figure 3-56 ETMAUTHSTATUS register bit assignments

Table 3-71 shows the ETMAUTHSTATUS register bit assignments.

Table 3-71 ETMAUTHSTATUS register bit assignments

Bits	Version ^a	Description		
[31:8]	-	Reserved, RAZ.		
[7:6] ^b	v3.2	Permission for Secure non-invasive debug. See <i>Implementation of the Secure non-invasive debug field</i> for more information.		
[5:4]	v3.2	Reads as b00, Secure invasive debug not supported by the ETM.		
[3:2]	v3.2	Permission for Non-secure non-invasive debug. This field is only implemented if the processor implemented with the ETM implements the Security Extensions. When this field is implemented the possible values of the field are: b10 Non-secure non-invasive debug disabled. b11 Non-secure non-invasive debug enabled. This field is a logical OR of the NIDEN and DBGEN signals. It takes the value b11 when the OR is TRUE, and b10 when the OR is FALSE. If the processor does not support the Security Extensions, bits [3:2] are reserved, RAZ.		
[1:0]	v3.2	Reads as b00, Non-secure invasive debug not supported by the ETM.		

a. The first ETM architecture version that defines the field.

b. It is IMPLEMENTATION DEFINED whether an ETM implements the Secure non-invasive debug field. If the field is not implemented then bits [7:6] are Reserved, RAZ.

Implementation of the Secure non-invasive debug field

It is IMPLEMENTATION DEFINED whether an ETM implements the Secure non-invasive debug field. If this field is implemented, its behavior depends on whether the processor implemented with the ETM supports the Security Extensions. If the processor does support the Security Extensions, then the behavior depends on which of the following applies:

- the processor controls what trace is prohibited
- the ETM controls what trace is prohibited.

Table 3-72 shows this behavior.

Security Extensions? ^a	Secure tracing	Behavior of Secure non-invasive debug field, bits [7:6]		
No	See ^b	The processor is assumed to operate in a Secure state. The possible values of the field are:		
		b10 Secure non-invasive debug disabled,		
		b11	Secure non-invasive debug enabled.	
		The value of this field is a logical OR of the NIDEN and DI takes the value b11 when the OR is TRUE, and b10 when the		
Yes	Not controlled by ETM	The field reads as b00, indicating that the ETM does not control when trace is prohibited.		
Yes	Controlled by	by The possible values of the field are:		
	ETM	b10	Secure non-invasive debug disabled,	
		b11	Secure non-invasive debug enabled.	
		The value of this field is a logical result of:		
		(SPNIDEN O	R SPIDEN) AND (NIDEN OR DBGEN)	
		It takes the value b11 when the logical result is TRUE, and b10 when it is FALSE. Figure 3-57 shows the logic used to obtain the value of this field.		

Table 3-72 Implementation of the Secure non-invasive debug field

a. Does the processor include the Security Extensions?

b. Not applicable when the processor does not support the Security Extensions.



Figure 3-57 Secure non-invasive debug enable logic when controlled by the ETM

3.5.64 CoreSight Device Configuration Register, ETMDEVID, ETMv3.2 and later

The ETMDEVID register characteristics are:

Purpose	Returns an IMPLEMENTATION DEFINED CoreSight component capabilities field.	
Usage constraints	There are no usage constraints.	
ConfigurationsThis register is only available in ETMv3.2 or later.The width of the data field in the register is IMPLEMENTATION DEFINED.		
Attributes	See the register summary in Table 3-3 on page 3-90 and Reset behavior on page 3-95.	

Figure 3-58 shows the ETMDEVID register bit assignments.



Component capabilities

Figure 3-58 ETMDEVID register bit assignments

Table 3-73 shows the ETMDEVID register bit assignments.

Table 3-73 ETMDEVID register bit assignments

Version ^a	Description
-	Reserved. Read-as-zero.
v3.2 and later	Component capabilities. Bit assignments in this field are IMPLEMENTATION DEFINED.
	v3.2 and later

a. The first ETM architecture version that defines the field.

b. The value of n is IMPLEMENTATION DEFINED.

A Device Configuration Register is a required register in any CoreSight component. The data field in this register indicates the capabilities of the component. The width of the data field, and the meaning of the bits in the data field, are IMPLEMENTATION DEFINED. All unused bits must Read-As-Zero.

If a component is configurable, ARM recommends that this register is used to indicate any changes to the standard configuration.

3.5.65 CoreSight Device Type Register, ETMDEVTYPE, ETMv3.2 and later

The ETMDEVTYPE register characteristics are:

Purpose	Returns the CoreSight device type of the ETM macrocell.	
Usage constraints	In ETMv3.5 coprocessor accesses to ETMDEVTYPE are UNPREDICTABLE.	
Configurations	This register is only available in ETMv3.2 or later.	
Attributes	See the register summary in Table 3-3 on page 3-90 and Reset behavior on page 3-95	
Figure 3-59 on page 3	-180 shows the ETMDEVTYPE register bit assignments.	



Figure 3-59 ETMDEVTYPE register bit assignments

Table 3-74 shows the ETMDEVTYPE register bit assignments.

Table 3-74 ETMDEVTYPE register bit assignments

Bits	Defined in ETM architecture versions	Description
[31:8]	-	Reserved
[7:4]	v3.2 and later	0x1 Sub type, processor trace
[3:0]	v3.2 and later	0x3 Main type, trace source
3.5.66 About the CoreSight Peripheral Identification Registers, ETMv3.2 and later

The Peripheral Identification Registers provide standard information required by all CoreSight components. They are a set of eight registers, shown in register number order in Table 3-75:

Register	Description	Number	Offset ^a
Peripheral ID4	Peripheral ID4 Register, ETMPIDR4 on page 3-187	0x3F4	0xFD0
Peripheral ID5		0x3F5	0xFD4
Peripheral ID6	Peripheral ID5 to Peripheral ID7 Registers, ETMPIDR5 to ETMPIDR7 on page 3-188	0x3F6	0xFD8
Peripheral ID7		0x3F7	0xFDC
Peripheral ID0	Peripheral ID0 Register, ETMPIDR0 on page 3-183	0x3F8	0xFE0
Peripheral ID1	Peripheral ID1 Register, ETMPIDR1 on page 3-184	0x3F9	0xFE4
Peripheral ID2	Peripheral ID2 Register, ETMPIDR2 on page 3-185	0x3FA	0xFE8
Peripheral ID3	Peripheral ID3 Register, ETMPIDR3 on page 3-186	0x3FB	0xFEC

Table 3-75 Summary of the Peripheral Identification Registers

a. Used when registers are accessed in a memory-mapped scheme. The register offset is always (4 x (Register number)).

Only bits [7:0] of each Peripheral ID Register are used, with bits [31:8] reserved. Together, the eight Peripheral ID Registers define a single 64-bit Peripheral ID, as Figure 3-60 shows.

				Actual Peripheral	ID register fields			
\sim	ID7 register	ID6 register	ID5 register	ID4 register	ID3 register	ID2 register	ID1 register	ID0 register
7	0	7 0	7 0	7 0	7 0	7 0	7 0	7 0
6	3 56	55 48	47 40	39 32	31 24	23 16	15 8	7 0
ι								j

Conceptual 64-bit Peripheral ID

Figure 3-60 Mapping between the Peripheral ID Registers and the Peripheral ID value

Figure 3-61 shows the standard Peripheral ID fields in the single conceptual Peripheral ID.



Figure 3-61 Peripheral ID fields

Table 3-76 shows the standard Peripheral ID fields, and shows where this information is held in the Peripheral ID Registers.

Name	Size	Description	See Register
4KB Count	4 bits	Log ₂ of the number of 4KB blocks occupied by the device. ETM implementations occupy a single 4KB block, so this field is always 0x0.	Peripheral ID4
JEP 106 code	4+7 bits	Identifies the designer of the device. This consists of a 4-bit continuation code and a 7-bit identity code. In all current ETMs the continuation code is 0x4 and the identity code is 0x3B, indicating ARM.	Peripheral ID1, Peripheral ID2, Peripheral ID4
Part Number	12 bits	Part number for the device.	Peripheral ID0, Peripheral ID1
Revision	4 bits	Revision of the peripheral. See Implementation revision on page 3-157.	Peripheral ID2
RevAnd	4 bits	Indicates a late modification to the device, usually as a result of an Engineering Change Order. This field is 0x0 in all current implementations.	Peripheral ID3
Customer modified	4 bits	Indicates an endorsed modification to the device.	Peripheral ID3

Table 3-76 Register fields for the Peripheral Identification Registers

For more information about these fields, see the CoreSight Architecture Specification.

The following sections describe the fields present in each register. Registers are described in register name order, ID0 to ID7. Table 3-75 on page 3-181 shows the register numbers and offset addresses of these registers, that do not run in register name order.

— Note ——

In ETMv3.5 coprocessor accesses to these registers are UNPREDICTABLE.

3.5.67 Peripheral ID0 Register, ETMPIDR0

The ETMPIDR0 characteristics are:

Purpose	Holds peripheral identification information.			
Usage constraints	Only bits [7:0] of this register are valid. They must be used with bits [7:0] of the other Peripheral ID registers to obtain the CoreSight Peripheral ID for the ETM macrocell.			
Configurations	This register is only available in ETMv3.2 or later.			
Attributes	See the register summary in Table 3-3 on page 3-90 and <i>Reset behavior on page 3-95</i> .			
Eigene 2 (2 shows the ETMDIDDO hit essingue ente				

Figure 3-62 shows the ETMPIDR0 bit assignments.

31				8 7		0
		Reserved		F	art Number[7:0]

Figure 3-62 ETMPIDR0 bit assignments

Table 3-77 shows the ETMPIDR0 bit assignments.

Table 3-77 ETMPIDR0 bit assignments

Bits	Defined in ETM architecture versions	Description ^a
[31:8]	-	Reserved
[7:0]	v3.2 and later	Part Number[7:0]

3.5.68 Peripheral ID1 Register, ETMPIDR1

The ETMPIDR1 characteristics are:

Purpose	Holds peripheral identification information.				
Usage constraints	Only bits [7:0] of this register are valid. They must be used with bits [7:0] of the other Peripheral ID registers to obtain the CoreSight Peripheral ID for the ETM macrocell.				
Configurations	onfigurations This register is only available in ETMv3.2 or later.				
Attributes See the register summary in Table 3-3 on page 3-90 and <i>Reset behavior on page 3-95</i> .					
Figure 3-63 shows the ETMPIDR1 bit assignments.					

31					8	7	4	3	0
		Reserved							
			JEP106	Identity Cod Part number	le[3:0]- [11:8]-		Y⁄	<u> </u>	

Figure 3-63 ETMPIDR1 bit assignments

Table 3-78 shows the ETMPIDR1 bit assignments.

Table 3-78 ETMPIDR1 bit assignments

[31:8] - Reserved [7:4] v3.2 and later JEP106 Identity Code[3:0]	Bits	Defined in ETM architecture versions	Description ^a
[7:4] v3.2 and later JEP106 Identity Code[3:0]	[31:8]	-	Reserved
	[7:4]	v3.2 and later	JEP106 Identity Code[3:0]
[3:0] v3.2 and later Part Number[11:8]	[3:0]	v3.2 and later	Part Number[11:8]

3.5.69 Peripheral ID2 Register, ETMPIDR2

The ETMPIDR2 characteristics are:

Purpose	Holds peripheral identification information.
Usage constraints	Only bits [7:0] of this register are valid. They must be used with bits [7:0] of the other Peripheral ID registers to obtain the CoreSight Peripheral ID for the ETM macrocell.
Configurations	This register is only available in ETMv3.2 or later.
Attributes	See the register summary in Table 3-3 on page 3-90 and Reset behavior on page 3-95.

Figure 3-64 shows the ETMPIDR2 bit assignments.

31					8	7 4	3	2	0
		Reserved				Revision	1		
			JEP106	Alwa Identity Code	ays 1— e[6:4]—			<u> </u>	

Figure 3-64 ETMPIDR2 bit assignments

Table 3-79 shows the ETMPIDR2 bit assignments.

Table 3-79 ETMPIDR2 bit assignments

Bits	Defined in ETM architecture versions	Description ^a
[31:8]	-	Reserved
[7:4]	v3.2 and later	Revision
[3]	v3.2 and later	Always 1
[2:0]	v3.2 and later	JEP106 Identity Code[6:4]

3.5.70 Peripheral ID3 Register, ETMPIDR3

The ETMPIDR3 characteristics are:

Purpose	Holds peripheral identification information.		
Usage constraints	Only bits [7:0] of this register are valid. They must be used with bits [7:0] of the other Peripheral ID registers to obtain the CoreSight Peripheral ID for the ETM macrocell.		
Configurations	This register is only available in ETMv3.2 or later.		
Attributes See the register summary in Table 3-3 on page 3-90 and <i>Reset behavior on page 3-</i>			
Figure 3-65 shows the	ETMPIDR3 bit assignments.		



Figure 3-65 ETMPIDR3 bit assignments

Table 3-80 shows the ETMPIDR3 bit assignments.

Table 3-80 ETMPIDR3 bit assignments

Bits	Defined in ETM architecture versions	Description ^a
[31:8]	-	Reserved
[7:4]	v3.2 and later	RevAnd
[3:0]	v3.2 and later	Customer Modified

3.5.71 Peripheral ID4 Register, ETMPIDR4

The ETMPIDR4 characteristics are:

Purpose	This register holds peripheral identification information.		
Usage constraints	Only bits [7:0] of this register are valid. They must be used with bits [7:0] of the other Peripheral ID registers to obtain the CoreSight Peripheral ID for the ETM macrocell.		
Configurations	This register is only available in ETMv3.2 or later.		
Attributes	See the register summary in Table 3-3 on page 3-90 and <i>Reset behavior on page 3-95</i> .		

Figure 3-66 shows the ETMPIDR4 bit assignments.



Figure 3-66 ETMPIDR4 bit assignments

Table 3-81 shows the ETMPIDR4 bit assignments.

Table 3-81 ETMPIDR4 bit assignments

Bits	Defined in ETM architecture versions	Description ^a
[31:8]	-	Reserved
[7:4]	v3.2 and later	4KB count
[3:0]	v3.2 and later	JEP106 Continuation Code

3.5.72 Peripheral ID5 to Peripheral ID7 Registers, ETMPIDR5 to ETMPIDR7

The characteristics for ETMPIDR5 to ETMPIDR7 are:

Purpose	Reserved for future expansion of the CoreSight peripheral identification information.
Usage constraints	These registers are unused.
Configurations	From ETMv3.2 these registers are defined as reserved registers.
Attributes	See the register summary in Table 3-3 on page 3-90 and <i>Reset behavior on page 3-95</i> .

Figure 3-67 shows the ETMPIDR5 to ETMPIDR7 bit assignments.

31				8 7		0
		Reserved			Reserved for future use	

Figure 3-67 ETMPIDR5 to ETMPIDR7 bit assignments

Table 3-82 shows the ETMPIDR5 to ETMPIDR7 bit assignments.

Table 3-82 ETMPIDR5 to ETMPIDR7 bit assignments

Bits	Defined in ETM architecture versions	Description
[31:8]	-	Reserved
[7:0]	v3.2 and later	Reserved

3.5.73 About the CoreSight component identification registers, ETMv3.2 and later

From ETMv3.2, an ETM includes four read-only CoreSight component identification registers, ComponentID3 to ComponentID0. Table 3-83 shows these registers:

Description	Number	Offset ^a
Component ID0 Register, ETMCIDR0 on page 3-190	0x3FC	0xFF0
Component ID1 Register, ETMCIDR1 on page 3-191	0x3FD	0xFF4
Component ID2 Register, ETMCIDR2 on page 3-192	0x3FE	0xFF8
Component ID3 Register, ETMCIDR3 on page 3-193	0x3FF	0xFFC
	DescriptionComponent ID0 Register, ETMCIDR0 on page 3-190Component ID1 Register, ETMCIDR1 on page 3-191Component ID2 Register, ETMCIDR2 on page 3-192Component ID3 Register, ETMCIDR3 on page 3-193	DescriptionNumberComponent ID0 Register, ETMCIDR0 on page 3-1900x3FCComponent ID1 Register, ETMCIDR1 on page 3-1910x3FDComponent ID2 Register, ETMCIDR2 on page 3-1920x3FEComponent ID3 Register, ETMCIDR3 on page 3-1930x3FF

Table 3-83 Summary of the CoreSight component Identification registers

a. Used when registers are accessed in a memory-mapped scheme. The register offset is always (4 x (Register number)).

The component identification registers identify the ETM as a CoreSight component. For more information, see the *CoreSight Architecture Specification*.

Only bits [7:0] of each register are used. Figure 3-68 shows the concept of a single 32-bit component ID, obtained from the four component identification registers.



Figure 3-68 Mapping between the Component ID registers and the Component ID value

— Note —

In ETMv3.5 coprocessor accesses to these registers are UNPREDICTABLE.

3.5.74 Component ID0 Register, ETMCIDR0

The ETMCIDR0 characteristics are:

Purpose	Holds byte 0 of the CoreSight preamble information.			
Usage constraints	Only bits [7:0] of this register are valid. They must be used with bits [7:0] of the other Component ID registers to obtain the CoreSight Component ID for the ETM macrocell.			
Configurations	This register is only available in ETMv3.2 or later.			
Attributes	See the register summary in Table 3-3 on page 3-90 and Reset behavior on page 3-95.			
Figure 3-69 shows the FTMCIDR0 bit assignments				

Figure 3-69 shows the ETMCIDR0 bit assignments.

31				8	7							0
		Reserved			0	0	0	0	1	1	0	1
								_	_			

Reserved

Figure 3-69 ETMCIDR0 bit assignments

Table 3-84 shows the ETMCIDR0 bit assignments.

Table 3-84 ETMCIDR0 bit assignments

Bits	Defined in ETM architecture versions	Value	Description			
[31:8]	-	-	Reserved			
[7:0]	v3.2 and later	0x0D	Reserved			

3.5.75 Component ID1 Register, ETMCIDR1

The ETMCIDR1 characteristics are

Purpose	Holds byte 1 of the CoreSight preamble information.
Usage constraints	Only bits [7:0] of this register are valid. They must be used with bits [7:0] of the other Component ID registers to obtain the CoreSight Component ID for the ETM macrocell.
Configurations	This register is only available in ETMv3.2 or later.
Attributes	See the register summary in Table 3-3 on page 3-90 and <i>Reset behavior on page 3-95</i> .

Figure 3-70 shows the ETMCIDR1 bit assignments.

31				8	7						0
		Reserved			1	0	0	1 0	0	0	0
											_

Reserved

Figure 3-70 ETMCIDR1 bit assignments

Table 3-85 shows the ETMCIDR1 bit assignments.

Table 3-85 ETMCIDR1 bit assignments

Bits	Defined in ETM architecture versions	Value	Description
[7:0]	v3.2 and later	0x90	Reserved

3.5.76 Component ID2 Register, ETMCIDR2

The ETMCIDR2 characteristics are:

Purpose	Holds byte 2 of the CoreSight preamble information.			
Usage constraints Only bits [7:0] of this register are valid. They must be used with bits [7:0] of the oth Component ID registers to obtain the CoreSight Component ID for the ETM macroo				
Configurations This register is only available in ETMv3.2 or later.				
Attributes See the register summary in Table 3-3 on page 3-90 and <i>Reset behavior on page 3-95</i> .				
Figure 3-71 shows the ETMCIDR2 bit assignments.				

31				8	7					0
		Reserved			0 0	0	0 0	1	0	1
				Ĺ						

Reserved

Figure 3-71 ETMCIDR2 bit assignments

Table 3-86 shows the ETMCIDR2 bit assignments.

Table 3-86 ETMCIDR2 bit assignments

Bits	Defined in ETM architecture versions	Value	Description
[31:8]	-	-	Reserved
[7:0]	v3.2 and later	0x05	Reserved

3.5.77 Component ID3 Register, ETMCIDR3

The ETMCIDR3 characteristics are:

Purpose	Holds byte 3 of the CoreSight preamble information.
Usage constraints	Only bits [7:0] of this register are valid. They must be used with bits [7:0] of the other Component ID registers to obtain the CoreSight Component ID for the ETM macrocell.
Configurations	This register is only available in ETMv3.2 or later.
Attributes	See the register summary in Table 3-3 on page 3-90 and <i>Reset behavior on page 3-95</i> .

Figure 3-72 shows the ETMCIDR3 bit assignments.



Reserved

Figure 3-72 ETMCIDR3 bit assignments

Table 3-87 shows the ETMCIDR3 bit assignments.

Table 3-87 ETMCIDR3 bit assignments

Bits	Defined in ETM architecture versions	Value	Description
[31:8]	-	-	Reserved
[7:0]	v3.2 and later	0xB1	Reserved

3.6 Using ETM event resources

This section explains how to use ETM event resources. It describes:

- Resource identification
- Boolean combinations for defining events on page 3-196
- Examples of event and resource programming on page 3-198.

3.6.1 Resource identification

A resource identifier is seven bits:

- three bits for the resource type
- four bits for the index.

Resource encoding

The resource encoding is given in Table 3-88.

Table 3-88 Resource encodings

Bits	Defined in ETM architecture versions	Description
[6:4]	v1.0	Resource type
[3:0]	v1.0	Resource index

Table 3-89 defines the available resource types and shows the bit encodings used to identify them.

Table 3-89 Resource identification encoding

Resource type (bits [6:4])	Index range (bits [3:0])	Description of resource type
b000	0-15	Single address comparator 1-16.
b001	0-7	Address range comparator 1-8. Represents the range between two single address comparators.
b001	8-11	Instrumentation resource 1-4. Software-controlled resources. See <i>Instrumentation resources</i> , <i>from ETMv3.3</i> <i>on page 2-69</i> . Only available in ETMv3.3 and later.
b010	0-7	 EmbeddedICE module watchpoint comparators 1-8. It is IMPLEMENTATION DEFINED whether an ETM supports EmbeddedICE watchpoint comparators. If it does: In ETMv3.3 and earlier, two watchpoint comparators are implemented, using index values 0 and 1. In ETMv3.4 and later, the number of watchpoint comparators is specified in the ETMCCER. The maximum number is eight, and the comparators use index values from 0 up to a maximum of 7.
b011	0-15	Memory map decodes 1-16.
b100	0-3	Counter 1-4 at zero.

Resource type (bits [6:4])	Index range (bits [3:0])	Description of resource type
b101	0-2	Sequencer in states 1-3.
	3-7	Reserved.
	8-10	Context ID comparator 1-3, ETMv2.0 and later.
	11	VMID comparator, ETMv3.5
	12-14	Reserved.
	15	Trace start/stop resource, ETMv2.0 and later.
b110	0-3	External inputs 1-4.
	4-7	Reserved.
	8-11	Extended external input selectors 1-4, ETMv3.1 and later.
	12	Reserved.
	13	Processor is in Non-secure state.
	14	Trace prohibited by processor.
	15	Hard-wired input, always true.
b111	-	Reserved.

Table 3-89 Resource identification encoding (continued)

—— Note —

• Valid range encodings between 0 and 15 refer to resource IDs 1-16.

• When a particular resource is active, this means that its output is a logical 1.

In ETMv3.5, if an invalid resource is programmed, such as one that is architecturally Reserved or a resource that is not supported by the specific implementation, the read value returned is UNKNOWN and the behavior of the event is UNPREDICTABLE.

3.6.2 Boolean combinations for defining events

ETM event logic on page 2-33 introduced the ETM concept of an *event* as a logical combination of two event resources, used to control the basic transitions in the ETM. This section summarizes where you require event descriptions to program the ETM registers, and then describes how you define an ETM event.

Where events are used

The following sections use event definitions, as described in *Defining events*:

- Trigger Event Register, ETMTRIGGER on page 3-111
- TraceEnable Event Register, ETMTEEVR on page 3-118
- ViewData Event Register, ETMVDEVR on page 3-123
- Counter Enable Registers, ETMCNTENRn on page 3-139
- Counter Reload Event Registers, ETMCNTRLDEVRn on page 3-141
- Sequencer State Transition Event Registers, ETMSQabEVR on page 3-144
- External Output Event Registers, ETMEXTOUTEVRn on page 3-146.

Defining events

If A is defined as the first resource match and B as the second match, an event is defined as a function of A and B. The functions and their bit encodings are listed in Table 3-90.

Encoding	Function
b000	А
b001	NOT(A)
b010	A AND B
b011	NOT(A) AND B
b100	NOT(A) AND NOT(B)
b101	A OR B
b110	NOT(A) OR B
b111	NOT(A) OR NOT(B)

Table 3-90 Boolean function encoding for events

A and B are identified with two 7-bit fields. See *Resource identification on page 3-194* for the exact resource encoding.

An event is encoded in three fields using 17 bits in total, as Table 3-91 shows. Two fields encode the two event resources, see Table 3-89 on page 3-194 and Table 3-88 on page 3-194. The third field specifies the Boolean operation to be applied to them, see Table 3-90.

Table 3-91 Event encoding

Bit	Description
[16:14]	Boolean function
[13:7]	Resource B
[6:0]	Resource A

Figure 3-73 on page 3-197 shows event and resource encoding.



Figure 3-73 Event and resource encoding

_____Note _____

To permanently enable or disable an event, you must specify:

- Resource A as the hard-wired input (type b110, index 15)
- the boolean function as either A (enable) or Not (A) (disable).

3.6.3 Examples of event and resource programming

Example 3-1 shows how to encode an event to occur when in address range 3 and when counter 2 reaches zero.

Example 3-1 Encoding an event based on a combination of resources

16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0	1	0	1	0	0	0	0	0	1
Bo fu s	Boolean function select			Туре	Res	ouro	Inc ce B	lex			Гуре	Res	ouro	Inc ce A	lex	

- bits [16:14] select the Boolean A AND B function, b010
- Resource B is defined as an address range comparator, b001, for range 3, b0010
- Resource A is counter, b100, number 2, b0001.

Example 3-2 shows how to encode an event to occur when sequencer state 3 is reached.

Example 3-2 Encoding an event based on a single resource

	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	0
	Bo	olea	an	-	Туре	;		Inc	lex		-	Гуре	;		Inc	lex	
function select						Res	ouro	ce B					Res	ouro	ce A		

• bits [16:14] select the Boolean A function, b000

• Resource A is defined as sequencer, b101, state 3, b0010.

The event is active when the Boolean expression is TRUE.

Because the selected Boolean function does not use Resource B, the value of the Resource B register field is ignored.

3.7 Example ViewData and TraceEnable configurations

The registers used to program **ViewData**, **TraceEnable**, and **FIFOFULL** operate like bit masks that enable individual resources to be activated. Each bit determines whether the function is sensitive to the applicable resource. This section contains two configuration examples:

- An example ViewData configuration.
- An example TraceEnable configuration on page 3-200.

3.7.1 An example ViewData configuration

Suppose that you want to configure ViewData to be asserted only when the following conditions apply:

- the sequencer is in state 3
- the address is in address range 1.

Suppose also that you want to ensure that **ViewData** is not asserted when the address is equal to the values set in address comparators 3 or 4.

Figure 3-74 shows the simplified diagram of the required ViewData configuration.



Figure 3-74 Example ViewData configuration

To configure this, proceed as follows:

1. Program ETMVDEVR as Figure 3-75 shows.



Figure 3-75 ETMVDEVR example

ETMVDEVR encodes the **ViewData** enable event to be active when the sequencer (bits [6:4] = b101) is in state 3.

2. Program ETMVDCR1 as Figure 3-76 shows.

	31															16	15															0
	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Į	、 、																Ĺ															

Single address comparators for exclude control

Single address comparators for include control

Figure 3-76 ETMVDCR1 example

ETMVDCR1 encodes the address comparators that are included and excluded. In this case the encoding shows no include resources. Address comparators 3 and 4 (bits [18:19]) are excluded.

3. Program ETMVDCR3 as Figure 3-77 on page 3-200 shows.



Figure 3-77 ETMVDCR3 example

ETMVDCR3 encodes the address ranges that are included and excluded, along with the exclude only control. In this case the exclude only bit, bit [16], must be cleared to 0. Bit [0] is set to 1 to show that address range 1 is included.

ETMVDCR2 encodes the memory map decodes that are included and excluded. There are no MMDs in this example, so you must program this register to zero.

Assume that the following settings have been made for the appropriate resources:

- address range 1 set to 0x8000-0x8100
- address comparator 3 set to 0x8074
- address comparator 4 set to 0x8090.

The result is that the **ViewData** event is activated over addresses 0x8000-0x8100, but not 0x8074 or 0x8090, whenever sequencer state 2 is active. Figure 3-78 shows this.



Figure 3-78 Example ViewData composite range

3.7.2 An example TraceEnable configuration

This example is applicable to ETMv1.2 or later.

Suppose that you want to configure the activation of **TraceEnable** to turn tracing on when function X is called, and off when it ends. At the same time, you want to ensure that calls to the C library, and code at a fixed address range, for example, calls to a subfunction, must not be traced.



The simplified diagram of the TraceEnable configuration required is shown in Figure 3-79.

Figure 3-79 Example TraceEnable configuration

The contents of the range and comparison inputs required are listed in Table 3-92.

Table 3-92	Example	comparator	inputs
------------	---------	------------	--------

Contents
Function X entry point
First function X exit point
Second function X exit point
Third function X exit point
Sub-function address range to exclude
C library code address range to exclude

To configure TraceEnable for this example, proceed as follows:

1. Program ETMTEEVR as Figure 3-80 shows.



Figure 3-80 ETMTEEVR example

The encoding in Figure 3-80 selects Boolean function A, together with external input 16. This permanently enables the **TraceEnable** event.

2. Program the ETMTECR1 as Figure 3-81 shows.



Figure 3-81 ETMTECR1 example

Table 3-93 describes the values for this setting of ETMTECR1.

Table 3-93 ETMTECR1 example values

Dit	For this example:										
ы	Value	Description									
[25]	1	Trace start/stop enable. Tracing is controlled by trace on and off addresses.									
[24]	1	Include/exclude control. Exclude. The resources specified in bits [23:0] and in ETMTECR2 indicate regions to be excluded from the trace. When outside an exclude region, tracing can occur.									
[23:8]	0x0000	Selects no memory map decodes for include/exclude control.									
[7:4]	b0000	These address range comparators are not selected.									
[3:2]	b11	Address range comparators 3 and 4 are selected.									
[1:0]	b00	These address range comparators are not selected.									

Bit [25], the tracing on/off bit, of ETMTECR1 is set on, to show that on/off addresses have been specified. Bit [24], the include/exclude bit, is set to exclude, to show that the referenced resources are excluded. Bits [23:8] show that no memory map decodes are referenced. Address range comparators 3 and 4 are indicated by bit [2] and bit [3].

3. Program ETMTSSCR as Figure 3-82 shows:



Figure 3-82 ETMTSSCR example

ETMTSSCR selects address comparator 1 to turn trace on, and address comparators 2, 3, and 4 to turn trace off.

No single addresses are to be excluded in this example, so you must program ETMTECR2 to zero.

3.8 Power Down support

ETMv3.3 introduces power-down support for the macrocell. This support enables the entire ETM state of the macrocell to be saved before it is powered down, and restored when it is powered up again.

— Note —

The ETM state is held in the ETM trace registers.

The main features of power-down support are:

- The ETM registers are split between ETM Trace registers and ETM Management registers. It is the ETM Trace registers that you can save and restore, to provide power-down support. This classification of the ETM registers is described in *ETM Trace and ETM Management registers, from ETMv3.3 on page 3-94*.
- An OS Lock is provided which limits access to the ETM trace registers. For more information see *About the Operating System Save and Restore Registers, ETMv3.3 and later on page 3-166*
- In ETMv3.3 and ETMv3.4, you can save and restore the ETM trace registers using the ETMOSSRR, see *OS Save and Restore Register; ETMOSSRR, ETMv3.3 and later on page 3-168.* The registers are saved as, or restored using, a continuous block of data. You do not have to save or restore the registers individually.
- In ETMv3.5, the ETMOSSRR is not included and the registers are saved and restored individually.
- The ETM implementation includes the ETMPDSR that indicates when the ETM Trace Registers are powered up. See *Device Power-Down Status Register, ETMPDSR, ETMv3.3 and later on page 3-169.* This register also indicates whether the state of the ETM Trace Registers has been lost because of a power-down, and prevents access to the ETM Trace Registers until after the debugger has read the ETMPDSR.
- In ETMv3.5, the ETMPDCR provides the ability to control whether power is provided to the ETM trace registers. See *Power Down Control Register, ETMPDCR, ETMv3.5 on page 3-171.*

It is IMPLEMENTATION DEFINED whether this power-down support is included in an ETM implementation. However, you can always read the ETMOSLSR to find whether this feature is implemented.

When power down support is implemented, a Direct JTAG interface to the ETM registers is not permitted. Access to the ETM registers from an external debugger must use the ARM Debug Interface v5. For more information see the ARM Debug Interface v5 Architecture Specification.

In a system that supports multiple power domains, the ETM might be split into two domains:

- One domain, typically called the ETM core power domain, is where all the ETM Trace Registers are located. Typically, this domain is where most of the ETM resources and trace generation logic are found, because normally these must run at the same clock speed as the processor.
- The other domain, typically called the ETM Debug domain, is where the programming interface, ETM Management Registers, and trace output logic are located.

This power domain split enables the processor and core power domain of the ETM to be dynamically powered down while permitting a debugger to maintain communication with the ETM, and to determine that part of the ETM that is powered down.

Typically, the ETM core power domain is the same power domain as the processor. However, some implementations might separate the ETM core power domain from the processor power domain to enable the ETM core power domain to be powered down when the ETM is not in use.

In a typical CoreSight system, the ETM Debug domain is the same power domain as the other debug and trace components. This permits an implementation to power down all the debug and trace logic when not in use.

Table 3-94 shows how the ETMOSLSR indicates the power down support that is implemented.

ETM Architecture	ETMOSLSR[3]	ETMOSLSR[0]	Power down support
ETMv3.3 or ETMv3.4	0	0	SinglePower, see <i>SinglePower in ETMv3.3 and ETMv3.4</i> .
ETMv3.3 or ETMv3.4	0	1	Full Support, see Full Power Down Support in ETMv3.3 and ETMv3.4.
ETMv3.5	0	0	SinglePower, see <i>SinglePower in ETMv3.5 on</i> page 3-205
ETMv3.5	1	0	Full Support, see Full Power Down Support in ETMv3.5 on page 3-206.

 Table 3-94 Determining the level of power down support

Values not shown are Reserved.

3.8.1 Power down support in ETMv3.3 and ETMv3.4

Two levels of power down support are provided in ETMv3.3 and ETMv3.4, SinglePower and Full support.

SinglePower in ETMv3.3 and ETMv3.4

A SinglePower implementation can be identified by reading the ETMOSLSR. If bit [3] and bit [0] of the ETMOSLSR are both 0 then this is a SinglePower implementation.

SinglePower implementations do not support tracing over a power down. To avoid losing ETM state when the processor is powered down, one of the following options must be used:

- Do not power down the processor. This can be achieved by setting the DBGNOPWRDWN bit in the processor debug registers.
- The ETM must remain powered when the processor is powered down. This involves implementing the ETM in a separate power domain from the processor.
- The ETM registers must be manually saved by software running on the processor. This mechanism does not guarantee that the processor and an external debugger do not conflict while the saving and restoring is taking place.

A SinglePower implementation has the following attributes:

- The OS Lock is not implemented:
 - The ETMOSLAR is not implemented and ignores writes
 - The ETMOSSRR is not implemented and accesses to the ETMOSSRR are Unpredictable
 - The ETMOSLSR always reads as 0x00000000
- The ETMPDSR always reads as 0x00000001

For more details on Access permissions in SinglePower implementations see *Access permissions for ETMv3.3 and ETMv3.4, SinglePower on page 3-213.*

Full Power Down Support in ETMv3.3 and ETMv3.4

An implementation with Full Power Down support can be identified by reading the ETMOSLSR. If bit [3] is b0 and bit [0] is b1 then the implementation has full power down support.

Full power down support has the following attributes:

- The OS Lock is implemented:
 - The ETMOSLAR is implemented
 - The ETMOSSRR is implemented and is used to save and restore the ETM trace registers
 - When the OS Lock is set, accesses to Trace registers return an Error
- The ETMPDSR is fully implemented:
 - When the StickyState bit [1] is set, accesses to Trace registers return an Error

For more details on Access permissions implementations with full power down support see Access permissions for ETMv3.3 and ETMv3.4, multiple power domains on page 3-216.

To save the ETM trace registers, perform the following steps:

- 1. If you are using a memory-mapped interface, unlock the CoreSight Lock, if implemented. See *About the lock* registers, *ETMv3.2 and later on page 3-175.*
- 2. Read the ETMPDSR to clear the StickyState bit if it is set. See *Device Power-Down Status Register*, *ETMPDSR, ETMv3.3 and later on page 3-169.*
- 3. Set the OS Lock using the ETMOSLAR. See *About the Operating System Save and Restore Registers, ETMv3.3 and later on page 3-166.*
- 4. Use the ETMOSSRR to read out the ETM registers and save them to memory. See *OS Save and Restore Register; ETMOSSRR, ETMv3.3 and later on page 3-168.*
- 5. The ETM core domain can now be powered down.

To restore the ETM trace registers, perform the following steps:

- 1. If you are using a memory-mapped interface, unlock the CoreSight Lock, if implemented. See *About the lock registers, ETMv3.2 and later on page 3-175.*
- 2. Read the ETMPDSR to clear the StickyState bit. See *Device Power-Down Status Register*, *ETMPDSR*, *ETMv3.3 and later on page 3-169*.
- 3. Set the OS Lock if it is not already set using the ETMOSLAR. See *About the Operating System Save and Restore Registers, ETMv3.3 and later on page 3-166.*
- 4. Use the ETMOSSRR to restore the ETM registers from memory. See *OS Save and Restore Register*, *ETMOSSRR, ETMv3.3 and later on page 3-168.*
- 5. Clear the OS Lock using the ETMOSLAR. See *OS Save and Restore Register, ETMOSSRR, ETMv3.3 and later on page 3-168.*

3.8.2 Power down support in ETMv3.5

Two levels of power down support are provided in ETMv3.5, SinglePower and Full support.

SinglePower in ETMv3.5

A SinglePower implementation can be identified by reading the ETMOSLSR. If bit [3] and bit [0] of the ETMOSLSR are both 0 then this is a SinglePower implementation.

SinglePower implementations do not support tracing over a power down. To avoid losing ETM state when the processor is powered down, one of the following options must be used:

- Do not power down the processor. This can be achieved by setting the DBGNOPWRDWN bit in the processor debug registers.
- The ETM must remain powered when the processor is powered down. This involves implementing the ETM in a separate power domain from the processor.

The ETM registers must be manually saved by software running on the processor. This mechanism does not guarantee that the processor and an external debugger do not conflict while the saving and restoring is taking place.

A SinglePower implementation has the following attributes:

- The OS Lock is not implemented:
 - The ETMOSLAR is not implemented and ignores writes
 - The ETMOSSRR is not implemented and accesses to the ETMOSSRR are UNPREDICTABLE
 - The ETMOSLSR always reads as 0x00000000.
- The ETMPDSR always reads as 0x00000001.
- The ETMPDCR is not implemented.

For more details on Access permissions in SinglePower implementations see Access permissions for ETMv3.5, SinglePower on page 3-220.

Full Power Down Support in ETMv3.5

An implementation with Full Power Down support can be identified by reading the ETMOSLSR. If bit [3] is 1 and bit [0] is 0 then the implementation has full power down support.

Full power down support in ETMv3.5 has the following attributes:

- The OS Lock is implemented:
 - The OS Lock is set from an ETM reset.
 - The ETMOSLAR is implemented.
 - The ETMOSSRR is not implemented. Trace registers must be manually saved and restored while the OS Lock is set.
 - When the OS Lock is set, accesses to Trace registers from an external debugger return an Error.
- The ETMPDSR is fully implemented:
 - The StickyState bit has no effect on accesses to any registers.
- The ETMPDCR is implemented.

For more details on Access permissions implementations with full power down support see *Access permissions for ETMv3.5, multiple power domains on page 3-224.*

To save the ETM trace registers, perform the following steps:

- 1. If you are using a memory-mapped interface, unlock the CoreSight Lock, if implemented. See *About the lock* registers, *ETMv3.2 and later on page 3-175.*
- 2. Set the OS Lock using the ETMOSLAR. See *About the Operating System Save and Restore Registers*, *ETMv3.3 and later on page 3-166.*
- 3. Poll ETMSR bit [1] until it becomes set, indicating the ETM is idle. See *ETM Status Register*, *ETMSR*, *ETMv1.1 and later on page 3-112*.
- 4. Manually read the ETM trace registers and save the contents to memory.
- 5. If using coprocessor instructions to access the ETM registers, the relevant bit in the CPACR might have to be set to prevent any more coprocessor accesses to the ETM registers.
- 6. The ETM core domain can now be powered down.

If the procedure is terminated early, for example if the power down sequence is terminated before this procedure is complete, if the OS Lock is cleared before the ETMSR bit [1] is set then the ETM might not restart tracing immediately and the ETM resources might not become active immediately.

To restore the ETM trace registers, perform the following steps:

- 1. If you are using a memory-mapped interface, unlock the CoreSight Lock, if implemented. See *About the lock registers, ETMv3.2 and later on page 3-175.*
- 2. If using coprocessor instructions to access the ETM registers, the relevant bit in the CPACR might have to be cleared to enable coprocessor accesses to the ETM registers.
- 3. The OS Lock must be set from an ETM reset. Check this by reading the ETMOSLSR. See *OS Lock Status Register, ETMOSLSR, ETMv3.3 and later on page 3-166.*
- 4. Poll the ETMSR bit [1] until it becomes set, indicating the ETM is idle. See *ETM Status Register*, *ETMSR*, *ETMv1.1 and later on page 3-112*.
- 5. Manually restore the ETM trace registers from memory.
- 6. Clear the OS Lock using the ETMOSLAR. See OS Lock Access Register, ETMOSLAR, ETMv3.3 and later on page 3-166.

Significant changes to power down support introduced in ETMv3.5

- The ETMOSSRR is never implemented.
- If implemented, the OS Lock is set from an ETM reset.
- If implemented, if the OS Lock is set it only causes an error response to debugger accesses to the ETM Trace registers.
- If implemented, the ETMPDSR bit [1], Sticky Register State, no longer has any effect on accesses to any ETM registers.
- The OS Lock status is visible in the ETMPDSR.
- The Claim tag registers are now ETM Trace registers and must be saved and restored manually.
- The ETMSR bit [1] becomes set when the ETM becomes idle after setting the OS Lock. This is used to indicate that the ETM is sufficiently idle for the ETM trace registers to be saved or restored.
- Access permissions to some registers are changed. See *About the access permissions for ETM registers on page 3-210.*
- The ETMPDCR is implemented.

3.8.3 ETM behavior when the OS Lock is set

The OS Lock is set by writing the lock key of 0xC5ACCE55 to the ETMOSLAR, see *OS Lock Access Register*, *ETMOSLAR, ETMv3.3 and later on page 3-166*. When the OS Lock is set all ETM functions are disabled. This means that:

- Tracing becomes inactive. The FIFO is emptied and no more trace is produced. In ETMv3.5, the ETMSR bit [1] becomes set when the ETM has fully drained and has become idle.
- The counters, sequencer, Instrumentation resources, and start/stop block are held in their current state.
- The external outputs are forced LOW.
- A Trigger cannot be generated. Any trigger generated before the OS Lock is set must be output before power is removed.
- ETMSR bit [3] is unchanged. This is only cleared by an ETM reset or when the ETM programming bit is cleared. It is not cleared when the OS Lock is unset.
- ETMCR bit [10] maintains its current value, see Main Control Register, ETMCR on page 3-100.

- In ETMv3.3 and ETMv3.4, any attempt to access the ETM Trace Registers causes an error response, see *About the access permissions for ETM registers on page 3-210.*
- In ETMv3.5, any attempt by an external debugger to access the ETM Trace Registers causes an error response.
- It is IMPLEMENTATION DEFINED whether the address comparators maintain their sticky state, see *Address* comparators on page 2-49.

You must use the WFI mechanism to ensure that the FIFO is empty before you remove power from the macrocell.

—— Note ——

The WFI mechanism must be present on any processor and ETM combination that provides power down support. See the Technical Reference Manual (TRM) for your processor and ETM macrocell for more information.

When the OS Lock is cleared, tracing can restart. The counters, sequencer, start/stop block and Instrumentation resources continue operating from their held state. If the implementation maintains the sticky state of the address comparators during OS Lock then the address comparators continue operating with this held sticky state. However, if the ETM has been powered down since the OS Lock was set:

- the state of the counters, sequencer, start/stop block is restored as part of the OS Save/Restore sequence
- the state of the Instrumentation resources, and the sticky state of the address comparators, is lost.

3.8.4 Guidelines for the ETM trace registers to be saved and restored

It is IMPLEMENTATION DEFINED which registers are included in the save and restore mechanism. However, the mechanism must include all registers whose contents are lost in a power-down. Table 3-95 gives a list of the ETM registers typically included in the save and restore mechanism.

Register number	Register offset	Register name
0x000	0×000	Main Control
0x002	0x008	Trigger Event
0x003	0x00C	ASIC Control
0x004	0x010	Status
0x006	0×018	TraceEnable Start/Stop
0x007	0x01C	TraceEnable Control 2
0x008	0x020	TraceEnable Event
0x009	0x024	TraceEnable Control 1
0x00A	0x028	FIFOFULL Region
0x00B	0x02C	FIFOFULL Level
0x00C	0x030	ViewData Event
0x00D	0x034	ViewData Control 1
0x00E	0x038	ViewData Control 2
0x00F	0x03C	ViewData Control 3
0x010-0x01F	0x040-0x07C	Address Comparator Value 1-16

Table 3-95 Typical list of ETM registers to be saved and restored

Register number	Register offset	Register name
0x020-0x02F	0x080-0x0BC	Address Comparator Access Type 1-16
0x030-0x03F	0x0C0-0x0FC	Data Comparator Value 1-16
0x040-0x04F	0x100-0x13C	Data Comparator Mask 1-16
0x050-0x053	0x140-0x14C	Counter Reload Value 1-4
0x054-0x057	0x150-0x15C	Counter Enable 1-4
0x058-0x05B	0x160-0x16C	Counter Reload Event 1-4
0x05C-0x05F	0x170-0x17C	Counter Value 1-4
0x060-0x065	0x180-0x194	Sequencer Control
0x067	0x19C	Sequencer State
0x068-0x06B	0x1A0-0x1AC	External Output Event 1-4
0x06C-0x06E	0x1B0-0x1B8	Context ID Comparator Value 1-3
0x06F	Øx1BC	Context ID Comparator Mask
0x078	0x1E0	Synchronization Frequency
0x07B	0x1EC	Extended External Input Selection
0x07C	0x1F0	TraceEnable Start/Stop EmbeddedICE Control
0x07D	0x1F4	EmbeddedICE Behavior Control
0x07E	0x1F8	Timestamp Event
0x07F	0x1FC	Auxiliary Control
0x080	0x200	CoreSight Trace ID
0x3E8	0xFA0	Claim Tag Set, ETMv3.5
0x3E9	0xFA4	Claim Tag Clear, ETMv3.5

Table 3-95	Typical list	of ETM regis	sters to be	saved and	restored	(continued)
	· , · · · · · · · · · · · · · · · · · · ·					(,

3.9 About the access permissions for ETM registers

An ETM implements controls on accesses to the ETM registers. These controls depend on the register access model implemented by the ETM. The usual access models are summarized in *ETM register access models on page 3-86*.

An ETM might be part of a system that is implemented with multiple power domains. A typical implementation might implement two domains that can be independently powered down, for example:

- the core power domain powers the processor that is being traced, and contains most of the ETM logic, including the trace registers
- a debug power domain contains the trace output logic, including the programming interface or interfaces.

However, the system that includes the ETM might be implemented in a single power domain. An implementation of this type is called a SinglePower system.

The access controls on memory-mapped accesses to ETM registers depend on whether the system is implemented with multiple power domains, or as a SinglePower system.

—— Note ———

If your ETM is accessed using an ARM Debug Interface v5, see the access permissions descriptions in the *ARM Debug Interface v5 Architecture Specification*.

The types of access that can be made to the ETM registers are described in *Access types on page 3-211*. The access permissions that control ETM register accesses, and restrictions on ETM register accesses, are described in:

- Restrictions on accesses using a Direct JTAG connection on page 3-212
- Access permissions for ETMv3.3 and ETMv3.4, SinglePower on page 3-213
- Access permissions for ETMv3.3 and ETMv3.4, multiple power domains on page 3-216
- Access permissions for ETMv3.5, SinglePower on page 3-220
- Access permissions for ETMv3.5, multiple power domains on page 3-224

3.9.1 Access types

The ETM access permission descriptions refer to the following types of access:

Debugger accesses

These are accesses from an external debug device. ARM recommends that these use an ARM Debug Interface v5, see the *ARM Debug Interface v5 Architecture Specification*, that provides a memory-mapped interface to the ETM registers.

An external debug device can also access an ETM through a Direct JTAG interface, or a similar interface.

Processor accesses through a memory-mapped interface

These are accesses from a device in the system, such as a processor, that use the memory-mapped interface to the ETM registers, see *Memory-mapped access, ETMv3.2 and later on page 3-86*.

If an implementation includes a memory-mapped processor interface to the ETM registers then it must also implement the software lock, controlled by the ETMLAR.

Processor accesses through the coprocessor interface

These are accesses that originate from an on-chip device, such as a processor, using the coprocessor interface to the ETM, see *Coprocessor access*, *ETMv3.1 and later on page 3-84*.

An ETM can distinguish between memory-mapped debugger accesses and memory-mapped processor accesses.

3.9.2 Meanings of terms and abbreviations used in this section

The following terms and abbreviations are used in the tables that summarize the access permissions:

- **Error** Slave-generated error response. Writes are Ignored and reads return an UNKNOWN value. For a memory-mapped access, an error is returned through the memory system. For a coprocessor access, an Undefined Instruction exception is taken.
- NPoss Not possible. Accessing the trace registers while the processor is powered down is not possible if a single power domain is implemented. The response is system dependent and IMPLEMENTATION DEFINED.
- **OK** The read or write access succeeds. Writes to RO locations are ignored. Reads from RAZ/WO locations return zero.
- UNP The access has UNPREDICTABLE results. Reads return an UNKNOWN value.
- WI Writes Ignored. Reads return the register value.
- RAZ Reads-As-Zero.
- UNK UNKNOWN
- SBZP Should-Be-Zero-or-Preserved.
- CS Lock CoreSight Lock. Indicated by the ETMLSR. See *Lock Status Register*; *ETMLSR*, *ETMv3.2 and later* on page 3-176. This is one of the Management registers.
 - _____ Note _____

The CoreSight Lock is described as the Software Lock in previous issues of the *ETM Architecture Specification*.

ETM_PD ETM Power Down status. Indicated by the ETM Power Down bit, bit [0] of the ETMCR. See *Main Control Register, ETMCR on page 3-100.*

3.9.3 Restrictions on accesses using a Direct JTAG connection

If an implementation includes a Direct JTAG connection to the ETM then, when using that connection:

- it is not possible to access the ETM management registers
- it is not possible to access the ETMLAR, and the state of the CoreSight lock does not affect register accesses
- it is not possible to access the OS Save and Restore mechanism
- if the core power domain is powered down it is not possible to access the ETM trace registers.

— Note ——

An ARM Debug Interface v5 can include a JTAG-like external interface. Such an interface can provide memory-mapped access to the ETM registers. This section does not apply to such an implementation. For more information see the *ARM Debug Interface v5 Architecture Specification*.

3.9.4 Effect of DBGSWENABLE on register access

The ARM Debug Interface version 5 defines a signal, **DBGSWENABLE**, that can be used to disable access to some of the processor registers. If this interface is implemented, from ETMv3.2, then **DBGSWENABLE** has the following effects on accesses to the ETM registers:

- DBGSWENABLE has no effect on external debugger accesses.
- If **DBGSWENABLE** is LOW, then memory-mapped accesses to all ETM registers return Error, otherwise accesses are unaffected.
- **DBGSWENABLE** has no effect on coprocessor accesses to ETM registers.

To ensure that on-chip software can save and restore ETM registers, ARM recommends that **DBGSWENABLE** is held HIGH.

3.10 Access permissions for ETMv3.3 and ETMv3.4, SinglePower

This section describes register access permissions for an ETM that follows version 3.3 or 3.4 of the ETM protocol, where the processor and ETM are implemented in the same power domain.

3.10.1 ETM state definitions, ETMv3.3 and ETMv3.4, SinglePower

The following list shows the definitions of ETM states for SinglePower implementations in ETMv3.3 and ETMv3.4. These states determine the behavior of accesses to the registers listed in the tables in this section.

No Power

This behavior applies if the ETM is powered down. Also, for memory-mapped accesses, this state applies when **DBGSWENABLE** is LOW.

Non-Privileged

This behavior applies to coprocessor accesses when all of the following apply:

- the ETM is not in the No Power state
- the processor is operating in a Non-Privileged mode
- accesses to the ETM are disabled using the CPACR, NSACR or HCPTR.

If the ETM is in a state which is not covered by one of the definitions listed here then the general access permissions apply as defined in the Otherwise column in each table.

3.10.2 Debugger accesses, ETMv3.3 and ETMv3.4, SinglePower

Table 3-96 shows the behavior of debugger accesses in a SinglePower implementation in ETMv3.3 and ETMv3.4. See *ETM state definitions, ETMv3.3 and ETMv3.4, SinglePower* for the meanings of the column headings.

	ETM state	
Register	No Power	Otherwise
Trace registers	Error	OKa
ETMLSR	Error	OK/RAZ
ETMLAR	Error	WI
ETMPDSR	Error	OK
ETMOSLSR	Error	OK
ETMOSLAR	Error	OK
ETMOSSRR	Error	UNP
ETMDEVID, ETMAUTHSTATUS	Error	OK
Other Management	Error	OK
Reserved Trace	Error	UNK/SBZP
Reserved Management	Error	UNK/SBZP

Table 3-96 Debugger accesses, ETMv3.3 and ETMv3.4, SinglePower

a. When ETM_PD is 1, register writes to all Trace registers except certain bits of the ETMCR might be ignored

3.10.3 Memory-mapped accesses, ETMv3.3 and ETMv3.4, SinglePower

Table 3-97 shows the behavior of memory-mapped accesses in a SinglePower implementation in ETM v3.3 and ETMv3.4. See *ETM state definitions*, *ETMv3.3 and ETMv3.4*, *SinglePower on page 3-213* for the meanings of the column headings.

	ETM state	
Register	No Power	Otherwise
Trace Registers	Error	OK ^{ab}
ETMLSR	Error	ОК
ETMLAR ^c	Error	ОК
ETMPDSR	Error	OK
ETMOSLSR	Error	OK
ETMOSLAR	Error	OKb
ETMOSSRR	Error	UNP
ETMDEVID, ETMAUTHSTATUS	Error	OK
Other Management	Error	OKb
Reserved Trace	Error	UNK/SBZP
Reserved Management	Error	UNK/SBZP

Table 3-97 Memory-mapped accesses, ETMv3.3 and ETMv3.4, SinglePower

a. When ETM_PD is 1, register writes to all Trace registers except certain bits of the ETMCR might be ignored

b. When the CS Lock is set, these registers are WI.

c. ETMLAR is not visible to Debugger accesses, so writes are ignored.

3.10.4 Coprocessor accesses, ETMv3.3 and ETMv3.4, SinglePower

Table 3-98 shows coprocessor access permissions for SinglePower implementations in ETM v3.3 and ETMv3.4. See *ETM state definitions, ETMv3.3 and ETMv3.4, SinglePower on page 3-213* for the meanings of the column headings.

Table 3-98 Coprocessor accesses	, ETMv3.3 and ETMv3.4,	SinglePower
---------------------------------	------------------------	-------------

	ETM state			
Register	No Power	Non-Privileged	Otherwise	
Trace registers	NPoss	Error	OKa	
ETMLSR	NPoss	Error	OK/RAZ	
ETMLAR ^b	NPoss	Error	WI	
ETMPDSR	NPoss	Error	OK	
ETMOSLSR	NPoss	Error	OK	
ETMOSLAR	NPoss	Error	OK	

Table 3-98 Coprocessor accesses, ETMv3.3 and ETMv3.4, SinglePower (continued)

	ETM state				
Register	No Power	Non-Privileged	Otherwise		
ETMOSSRR	NPoss	Error	UNP		
ETMDEVID, ETMAUTHSTATUS	NPoss	Error	OK		
Other Management	NPoss	Error	OK		
Reserved Trace	NPoss	Error	UNK/SBZP		
Reserved Management	NPoss	Error	UNK/SBZP		

a. When ETM_PD is 1, register writes to all Trace registers except certain bits of the ETMCR might be ignored

b. ETMLAR is not visible to Debugger accesses, so writes are ignored

3.11 Access permissions for ETMv3.3 and ETMv3.4, multiple power domains

This section describes register access permissions for an ETM that follows version 3.3 or 3.4 of the ETM protocol, where the processor and ETM are implemented in different power domains.

3.11.1 ETM state definitions, ETMv3.3 and ETMv3.4, multiple power domains

The following list shows the definitions of ETM states for multiple power implementations in ETMv3.3 and ETMv3.4. These states determine the behavior of accesses to the registers listed in the tables in this section.

No Debug Power

This behavior applies if the ETM is powered down. Also, for memory-mapped accesses, this state applies when **DBGSWENABLE** is LOW.

No Core Power

This behavior applies when all the following apply:

- the ETM is not in the No Debug Power state
- the core domain is powered down.

Sticky State Set

This behavior applies when all the following apply:

- the ETM is not in the No Debug Power state
- the ETM is not in the No Core Power state
- the Sticky State is set to 1.

OS Lock set This behavior applies when all the following apply:

- the ETM is not in the No Debug Power state
- the ETM is not in the No Core Power state
- the ETM is not in the Sticky State Set state
- the OS Lock is set to 1.

Non-Privileged

This behavior applies to coprocessor accesses when all the following apply:

- the ETM is not in the No Debug Power state
- the ETM is not in the No Core Power state
- the processor is operating in a Non-Privileged mode
- accesses to the ETM are disabled using the CPACR, NSACR or HCPTR.
- This state takes precedence over the Sticky State Set or OS Lock Set states.

If the ETM is in a state which is not covered by one of the definitions listed here then the general access permissions apply as defined in the Otherwise column in each table.

3.11.2 Debugger accesses, ETMv3.3 and ETMv3.4, multiple power domains

Table 3-99 shows debugger access permissions for full tracing implementations in ETM v3.3 and ETMv3.4. See *ETM state definitions, ETMv3.3 and ETMv3.4, multiple power domains* for the meanings of the column headings.

Table 3-99 Debugger accesses, ETMv3.3 and ETMv3.4, multiple power domains

	ETM state				
Register	No Debug Power	No Core Power	Sticky State Set	OS Lock Set	Otherwise
Trace registers	Error	Error	Error	Error	OKa
ETMLSR	Error	OK/RAZ	OK/RAZ	OK/RAZ	OK/RAZ
ETMLAR ^b	Error	WI	WI	WI	WI
ETMPDSR	Error	OK	OK	OK	OK
	ETM state				
-------------------------	-------------------	------------------	---------------------	----------------	-----------
Register	No Debug Power	No Core Power	Sticky State Set	OS Lock Set	Otherwise
ETMOSLSR	Error	OK	OK	OK	OK
ETMOSLAR	Error	UNP	OK	OK	OK
ETMOSSRR	Error	UNP	UNP	OK	UNP
ETMDEVID, ETMAUTHSTATUS	Error	OK	OK	OK	OK
Other Management	Error	OK	OK	OK	OK
Reserved Trace	Error	Error	Error	Error	UNK/SBZP
Reserved Management	Error	UNK/SBZP	UNK/SBZP	UNK/SBZP	UNK/SBZP

Table 3-99 Debugger accesses, ETMv3.3 and ETMv3.4, multiple power domains (continued)

a. When ETM_PD is 1, register writes to all Trace registers except certain bits of the ETMCR might be ignored.

b. ETMLAR is not visible to Debugger accesses, so writes are ignored.

3.11.3 Memory-mapped accesses, ETMv3.3 and ETMv3.4, multiple power domains

Table 3-100 shows memory-mapped access permissions for full tracing implementations in ETM v3.3 and ETMv3.4. See *ETM state definitions, ETMv3.3 and ETMv3.4, multiple power domains on page 3-216* for the meanings of the column headings.

	ETM state				
Register	No Debug Power	No Core Power	Sticky State set	OS Lock Set	Otherwise
Trace registers	Error	Error	Error	Error	OKac
ETMLSR	Error	OK	OK	OK	ОК
ETMLAR	Error	OK	OK	OK	ОК
ETMPDSR	Error	OKb	OKb	OKb	OKb
ETMOSLSR	Error	OK	OK	OK	ОК
ETMOSLAR	Error	UNP	OK¢	OK¢	OK¢
ETMOSSRR	Error	UNP	UNP	OK¢	UNP
ETMDEVID, ETMAUTHSTATUS	Error	OK¢	OK¢	OK¢	OK¢
Other Management	Error	OK¢	OK¢	OK¢	OK¢
Reserved Trace	Error	Error	Error	Error	UNK/SBZP
Reserved Management	Error	UNK/SBZP	UNK/SBZP	UNK/SBZP	UNK/SBZP

Table 3-100 Memory-mapped accesses. ETMv3.3 and ETMv3.4, multiple power domains

a. When ETM_PD is 1, register writes to all Trace registers except certain bits of the ETMCR might be ignored.

b. When the CS Lock is set, reads from the $\ensuremath{\mathsf{ETMPDSR}}$ do not clear the Sticky State.

c. When the CS Lock is set, these registers are WI.

3.11.4 Coprocessor accesses, ETMv3.3 and ETMv3.4, multiple power domains

— Note —

Coprocessor access to these registers is not possible when the core domain is powered down.

Table 3-101 shows coprocessor access permissions for full tracing implementations in ETM v3.3 and ETMv3.4. See *ETM state definitions, ETMv3.3 and ETMv3.4, multiple power domains on page 3-216* for the meanings of the column headings.

	ETM state					
Register	No Debug Power	No Core Power	Non- Privileged	Sticky State Set	OS Lock Set	Otherwise
Trace registers	Error	NPoss	Error	Error	Error	OKa
ETMLSR	Error	NPoss	Error	OK/RAZ	OK/RAZ	OK/RAZ
ETMLAR ^b	Error	NPoss	Error	WI	WI	WI
ETMPDSR	Error	NPoss	Error	ОК	OK	ОК
ETMOSLSR	Error	NPoss	Error	ОК	OK	ОК
ETMOSLAR	Error	NPoss	Error	OK	OK	OK
ETMOSSRR	Error	NPoss	Error	UNP	OK	UNP
ETMDEVID, ETMAUTHSTATUS	Error	NPoss	Error	OK	OK	OK
Other Management	Error	NPoss	Error	OK	OK	OK
Reserved Trace	Error	NPoss	Error	UNP	UNP	UNK/SBZP
Reserved Management	Error	NPoss	Error	UNK/SBZP	UNK/SBZP	UNK/SBZP

Table 3-101 Coprocessor accesses. ETMv3.3 and ETMv3.4, multiple power domains

a. When ETM_PD is 1, register writes to all Trace registers except certain bits of the ETMCR might be ignored.

b. ETMLAR is not visible to coprocessor accesses, so writes are ignored.

3.12 Access permissions for ETMv3.5, SinglePower

This section describes register access permissions for an ETM that follows version 3.5 or later of the ETM protocol, where the processor and ETM are implemented in the same power domain.

3.12.1 ETM state definitions, ETMv3.5, SinglePower

The following list shows the definitions of ETM states for SinglePower implementations in ETMv3.5. These states determine the behavior of accesses to the registers listed in the tables in this section.

No Power

This behavior applies if the ETM is powered down. Also, for memory-mapped accesses, this state applies when **DBGSWENABLE** is LOW.

Non-Privileged

This behavior applies to coprocessor accesses when all of the following apply:

- the ETM is not in the No Power state
- the processor is operating in a Non-Privileged mode
- accesses to the ETM are disabled using the CPACR, NSACR or HCPTR.

If the ETM is in a state which is not covered by one of these definitions then the general access permissions apply as defined in the Otherwise column in each table.

3.12.2 Debugger accesses, ETMv3.5, SinglePower

Table 3-102 shows the behavior of debugger accesses in a SinglePower implementation in ETMv3.5. See *ETM state definitions, ETMv3.5, SinglePower on page 3-220* for the meanings of the column headings.

Table 3-102 Debugger accesses	, ETMv3.5	SinglePower
-------------------------------	-----------	-------------

	ETM state	
Register	No Power	Otherwise
Trace registers	Error	OKa
ETMLSR	Error	OK/RAZ
ETMLAR ^b	Error	UNP
ETMPDCR	Error	OK
ETMPDSR	Error	OK
ETMOSLSR	Error	OK
ETMOSLAR	Error	OK
ETMOSSRR	Error	unp
ETMDEVID, ETMAUTHSTATUS	Error	OK
ETMITCTRL	Error	OK
Other Management	Error	OK
Reserved Trace	Error	UNK/SBZP
Reserved Management	Error	UNK/SBZP

a. When ETM_PD is 1, register writes to all Trace registers except certain bits of the ETMCR might be ignored

b. ETMLAR is not visible to Debugger accesses, so accesses are UNPREDICTABLE.

3.12.3 Memory-mapped accesses, ETMv3.5, SinglePower

Table 3-103 shows the behavior of memory-mapped accesses in a SinglePower implementation in ETMv3.5. See *ETM state definitions, ETMv3.5, SinglePower on page 3-220* for the meanings of the column headings.

	ETM state	
Register	No Power	Otherwise
Trace Registers	Error	OK ^{ab}
ETMLSR	Error	OK
ETMLAR	Error	OK
ETMPDCR	Error	OK
ETMPDSR	Error	OK
ETMOSLSR	Error	OK
ETMOSLAR	Error	OKb
ETMOSSRR	Error	UNP
ETMDEVID, ETMAUTHSTATUS	Error	OK
ETMITCTRL	Error	OKb
Other Management	Error	OKb
Reserved Trace	Error	UNK/SBZP
Reserved Management	Error	UNK/SBZP

Table 3-103 Memory-mapped accesses, ETMv3.5, SinglePower

a. When ETM_PD is 1, register writes to all Trace registers except certain bits of the ETMCR might be ignored

b. When the CS Lock is set, these registers are WI.

3.12.4 Coprocessor accesses, ETMv3.5, SinglePower

Table 3-104 shows coprocessor access permissions for SinglePower implementations in ETM v3.5. See *ETM state definitions, ETMv3.5, SinglePower on page 3-220* for the meanings of the column headings.

	soprocessor a		, SinglePower
	ETM state		
Register	No Power	Non-Privileged	Otherwise
Trace registers	NPoss	Error	OKa
ETMLSR	NPoss	Error	UNP
ETMLAR	NPoss	Error	UNP
ETMPDSR	NPoss	Error	UNP
ETMOSLSR	NPoss	Error	OK
ETMOSLAR	NPoss	Error	OK
ETMOSSRR	NPoss	Error	UNP
ETMDEVID, ETMAUTHSTATUS	NPoss	Error	OK
ETMITCTRL	NPoss	Error	UNP
Other Management	NPoss	Error	UNP
Reserved Trace	NPoss	Error	UNK/SBZP
Reserved Management	NPoss	Error	UNP

Table 3-104 Coprocessor accesses, ETMv3.5, SinglePower

a. When ETM_PD is 1, register writes to all Trace registers except certain bits of the ETMCR might be ignored

3.13 Access permissions for ETMv3.5, multiple power domains

This section describes register access permissions for an ETM that follows version 3.5 or later of the ETM protocol, where the processor and ETM are implemented in different power domains.

—— Note ——

In ETMv3.5, for all multiple power implementations, bit [1] of ETMSR must be polled before saving or restoring state. See *ETM Status Register, ETMSR, ETMv1.1 and later on page 3-112.*

3.13.1 ETM state definitions, ETMv3.5, multiple power domains

The following list shows the definitions of ETM states for multiple power implementations, in ETMv3.5. These states determine the behavior of accesses to the registers listed in the tables in this section.

No Debug Power

This behavior applies when the debug domain is powered down. Also, for memory-mapped accesses, this behavior applies when **DBGSWENABLE** is LOW.

No Core Power

The behavior applies when all of the following apply:

- the core power domain is powered down.
- for debugger and memory-mapped accesses, the ETM is not in the No Debug Power state

OS Lock set

The behavior applies when all of the following apply:

- the ETM is not in the No Debug Power state
- the ETM is not in the No Core Power state
- the OS Lock is set to 1.

Non-Privileged

This behavior applies to coprocessor accesses when all of the following apply:

- the ETM is not in the No Debug Power state
- the ETM is not in the No Core Power state
- the processor is operating in a Non-Privileged mode
- accesses to the ETM are disabled using the CPACR, NSACR or HCPTR.

This state takes precedence over the OS Lock Set state.

If the ETM is in a state which is not covered by one of the definitions listed here then the general access permissions apply as defined in the Otherwise column in each table.

3.13.2 Debugger accesses, ETMv3.5, multiple power domains

Table 3-105 shows debugger access permissions for multiple power implementations in ETM v3.5. See *ETM state definitions, ETMv3.5, multiple power domains on page 3-224* for the meanings of the column headings.

	ETM state			
Register	No Debug Power	No Core Power	OS Lock set	Otherwise
Trace registers	Error	Error	Error	OKa
ETMLSR	Error	OK/RAZ	OK/RAZ	OK/RAZ
ETMLAR ^b	Error	UNP	UNP	UNP
ETMPDCR	Error	ОК	ОК	OK
ETMPDSR	Error	ОК	ОК	OK
ETMOSLSR	Error	OK	OK	OK
ETMOSLAR	Error	Error	OK	OK
ETMOSSRR	Error	UNP	UNP	UNP
ETMDEVID, ETMAUTHSTATUS	Error	OK	ОК	OK
ETMITCTRL	Error	IMPLEMENTATION DEFINED	IMPLEMENTATION DEFINED	OK
Other Management	Error	ОК	ОК	OK
Reserved Trace	Error	Error	Error	UNK/SBZP
Reserved Management	Error	UNK/SBZP	UNK/SBZP	UNK/SBZP

Table 3-105 Debugger accesses, ETMv3.5, multiple power domains

a. When ETM_PD is 1, register writes to all Trace registers except certain bits of the ETMCR might be ignored.

b. ETMLAR is not visible to debugger accesses, so accesses are UNPREDICTABLE.

3.13.3 Memory-mapped accesses, ETMv3.5, multiple power domains

Table 3-106 shows the behavior of memory-mapped ETM register accesses in an ETMv3.5 implementation that has separate debug and core power domains. See *ETM state definitions, ETMv3.5, multiple power domains on page 3-224* for the meanings of the column headings.

	ETM state			
Register	No Debug Power	No Core Power	OS Lock Set	Otherwise
Trace registers	Error	Error	OK ^{ab}	OK ^{bc}
ETMLSR	Error	ОК	ОК	OK
ETMLAR	Error	ОК	ОК	OK
ETMPDCR	Error	OKb	OKb	OKb
ETMPDSR	Error	OKd	OKd	OKd
ETMOSLSR	Error	OK	OK	OK
ETMOSLAR	Error	Error	OKb	OKb
ETMOSSRR	Error	UNP	UNP	UNP
ETMDEVID, ETMAUTHSTATUS	Error	OKb	OKb	OKb
ETMITCTRL	Error	IMPLEMENTATION DEFINED	IMPLEMENTATION DEFINED	ОКь
Other Management	Error	OKb	OKb	OKb
Reserved Trace	Error	Error	UNK/SBZP	UNK/SBZP
Reserved Management	Error	UNK/SBZP	UNK/SBZP	UNK/SBZP

Table 3-106 Memory-mapped accesses, ETMv3.5, multiple power domains

a. When the OS Lock is set, Trace registers must always be writeable regardless of the value of ETM_PD.

b. When the CS Lock is set, these registers are WI.

c. When ETM_PD is 1, register writes to all Trace registers except certain bits of the ETMCR might be ignored.

d. When the CS Lock is set, reads from the ETMPDSR do not clear the Sticky State.

3.13.4 Coprocessor accesses, ETMv3.5, multiple power domains

— Note —

Coprocessor access to these registers is not possible when the core domain is powered down.

Table 3-107 shows coprocessor access permissions for multiple power implementations in ETM v3.5. See *ETM* state definitions, *ETMv3.5*, multiple power domains on page 3-224 for the meanings of the column headings.

Table 3-107 Coprocesso	or accesses, ETMv3.5	multiple	power domains
------------------------	----------------------	----------	---------------

	ETM state			
Register	No Core Power	Non- Privileged	OS Lock Set	Otherwise ^a
Trace registers	NPoss	Error	OKb	OK¢
ETMLSR	NPoss	Error	UNP	UNP
ETMLAR ^d	NPoss	Error	UNP	UNP
ETMPDSR	NPoss	Error	UNP	UNP
ETMOSLSR	NPoss	Error	ОК	ОК
ETMOSLAR	NPoss	Error	ОК	ОК
ETMOSSRR	NPoss	Error	UNP	UNP
ETMDEVID, ETMAUTHSTATUS	NPoss	Error	ОК	ОК
ETMITCTRL	NPoss	Error	UNP	UNP
Other Management	NPoss	Error	UNP	UNP
Reserved Trace	NPoss	Error	UNK/SBZP	UNK/SBZP
Reserved Management	NPoss	Error	UNP	UNP

a. These settings also apply to the No Debug Power state. This permits the ETM state to be saved and restored, and the ETM to be configured, when parts of the ETM are powered down.

b. When the OS Lock is set, Trace registers must always be writeable regardless of the value of ETM_PD.

c. When ETM_PD is 1, register writes to all Trace registers except certain bits of the ETMCR might be ignored.

d. ETMLAR is not visible to coprocessor accesses, so writes are ignored.

3 Programmers' Model 3.13 Access permissions for ETMv3.5, multiple power domains

Chapter 4 Signal Protocol Overview

This chapter describes the types of trace information that are output from the ETM trace port. It contains the following sections:

- About trace information on page 4-230
- Signal protocol variants on page 4-231
- Structure of the trace port on page 4-232
- Decoding required by trace capture devices on page 4-235
- Instruction trace on page 4-237
- Data trace on page 4-241
- Context ID tracing on page 4-243
- Debug state on page 4-245
- Endian effects and unaligned access on page 4-246
- Definitions on page 4-247
- Coprocessor operations on page 4-250
- Wait For Interrupt and Wait For Event on page 4-251.

4.1 About trace information

The trace port outputs two different types of trace information:

Instructions	Instruction trace shows the flow of execution of the processor. It provides a list of all the instructions that were executed, giving the address of each instruction, indicating which instructions failed their condition codes and which instructions were subject to an exception. This information is highly compressed. Instruction trace is described in <i>Instruction trace on page 4-237</i> .
Data	Data trace shows the data accesses performed by the processor that occur as a result of the processor executing a load or store operation. For data accesses it is possible to output both the address and the data value. However, you can choose to compress the data trace by only outputting either the address or the data value. Additional compression is performed by later protocols. Data trace is described in <i>Data trace on page 4-241</i> .
—— Note —	

In this specification, a *packet* is a discrete quantity of trace information comprising one or more bytes. In previous versions of this document, the word packet and byte were used interchangeably.

4.2 Signal protocol variants

There are three	variants of the ETM protocol, defined by the major architecture version as follows:
ETMv1	Implemented in ETM7 and ETM9.
ETMv2	Implemented in ETM10.
ETMv3	Implemented in ETM10RV, ETM11RV, and CoreSight ETMs.

For more information, see ETM versions and variants on page 1-20.

4.3 Structure of the trace port

The structure is described in:

- Signals
- Multiplexed trace port (ETMv1.x and ETMv2.x only) on page 4-233
- Demultiplexed trace port (ETMv1.x and ETMv2.x only) on page 4-233.

4.3.1 Signals

The signals output from the ETM are described in:

- ETMv1.x and ETMv2.x signals
- ETMv3.x signals.

ETMv1.x and ETMv2.x signals

The following signals are output from the ETM:

PIPESTAT	Pipeline status. These are output on the pipeline status pins, three for ETMv1.x and four for ETMv2.x.
TRACEPKT	Trace packets. These are output on an n-pin trace packet port, where n can be 4, 8, or 16 pins.
TRACESYNC	A trace synchronization signal (ETMv1.x only).
TRACECLK	The same frequency as the processor clock.

The pipeline status signals provide a cycle-by-cycle indication of what is happening in the Execute stage of the processor pipeline. The n-pin trace packet port provides additional information associated with particular pipeline status events. For example, if a change in instruction flow occurs then it is necessary to output the destination address through the n-pin trace packet port. If the processor has executed an instruction that has failed its condition codes (almost all ARM instructions are conditional), no additional data is required through the trace packet port.

Separating the cycle-accurate pipeline status from the trace packets enables the use of an on-chip FIFO for the trace packet information. You can use the FIFO to buffer trace packets, for example when several branches occur in quick succession. You can pass buffered packets out through the port when the processor is executing several sequential instructions that have no trace packets associated with them. This technique enables the use of a trace port that has a lower data bandwidth than the maximum peak bandwidth.

The width of the trace packet port is determined by the bandwidth of data trace that you require:

- You can use a 4-pin port when the number of data accesses to be traced is relatively low.
- The 8-pin and 16-pin variations of the port are more suitable when medium or high numbers of data accesses must be traced to provide the required debugging capabilities.

Using the on-chip FIFO means that a particular pipeline status event and its associated trace packet (or packets) might not appear in the same cycle. A mechanism is provided to ensure synchronization of the two streams of information. For more information:

- See *Trace synchronization in ETMv1 on page 5-262*.
- See *Trace synchronization in ETMv2 on page 6-283*.

ETMv3.x signals

The following signals are output from the ETM:

TRACECLK

The trace port must be sampled on both edges of this clock. There is no requirement for this to be linked to the core clock.

TRACEDATA[n-1:0]

This signal can be any size. If this is not a multiple of 8 bits then some realignment might be required in the decompressor. See *A-sync, alignment synchronization on page 7-348* for more information.

TRACECTL

This signal indicates whether trace can be stored this cycle, in conjunction with **TRACEDATA[0]**. This signal does not have to be stored.

4.3.2 Multiplexed trace port (ETMv1.x and ETMv2.x only)

You can implement a narrow (multiplexed) trace port where it is important to reduce the number of output pins to a minimum. You can achieve this by clocking the trace port at twice the processor operating frequency and routing pairs of trace port outputs to a single output pin. Use the **PORTMODE** signals to select multiplexed trace port operation, see *Main Control Register*, *ETMCR on page 3-100*. For implementation details, see the appropriate ETM *Technical Reference Manual*.

4.3.3 Demultiplexed trace port (ETMv1.x and ETMv2.x only)

You can implement a wide (demultiplexed) trace port where it is important to reduce the switching rate to a minimum. This is achieved by clocking the trace port at half the processor operating frequency and routing trace port outputs to pairs of output pins. Use the **PORTMODE** signals to select demultiplexed trace port operation, see *Main Control Register, ETMCR on page 3-100.* For implementation details, see the appropriate ETM *Technical Reference Manual.*

4.3.4 ETM structures

The ETM structures for the different architectures are shown in:

- ETMv1.x
- *ETMv2.x*
- ETMv3.x on page 4-234.

ETMv1.x

Figure 4-1 shows the structure of devices implementing ETMv1.x.



Figure 4-1 ETMv1.x structure

ETMv2.x

Figure 4-2 on page 4-234 shows the structure of devices implementing ETMv2.x.



Figure 4-2 ETMv2.x structure

ETMv3.x

Figure 4-3 shows the structure of devices implementing ETMv3.x.



Figure 4-3 ETMv3.x structure

4.4 Decoding required by trace capture devices

The two conditions that must be decoded by TCDs, for example, a TPA, logic analyzer, or on-chip trace buffer, are described in:

- Trigger conditions
- Trace disabled conditions.

4.4.1 Trigger conditions

When the trigger occurs, trace capture must end before the current trace is overwritten by newer trace. See *Triggering a trace run on page 2-34* for more information.

For ETMv1.x the condition for detecting a trigger is:

• **PIPESTAT[2:0]** has the value 0x6 (TR).

For ETMv2.x the condition for detecting a trigger is:

• **PIPESTAT[3:0]** has the value 0x6 (TR).

For ETMv3.x the conditions for detecting a trigger are:

- TRACECTL is HIGH
- **TRACEDATA[0]** is LOW.

4.4.2 Trace disabled conditions

This indicates that the current cycle must not be captured because it contains no useful data. For ETMv1.x the trace disabled conditions are:

- **PIPESTAT[2:0]** has the value 0x7 (TD)
- **TRACEPKT[0]** is LOW.

For ETMv2.x the trace disabled conditions are:

- **PIPESTAT[3:0]** has the value 0x7 (TD)
- **TRACEPKT[0]** is LOW.

For ETMv3.x the trace disabled conditions are:

- TRACECTL is HIGH
- **TRACEDATA[0]** is HIGH.

Storage of TRACECTL

TCDs designed for ETMv3.x can discard **TRACECTL** after it has been used to detect trigger and trace disabled conditions, storing only **TRACEDATA**. This means that more efficient packing of the trace data in the TCD is possible.

Because future devices might not be able to output the trigger condition on the trace port without corrupting the trace stream, TCDs must be able to capture the trigger condition without capturing **TRACEDATA**. The CoreSight formatting protocol is an example where **TRACEDATA** must not be captured under a trigger condition. For more information, see the *CoreSight Architecture Specification*.

Table 4-1 shows the situations that must be recognized.

TRACECTL TRACEDATA[0] TRACEDATA[1] Action 0 Capture TRACEDATA[n:0] х х 1 1 Trace disabled, discard **TRACEDATA**[n:0] х 0 0 1 Trigger^a, capture TRACEDATA[n:0] 1 0 1 Trigger^b, discard **TRACEDATA**[**n:0**]

Table 4-1 Trace disabled conditions

a. This is how all ETMv3.x devices output a trigger.

b. This is for future devices where the trigger is indicated on the trace port, but **TRACEDATA** must not be captured because this might corrupt the trace stream.

TCDs that are only designed to capture ETMv3.x trace only have to inspect **TRACECTL** and **TRACEDATA[0]** to detect the trigger condition. However, if a TCD is to be compatible with future devices, it must inspect **TRACEDATA[1]**.

4.5 Instruction trace

Instruction trace works by outputting the destination address of branches. You can use this information, along with the pipeline status signals, to determine how many instructions are executed after each branch.

4.5.1 Instruction trace filtering

The main technique that you can use to reduce the bandwidth required by instruction trace is to enable or disable tracing dynamically, using the **TraceEnable** function (see *TraceEnable and filtering the instruction trace on page 2-38* for more information).

4.5.2 Direct and indirect branches

For some branches it is not necessary to output the destination address. For direct branches (B, BL, or BLX <immediate>instructions) the assembler code provides an offset to be added to the current PC. All direct branches are branches whose target can be determined solely from the executed instruction. Therefore, to calculate the destination of the branch, it is necessary only to know the address of the instruction, along with the fact that it executed. See *Direct branch instructions on page 4-248* for a list of direct branch instructions.

The branch address must be output only when the program flow changes for a reason other than a direct branch. These are collectively known as indirect branches. Examples of indirect branches are:

- a load instruction (LDR or LDM) with the PC as one of the destination registers
- a data operation (MOV or ADD, for example) with the PC as the destination register
- a BX instruction, that moves a register into the PC
- a SVC instruction or an Undefined Instruction exception
- all other exceptions, such as interrupt, abort, and processor reset.

Exceptions and state changes (between ARM, Thumb, ThumbEE and Jazelle states) are indicated by outputting the destination address. Depending on the ETM architecture version, there might be no specific indication that an exception occurred.

— Note —

ThumbEE state is only supported from ETMv3.3. This state is typically used when executing dynamically compiled code, for example by Jazelle RCT technology.

4.5.3 Exceptions

For processors that support vector table relocation, the vector table resides at:

- 0x0000000-0x0000001C if **HIVECS** is LOW
- 0xffff0000-0xffff001C if **HIVECS** is HIGH.

—— Note ——

HIVECS is an input signal to the processor, that is tied HIGH to indicate the High-vectors configurations. On some processors this signal is called **VINITHI**.

In ARMv6 and later, interrupts might be relocatable to any address, and in processors implementing the Security Extensions all exceptions are relocatable. These processors are only supported by ETMv3.

In ETMv1 and ETMv2, detection of exceptions is only possible if the value of **HIVECS** remains constant during the trace run, and this value is known to the decompressor. In ETMv3 and later, knowledge of **HIVECS** is not required because exceptions are explicitly flagged in the trace.

The possible exception types and the corresponding trace behavior are:

Processor reset This causes the current instruction to be abandoned. When the processor reset is deasserted a branch occurs to the reset vector.

Interrupts (IRQ and	FIQ)
	These cause the interrupted instruction to become a branch to the appropriate exception vector.
Prefetch abort	When the aborted instruction is executed, it becomes a branch to the Prefetch abort vector.
Data abort	The instruction on which the data abort is signaled becomes a branch to the Data abort vector. This instruction might have data traced, that must be ignored.
	In ETMv1 and ETMv2, all branches to these exception vectors must be treated as an exception.
	In ETMv3, these exceptions are explicitly flagged in the protocol at the time of the branch. A branch to these exception vectors that is not flagged must be treated as a normal branch.
Undefined Instructio	n
	When the undefined instruction is encountered, it becomes a branch to the Undefined Instruction vector.
SVC	When the SVC instruction is executed, it becomes a branch to the SVC vector.
SMC	When the SMC instruction is executed, it becomes a branch to the SMC vector.
Note	

In each of these cases, the next instruction traced is the instruction at the exception vector.

The trace decompressor can treat exceptions as belonging to one of two categories:

Processor reset, IRQ, FIQ, prefetch abort

In ETMv1 and ETMv2, all branches to these exception vectors must be treated as an exception. The instruction on which the branch occurred was canceled and must not be marked as executed.

In ETMv3, these exceptions are explicitly flagged in the protocol at the time of the branch. A branch to these exception vectors that is not flagged must be treated as a normal branch.

Data abort, Undefined Instruction, SVC, SMC

In ETMv1 and ETMv2, all branches to these exception vectors must be treated as an exception. The instruction on which the branch occurred was not canceled and must be marked as executed.

In ETMv3, these exceptions are explicitly flagged in the protocol at the time of the branch. A branch to these exception vectors that is not flagged must be treated as a normal branch.

For some ARM7 and ARM9 processors, tracking the pipeline is not always possible under some exception sequences. This might result in tracing an exception by changing the pipeline status for the last instruction executed to a *Branch Executed* (BE) or *Branch Executed with Data* (BD) to the exception vector. See the relevant ETM *Technical Reference Manual* for more information.

Instruction execute means that the instruction at that address has reached the Execute stage of the pipeline and includes instructions that fail their condition codes. This is slightly different from the pipeline status codes that indicate instruction executed and condition code test passed (these codes have the letter E, standing for "Executed", in their mnemonics), and instruction executed and condition code failed (these codes have the letter N, standing for *Not Executed*, in their mnemonics).

If the instruction reaches execution but fails its condition code test, a pipeline status code or P-header is generated that includes the letter N in its mnemonic, to indicate an instruction not executed. ETMv1.2 introduced the facility to control trace using the result of the condition code test whenever an instruction is executed.

Table 4-2 on page 4-239 shows how ETMv3 traces exceptions. In many cases, exceptions can be either cancelling or non-cancelling depending on when the last instruction traced completed execution. Where an exception can be cancelling or non-cancelling, the value of r14 in the exception handler and the address of the last traced instruction

determine whether the last traced instruction was canceled. For example, when an FIQ occurs, if the last traced instruction was at r14-4, this instruction was canceled because the exception handler returns to re-execute this instruction. If the last traced instruction was at r14-8, the last traced instruction was not canceled.

Exception	Cancelling	Non-cancelling
Halt, entry to Debug state	Last instruction traced did not complete	Last instruction traced completed
Secure Monitor Call ^a (SMC)	-	SMC always completes
Asynchronous data abort	Last instruction traced (r14-8) did not complete	Last instruction traced (r14-12) completed
Jazelle/ThumbEE ^b	Last instruction traced caused the exception	Last instruction traced did not cause the exception
Processor reset	This is always cancelling	-
Undefined Instruction	-	Always non-cancelling
Supervisor Call ^a (SVC)	-	Always non-cancelling
Prefetch abort ^c External prefetch abort ^c Breakpoint debug exception ^c Watchpoint debug exception ^c BKPT instruction ^c	Last instruction traced (r14-4) did not complete	Last instruction traced (r14-8) completed
DABORT ^c Vector Catch Debug Exception	Last instruction traced (r14-8) did not complete	Last instruction traced (r14-12) completed
Generic exception for IMPLEMENTATION DEFINED exceptions	Last instruction traced did not complete	Last instruction traced completed
IRQ	Last instruction traced (r14-4) did not complete	Last instruction traced (r14-8) completed
NMI FIQ	Last instruction traced (r14-4) did not complete	Last instruction traced (r14-8) completed

Table 4-2 ETMv3 exception tracing

a. Before ARMv7, the Secure Monitor Call (SMC) was called the Secure Monitor Interrupt (SMI), and the Supervisor Call (SVC) was called the Software Interrupt (SWI).

b. Jazelle and ThumbEE exceptions can be cancelling or non-cancelling. See *Jazelle and ThumbEE exceptions on page 4-240*.

c. ARM recommends that you trace and cancel these exceptions because it is useful to output the instruction that caused the exception in the trace stream. In these cases, the instruction that causes the exception is traced and then indicated as canceled.

Processor Reset exceptions are always traced as cancelling. However, zero or more instructions might not complete execution when a processor Reset exception occurs.

Where an instruction is considered for tracing, subject to **TraceEnable**, it must be considered by the address comparators. For example, a prefetch abort can be traced in one of two ways:

- the instruction that prefetch aborts is traced and then indicated as canceled by a prefetch abort exception
- the instruction that prefetch aborts is not traced and the prefetch abort exception is non-cancelling.

When traced as cancelling, the prefetch aborted instruction address is compared by the comparators and is subject to the rules defined in *Address comparators on page 2-49*. When traced as non-cancelling, the ETM does not know the address of the prefetch aborted instruction because the instruction is not traced so the comparators do not compare based on this address.

Jazelle and ThumbEE exceptions

For Jazelle and ThumbEE exceptions, the cancelling concept is:

- if the instruction that caused the exception, for example an index check instruction, is traced, it must be canceled
- if the instruction was not traced, the exception must be non-cancelling.

For null pointer checks on loads and stores, if the instruction is traced the exception must be cancelling. Otherwise it is non-cancelling. If the data transfer is traced, decompression tools must discard the data transfer, and the ETM comparators treat the data transfer as if it were an aborted data transfer. For more information, see *Address comparators on page 2-49*.

4.5.4 32-bit Thumb instructions

The behavior of 32-bit Thumb instructions depends on the setting of bit [18], Support for 32-bit Thumb instructions, of the ETMIDR, see *ID Register, ETMIDR, ETMv2.0 and later on page 3-154*:

- If bit [18] is set to 1, each 32-bit Thumb instruction is traced as a single instruction. Address comparators only match on the address of the lower halfword of the instruction.
- if bit [18] is set to 0, each 32-bit Thumb instruction is traced as two instructions. Exceptions can occur between the two instructions. Address comparators match on the address of either halfword of the instruction.

4.5.5 Thumb CBZ and CBNZ instructions

If a CBZ or CBNZ instruction does not branch then it is traced as an instruction that failed its condition code. CBZ and CBNZ are direct branches and do not require a branch packet output when the condition matches, unless the branch output bit, bit [8], of the ETMCR is set to 1. For more information, see *Direct branch instructions on page 4-248*.

— Note

Although the CBZ or CBNZ instruction makes the required comparison, NE or E, with zero, the instruction does not update the CPSR flags.

4.6 Data trace

Data trace works by outputting the data accesses (that is address, data value, or both) performed by the processor.

Tracing every data access might require a large number of pins to achieve the required bandwidth, and data trace cannot use all of the compression techniques that are available with instruction trace. However, data trace can be optimized as follows:

User-controlled optimization

The following sections describe how you can avoid generating unnecessary data trace:

- Data access filtering
 - Address and data selection.

Data trace compression performed by the ETM

The ETM can compress the data trace by reducing the number of bits output for the data address, as described in:

- Address compression performed by the ETM on page 5-265 for ETMv1.
- *Address compression performed by the ETM on page 6-294* for ETMv2.
- *Data tracing on page 7-328*. ETMv3 supports data address compression and leading zero compression.

4.6.1 Data access filtering

The main technique that you can use to reduce data trace is to be selective about the data accesses that are observed. The trace filtering facilities generate an internal function called **ViewData**, and this is used to indicate whether data from individual locations or address regions is to be traced. See *ViewData and filtering the data trace on page 2-42* for details of the generation of the **ViewData** signal.

4.6.2 Address and data selection

You can use choose what information is output for each data access, to reduce the bandwidth of the data trace. The following three modes of operation are available:

Address only

Broadcasts only the address of the transfer, or the first address in the case of a load/store multiple. This approach is useful when checking the code to ensure that the correct address is generated for all transfers.

Data value only

Broadcasts only the data value of the transfer.

This approach is useful when there is a high degree of confidence that the address of the transfers is generated correctly, and the address of a transfer can easily be inferred by looking at the instruction that caused the access. For example, if the instruction is located in a section of code for the UART mode control you can assume that the address is that of the UART control register.

Address and data value

The address and data value option outputs both the address and data value of the transfer. This ensures that all information about the transfer is known. However, it requires a larger overall bandwidth through the trace port than the address-only or data-only options.

Because of the techniques used to decompress the trace information after it is captured, you must select a single mode of operation to apply to all data transfers. This means, for example, that in a single trace it is not possible to provide the address only for some transfers and data value only for others.

4.6.3 Preloads

Data that is transferred by a preload PLD instruction is ignored by the ETM. Preloads are not recognized as data transfer instructions because they do not cause any data trace.

4.6.4 Asynchronous data aborts

An asynchronous data abort occurs when the cache or memory system generates an error after it has signalled to the processor that the data transfer has completed. The abort is unrecoverable and usually results in the termination of the process that caused it. Examples of generating an asynchronous data abort include a program executing in Non-secure state writing to Secure memory, or a parity error in the memory system. Writes that are subject to an asynchronous data abort might be traced as having completed, because this is the view from the processor. Out-of-order data corresponding to reads subject to an asynchronous data abort might not be traced. When an asynchronous data abort is traced, you must consider this when interpreting the data trace leading up to the abort.

— Note —

In previous versions of this document:

- synchronous aborts were described as precise aborts
- asynchronous aborts were described as imprecise aborts.

4.7 Context ID tracing

Context ID tracing is possible only with ETMv1.2 or later.

– Note –

Context ID was previously known as Process ID. This has been changed to avoid confusion with the Fast Context Switch Extensions (FCSE) field, sometimes referred to as the FCSE Process ID.

Context ID is a 32-bit value accessed through CP15 register c13 that is used to identify and differentiate between different code streams. You can use the Context ID in:

- systems that dynamically load or overlay code into shared RAM
- complex operating systems to enable the trace to be filtered based on which process is executing.

Without the Context ID, software might not be able to determine the instruction address space from which the traced instructions are executing. This can result in incorrect decompression in systems with dynamic memory maps.

Most ARM processors have defined a Context ID register in the system control coprocessor (CP15). See the appropriate Technical Reference Manual for more information.

Where supported, the instruction to write to the Context ID register is:

MCR p15, 0, <Rd>, c13, c0, 1

The instruction to read the Context ID register is:

MRC p15, 0, <Rd>, c13, c0, 1

The ProcIDSize bits (bits [15:14]) of the ETMCR set to 1 the number of bytes of the Context ID bus that are traced. Table 4-3 shows the encoding of these bits.

Bits [15:14]	Meaning
b00	No Context ID tracing
b01	Context ID bits [7:0] traced
b10	Context ID bits [15:0] traced
b11	Context ID bits [31:0] traced

Table 4-3 ETMCR ProcIDSize bits

When Context ID tracing is enabled and the current value of the Context ID Register changes, this is output in the trace. The following situations might cause the Context ID to be traced:

- MCR instruction changes in the current Context ID.
- MCR instruction from Non-secure state changes the Non-secure Context ID in systems that implement the Security Extensions.
- Changing from the Non-secure state to the Secure state in systems that implement the Security Extensions.
- Changing from the Secure state to the Non-secure state in systems that implement the Security Extensions.
- A processor reset caused the Context ID to be reset to a known value.

In all these cases, the Context ID might not be traced if the watched part of the Context ID value does not change. For example, if you are only tracing bits [7:0] of the Context ID:

- an implementation might not trace the Context ID on a Context ID change that does not change bits [7:0] of the Context ID
- if any of Context ID bits [7:0] change, they are always traced.

In a system that implements the Security Extensions, if the Non-secure Context ID is changed from the Secure state this is not a change to the current Context ID and is not traced as a Context ID change. In this case, the data for the MCR instruction that changes the Non-secure Context ID is traced as a normal data packet and is subject to the normal rules for tracing coprocessor register transfers.

After a processor reset, the Context ID is UNKNOWN. When tracing through a processor reset, the current Context ID is UNKNOWN after the Reset exception until it is explicitly changed by writing to the CP15 Context ID Register. If the processor resets the Context ID to a known value, this value is output when Context ID changes, and this new Context ID is used for Context ID comparisons. Otherwise, the ETM uses the last known Context ID for comparisons. If the Context ID changes, the new Context ID is used for comparisons from when the first instruction is executed after the reset.

4.8 Debug state

When the ARM processor enters debug state, instruction execution stops. This means that tracing also stops and the FIFO continues to drain until empty.

Instructions executed in debug state are ignored by the ETM.

When the ARM processor exits debug state, tracing restarts if tracing is enabled. The reason code that is generated indicates that the ARM processor has exited from debug state.

If an overflow has occurred on entry into debug state, the debug tools can detect this by reading the ETMSR. For more information see *ETM Status Register*; *ETMSR*, *ETMv1.1 and later on page 3-112* and *Processor stalling*, *FIFOFULL on page 2-46*.

For more information about Debug state see:

- the Debug part of the ARM Architecture Reference Manual
- the data sheet or *Technical Reference Manual* for the appropriate processor.

4.9 Endian effects and unaligned access

ARM processors support big-endian modes of operation, and some forms of unaligned access. When these occur, the data address requested by the instruction can be different from the address accessed in memory, and the order of the bytes in a word or halfword might be changed. Depending on the situation, you might be interested in the memory view or the processor view of the address and data value accessed.

4.9.1 Summary of ARM behavior

For a load or store, the mapping between the data address and data value in memory, and the value transferred to or from the register depends on:

- the alignment, bits [1:0], of the address
- the size of the transfer
- the value of the U and B bits in the CP15 System Control Register
- the value of the Ebit in the Current Program Status Register (CPSR).

The U bit controls whether certain unaligned loads and stores, such as LDR and STR, rotate the data value in the accessed word, or perform a true unaligned access (ARMv6 and later). This bit is set to 1 shortly after a processor reset and is normally left unchanged after this point. Therefore, its value is not included in the trace.

The B bit controls whether *little-endian* (LE) or *word-invariant big-endian* (BE-32) mappings apply to data transfers. In BE-32, byte and halfword transfers have their addresses modified so that the lowest addressed byte corresponds to the most significant byte of a word. For example, a load of a byte at address 0x2000 in fact loads the value at memory address 0x2003. This bit is set to 1 shortly after a processor reset and is normally left unchanged after this point. Therefore, its value is not included in the trace.

The E bit controls whether *byte-invariant big-endian* (BE-8, ARMv6 and later) mappings apply to data transfers. It cannot be set to 1 at the same time as the B bit. In BE-8, halfword and word transfers have the bytes in the data value swapped so that the most significant byte of a word is stored in the lowest addressed byte. Because this bit is in the CPSR, the setting of this bit can change between transfers. If it is set to 1, this is indicated in the trace with the data transfer if data address tracing is enabled.

If either the B or E bit is set to 1 during a VFP double-precision transfer, the word at the lower location corresponds to the high VFP register number, and the word at the higher location corresponds to the lower register number. For example, if a double-precision value is loaded from address 0x2000 into registers R0 and R1 in LE, the word at 0x2000 is loaded into register R0 and the word at 0x2004 is loaded into register R1. If however the transfer occurs in BE-8 or BE-32, the word at 0x2000 is loaded into register R1 and the word at 0x2004 is loaded into register R0.

For more information, see the ARM Architecture Reference Manual, where this topic is covered extensively.

4.9.2 Representation of data in the trace

If the address requested by the instruction does not match the address accessed in memory, the address requested by the instruction is traced. This means the *processor view* is traced.

When considering data tracing:

- The memory view refers to the order in which bytes are transferred to or from memory.
- The processor view refers to the order of the bytes in the source or destination register.

When these two views do not match, the version traced depends on the ETM architecture version:

- in ETMv1, the memory view of the data is traced
- in ETMv2 and later, the processor view of the data is traced.

This only applies to the order of data in a word or halfword. When VFP double-precision transfers are traced in BE-8 or BE-32, the order of the words is given according to the memory view. The trace decompressor must therefore be aware of the current endianness configuration to reconstruct the data transferred to or from each register for these instructions.

The values traced are the values before sign extension. Therefore an LDRSB of the value 0xAB causes the value 0xAB to be traced, not 0xFFFFFAB.

4.10 Definitions

This section defines some terms used in the signal protocol definitions.

4.10.1 Load/Store Multiple (LSM) instructions

Some sections of this specification refer to *Load/Store Multiple* (LSM) instructions. These are instructions that passed their condition codes and cause more than one data transfer.

The LSM instruc	tions are:
LDC{2}	Load coprocessor.
LDM{ <amode>}</amode>	Load multiple.
LDRD	Load register dual.
LDREXD	Load register exclusive doubleword.
MCRR{2}	Move to coprocessor from two ARM core registers.
MRRC{2}	Move to two ARM core registers from coprocessor.
POP	Pop multiple registers.
PUSH	Push multiple registers.
RFE	Return from exception.
SRS	Save return state.
STC{2}	Store coprocessor.
STM{ <amode>}</amode>	Store multiple.
STRD	Store register dual.
STREXD	Store register exclusive doubleword.
SWP	Swap a word.
SWPB	Swap a byte.
VLDM	Vector load multiple. Loads multiple extension registers from consecutive memory locations.
VLDn	Vector load, where n is the number of elements to load, from 1 to 4.
VLDR.64	Vector load register, 64-bit option.
VMOV, between	two ARM core registers and two single-precision registers
	Vector move that transfers the contents between two single-precision VFP registers and two ARM core registers.
VMOV, between	two ARM core registers and a doubleword extension register
	Vector move that transfers the contents between two ARM core registers and a doubleword extension register.
VPOP	Vector pop. Loads multiple consecutive extension registers from the stack.
VPUSH	Vector push. Stores multiple consecutive extension registers to the stack.
VSTM	Vector store multiple. Stores multiple extension registers to consecutive memory locations.
VSTn	Vector store, where n is the number of elements to store, from 1 to 4.
VSTR.64	Vector store register, 64-bit option.

4.10.2 Data Instructions

An instruction is a data instruction if it passed its condition code test and caused a data transfer.

Data instructions comprise all LSM instructions and the following:			
BXJ	Branch and exchange Jazelle.		
CLREX	Clear exclusive.		
LDR{T}	Load register.		
LDRB{T}	Load register byte.		
LDREX	Load register exclusive.		
LDREXB	Load register exclusive byte.		
LDREXH	Load register exclusive halfword.		

LDRH{T}	Load register halfword.		
LDRSB{T}	Load register signed byte.		
LDRSH{T}	Load register signed halfword.		
MCR{2}	Move to coprocessor from ARM core register.		
MRC{2}	Move to ARM core register from coprocessor.		
STR{T}	Store register.		
STRB{T}	Store register byte.		
STREX	Store register exclusive.		
STREXB	Store register exclusive byte.		
STREXH	Store register exclusive halfword.		
STRH{T}	Store register halfword.		
TB{B H}	Table branch, Thumb and ThumbEE instruction sets only.		
VDUP, ARM co	VDUP, ARM core register		
	Vector duplicate. Duplicates an element from an ARM core register into every element of the destination vector.		
VLDR.32	Vector load register, 32-bit option.		
VMOV, ARM co	pre register to scalar		
	Vector move that copies a byte, halfword, or word from an ARM core register into an Advanced SIMD scalar.		
VMOV, between	ARM core register and single-precision register		
	Vector move that transfers the contents between a single-precision VFP register and an ARM core register.		
VMOV, scalar to ARM core register			
	Vector move that copies a byte, halfword, or word from an Advanced SIMD scalar to an ARM core register.		
VMRS	Vector move, extension system register (FPSCR) to general-purpose register.		
VMSR	Vector move, general-purpose register to extension system register (FPSCR).		
VSTR.32	Vector store register, 32-bit option.		
DVT with a section of the institution of the section of the section of the institution of the Train			

BXJ might not trace data in all implementations, but can always be treated as a data instruction. It is IMPLEMENTATION DEFINED whether data is traced. If data is traced, it is a load of Jazelle local variable 0.

Preload (PLD) instructions are not data instructions because they do not cause any data trace. See *Preloads on page 4-242*.

Data instructions in Jazelle state are IMPLEMENTATION DEFINED.

— Note -

• The following instructions are not LSM instructions and are not data instructions even though their mnemonics are the same as other LSM and data instructions:

VMOV, register

VMOV, immediate.

• The following instruction is not a data instruction even though it has the same mnemonic as a data instruction: VDUP, scalar.

4.10.3 Direct branch instructions

Direct branches in ARM, Thumb, and ThumbEE instruction sets are defined to be the following:

В	Branch.
BL	Branch with link.
BLX immed	Branch with link and exchange instruction sets, immediate.
CBZ	Compare and branch on zero, Thumb and ThumbEE instruction sets only.
CBNZ	Compare and branch on nonzero, Thumb and ThumbEE instruction sets only.

ENTERX Enter ThumbEE state, from	m Thumb state only.
----------------------------------	---------------------

LEAVEX Leave ThumbEE state, from ThumbEE state only.

In ETMv1.x there are no direct branches in Jazelle state. In ETMv3.0 and later direct branches in Jazelle state are defined to be the following:

if <cond></cond>	Conditional branch.
if_icmp <cond></cond>	Conditional branch.
if_acmp <cond></cond>	Conditional branch.
goto	Unconditional branch.
jsr	Jump to subroutine.
ifnull	Conditional branch.
ifnonnull	Conditional branch.
goto_w	Long unconditional branch.
jsr_w	Long jump to subroutine.

Any branch not caused by a direct branch is traced as an indirect branch, even if the destination can be inferred by the decompressor. For example, the ARM instruction ADD pc, pc, #4 is an indirect branch.

4.10.4 Exception return instructions

Table 4-4 shows the instructions that generate an exception return when the instruction passes its condition code check.

Description	Example Mnemonic	ARM Profile
Load multiple with the PC and CPSR	LDM (exception return)	v-7A, v7-R,
Return from Exception	RFE	earlier
Data processing instruction that modifies the PC and has the S bit set	MOVS PC, LR PC, SUBS PC, LR	
Exception return ^a	ERET	
POP or LDM that loads into the PC	LDM, POP	v7-M ^b
Load to the PC	LDR PC	
Branch and exchange with any register	BX Rn	

a. Only if the Virtualization Extensions are implemented. See Virtualization Extensions, ETMv3.5 on page 7-345.

b. In ARMv7-M, these instructions are only considered to be exception return instructions if they transfer one of the special values into the PC.

4.11 Coprocessor operations

This section describes the three different types of coprocessor instruction:

- Coprocessor data operation
- Coprocessor data transfer
- Coprocessor register transfer.

4.11.1 Coprocessor data operation

A *Coprocessor Data Operation* (CPDO) occurs when the processor executes a CDP instruction. A CPDO instructs a coprocessor to perform an internal data operation. This cannot produce any data trace and is treated exactly the same as any other instruction.

4.11.2 Coprocessor data transfer

A *Coprocessor Data Transfer* (CPDT) occurs when the processor executes an LDC or STC instruction. CPDT instructions are treated in the same way as standard processor loads and stores. Only when you analyze the disassembled trace information can you determine that the data access involved a coprocessor.

ETMv1

In ETMv1, it is important that the number of words transferred for an LDC or STC instruction can be statically determined from the instruction. To do this, the decompressor requires specific knowledge of the coprocessor involved because the number of data packets is not directly encoded in the instruction but is determined by the coprocessor during execution of the instruction. The debugger must be aware of this mapping.

4.11.3 Coprocessor register transfer

A Coprocessor Register Transfer (CPRT) occurs when the processor executes any of the following instructions:

- MCR
- MCRR
- MRC
- MRRC

These instructions move data between the processor registers and the coprocessor. There is no address related to a CPRT. The data size is always 32 bits for MCR and MRC, and 64 bits for MCRR and MRRC instructions.

Up to ETMv2.x

ViewData is ignored when the processor determines whether to trace a CPRT. This is because a CPRT does not have an associated data address associated. Instead, a configuration bit selects whether the data must be captured. This is the as MonitorCPRT bit, bit [1] of the ETMCR, register 0x000.

ETMv3.0 upwards

Although CPRTs cannot be filtered based on data address, they can be filtered based on the address of the instruction associated with them. A bit in the ETMCR, FilterCPRT, is used with MonitorCPRT to enable you to use **ViewData**. See *Main Control Register, ETMCR on page 3-100* for information about how to use **ViewData** with CPRTs.

4.12 Wait For Interrupt and Wait For Event

.

•

Processors might implement either or both of:

- a Wait For Interrupt (WFI) mechanism
- a Wait For Event (WFE) mechanism.

If implemented, these mechanisms enable the processor to execute a WFI or WFE instruction and then stop execution until an interrupt or event occurs. Some systems might stop the clocks, or save energy by removing power to the processor while waiting for the interrupt or event.

When tracing a processor that halts execution on a WFI or WFE instruction, the ETM behaves as follows:

- 1. The WFI or WFE instruction is presented in the trace if **TraceEnable** is HIGH and instruction tracing is enabled.
- 2. The ETM drains its FIFO. When this is complete, it does not generate any more trace. The system must not stop the clocks until the FIFO has drained.
- 3. If power is removed or the ETM clock is stopped, it is IMPLEMENTATION SPECIFIC whether cycle accuracy is maintained while waiting for the interrupt or event.

An ETM might stop tracing while the processor is waiting for an interrupt or waiting for an event. In this case, when the interrupt or event occurs tracing restarts, using the normal trace starting sequence. If the ETM FIFO overflowed before the WFI or WFE instruction executed, this must be indicated when tracing restarts. If the time spent waiting for the interrupt or event is short, for example execution restarts before the ETM FIFO has fully drained, the ETM might not restart tracing immediately and trace might be lost.

If an implementation removes power while waiting for the interrupt or event, it must use the OS Save and Restore registers to save the ETM state before power is removed, and to restore the ETM state when power is restored. For more information, see *Power Down support on page 3-203*.

4 Signal Protocol Overview 4.12 Wait For Interrupt and Wait For Event
Chapter 5 ETMv1 Signal Protocol

This chapter describes the signal protocol for ETMv1 It contains the following sections:

- ETMv1 pipeline status signals on page 5-254
- ETMv1 trace packets on page 5-256
- Rules for generating and analyzing the trace in ETMv1 on page 5-257
- Pipeline status and trace packet association in ETMv1 on page 5-259
- Instruction tracing in ETMv1 on page 5-260
- Trace synchronization in ETMv1 on page 5-262
- Data tracing in ETMv1 on page 5-264
- Filtering the ETMv1 trace on page 5-267
- FIFO overflow on page 5-268
- Cycle-accurate tracing on page 5-269.
- Tracing Java code, ETMv1.3 only on page 5-270.

5.1 ETMv1 pipeline status signals

You can consider the pipeline status as a view of the Execute stage of the pipeline. Any side effects of the instruction, for example an aborted load or a write to the PC, are observed immediately, before the pipeline status for the next instruction is generated. This means that the protocol is independent of the exact pipeline implementation of the ARM processor.

Each executed instruction generates a single pipeline status message on the **PIPESTAT** pins of the port. These are shown in Table 5-1.

Table 5-1 PIPESTAT messages

Status	Mnemonic	Meaning	Description
b000	IE	Instruction Executed	Indicates an instruction has been executed that has not generated any associated trace packets. This includes load or store instructions that did not have their data traced. Usually used for an operation that did not cause a branch, but it is also used for direct branches, that is where the destination can be worked out by referring back to the code image.
b001	ID	Instruction Executed with Data	A load or store instruction has been executed, and the memory access is output on the trace port.
b010	IN	Instruction Not Executed	An instruction has reached the Execute stage of the pipeline, but failed its condition code test.
b011	WT	Wait	No instruction was executed in the cycle and the pipeline has not advanced. This might be for several reasons. For example, the memory system might have asserted the wait signal to the processor, or the processor might be performing an internal cycle. Wait cycles are also generated when tracing is disabled. Wait cycles are used to output trace packet data. If no packet is output in this cycle, this status is replaced by Trace Disabled.
b100	BE	Branch Executed	This is generated when an indirect branch is executed (that is a branch whose target address cannot be directly inferred from the source code). A destination address is required for the branch. Direct branches can also generate this status. The trace port can optionally be switched into a mode where it outputs this status for all branches.
b101	BD	Branch Executed with Data	Used whenever a data access causes a branch, (occurs when a load instruction has the PC as the destination register).
b110	TR	Trigger	Indicates that a trigger condition has occurred. See <i>Trigger</i> <i>PIPESTAT signals on page 5-255</i> .
b111	TD	Trace Disabled	The trace might be disabled to prevent the TPA from filling up with unwanted information. This encoding is used when the trace is disabled or when no packet is output on a wait cycle.

For multi-cycle instructions, and for cycles where the memory system has asserted a wait signal, wait cycles are indicated.

Instructions that are fetched but not executed, because of an executed branch, are not indicated as Instruction Not Executed (IN), but as Wait (WT). Only instructions that reach the Execute stage of the pipeline are traced, with the exception of instructions that are canceled because of an interrupt, prefetch abort, or processor Reset exception (see *Exceptions on page 4-237*).

Every time the processor performs a branch operation (BE or BD), at least two instructions that have been fetched into the pipeline are discarded. However, for the two cycles after a branch, the pipeline status pins are re-used to output an address packet offset that indicates how many branch addresses are currently in the on-chip FIFO. For more information, see *Address Packet Offset on page 5-262*.

The association between trace packets and pipeline status signals is summarized in *Pipeline status and trace packet association in ETMv1 on page 5-259*.

5.1.1 Trigger PIPESTAT signals

Rather than having a dedicated pin to indicate a trigger event, a special pipeline status encoding is used.

When a trigger event occurs, the TR (Trigger) pipeline status replaces the current pipeline status and the pipeline status that is replaced is output on the **TRACEPKT[2:0]** pins. The FIFO draining is stopped for that cycle to enable this to happen, and the decompressor must take account of this.

To ensure that trace trigger events can be used to trigger external logic, such as a logic analyzer, it is important that generation of the TR pipeline status is not delayed. The TR pipeline status must be generated as soon as possible after the trigger event goes active. This means that a TR can occur before the instruction that caused it is traced.

— Note

Trace discontinuities result in an imprecise the trigger condition. They can be caused by overflow of the FIFO, or **TraceEnable** going inactive. Therefore, decompression of the trace does not associate the trigger with a particular processor cycle. In addition, if an instruction causes the trigger to occur, the trigger status might not be generated on the pipeline status for that instruction.

5.2 ETMv1 trace packets

The **TRACEPKT** pins output packaged address and data information related to the pipeline status. All packets are eight bits in length, irrespective of the number of **TRACEPKT** pins implemented. The trace packets are output on the **TRACEPKT** pins as follows:

- **Four pins** A packet is output over two cycles on **TRACEPKT[3:0]**. In the first cycle packet [3:0] is output and in the second cycle packet [7:4] is output.
- **Eight pins** A packet is output in a single cycle on **TRACEPKT**[7:0].
- Sixteen pins Up to two packets can be output per cycle. If there is only one valid packet, it is output on TRACEPKT[7:0], and TRACEPKT[15:8] is UNKNOWN. If there are two packets to output, the first is output on TRACEPKT[7:0] and the second on TRACEPKT[15:8].

An additional pin indicates the type of packet being output. **TRACESYNC** is HIGH on the first cycle of a PC address packet sequence. See *Trace synchronization in ETMv1 on page 5-262* for more information.

You must be aware of the rules used when outputting trace packets. These are described in *Rules for generating and* analyzing the trace in *ETMv1* on page 5-257.

5.3 Rules for generating and analyzing the trace in ETMv1

This section describes the restrictions and requirements that are observed during the generation of trace packets in ETMv1. This information is very important because the software that decompresses the trace must always be able to infer:

- when there is valid data on the TRACEPKT pins
- which data packets are associated with particular instructions
- whether there is valid **TRACEPKT** data on cycles with a pipeline status other than WT (Wait).

The rules for trace packet generation in ETMv1 are:

- Packets generated by a particular instruction must form a continuous block in the packet stream.
- Gaps in a trace packet block are permitted only when the normal **PIPESTAT** for a particular cycle is WT. In this case the **PIPESTAT** is changed to be TD (Trace Disabled), indicating that there is no data in the trace packet. This means that you can discard all TD packets unless you are performing cycle-accurate tracing as described in *Cycle-accurate tracing on page 5-269*. When TDs are filtered out, the block of packets appears continuous.
- The group of packets for a particular instruction cannot start on or before any previous functional **PIPESTAT** (IE, IN, ID, BE, or BD). This includes any *Address Packet Offset* (APO) cycles for the instruction (described in *Address Packet Offset on page 5-262*). For example, a BE (Branch Executed) followed by an ID (Instruction Executed with Data) causes the packets to be delayed until after the BE and APOs. If an instruction generates Wait **PIPESTAT** s before generating its functional **PIPESTAT**, the packets for this instruction can begin on any of these Wait cycles (provided that any gaps in the packet stream are indicated by a TD).
- When the FIFO is not empty, packets generated by a particular instruction must be generated immediately after any data already in the FIFO is output. This means that there must be no gaps between the packets.
- When the FIFO is empty, the start of the group of packets for a particular instruction must occur no later than the associated **PIPESTAT**.

— Note -

If a trigger occurs, all subsequent trace packets are delayed by one cycle. This cycle outputs the replacement pipeline status.

5.3.1 Additional considerations for 16-bit ports

You must treat a 16-bit port slightly differently to deal with the possibility of port transactions that do not use the full port width.

The following rules apply for 16-bit ports:

- a single packet is output only if the **PIPESTAT** is not WT (Wait)
- the first packet of a branch address must always be output on **TRACEPKT**[7:0].

There are three exceptions to these rules, when it can be guaranteed that the next trace packet has an associated **TRACESYNC**. The exceptions are:

- When the FIFO is draining after an overflow has occurred. The decompressor must be aware that FIFO draining can generate an empty byte. The address packet offset for this BE (Branch Executed) might not be zero if the FIFO has not drained completely when tracing is enabled.
- When the ARM processor is in debug state. This is indicated by **DBGACK** asserted HIGH.
- When the FIFO is draining because tracing has been disabled.

5.3.2 Example ETMv1 trace

Consider the following simple code fragment, where memory location 0x0020000 contains the value 0x44332211:

5 ETMv1 Signal Protocol 5.3 Rules for generating and analyzing the trace in ETMv1

1000	MOV	R2, ‡	#20000		
1004	LDRB	R0,	[R2]	;	0x11
1008	LDRH	R0,	[R2]	;	0x2211
1012	LDR	R0,	[R2]	;	0x44332211
1016	NOP				
1020	В	1000	0		

The execution of this code on an ARM7TDMI processor produces the trace output shown in Example 5-1. Data address tracing is disabled. Significant cycles are labeled in bold, for example, **Branch**.

TD 4 (550) 410			
TRACESYNC	PIPESIAI[2:0]	TRACEPKI[7]	IRACEPKI[6:0]
0		0	0000001
0		0	0000001
0		0	0000001
0		0	0000001
0	IE	0	0000001
0	ID	0	0000001
0		0	0000001
0	TD	0	0000001
0	TD	0	0000001
0	TD	0	0000001
0	ID LDRB executed	0	0010001 Byte data
0	TD	0	0000001
0	TD	0	0000001
0	TD	0	0000001
0	TD	0	0000001
0	TD	0	0000001
0	ID LDRH executed	0	0010001 Halfword data
0	WT	0	0100010 Halfword data
0	TD	0	0000001
0	TD	0	0000001
0	WT	0	0010001 Word data
0	WT	0	0100010 Word data
0	WT	0	0110011 Word data
0	WT	0	1000100 Word data
0	ID LDR executed	0	0000001 Unused
0	TD	0	0000001
0	TD	0	0000001
0	TD	0	0000001
0	IE	0	0000001
1	BE	0	0000000 Branch

Example 5-1 Sample ETMv1 trace output

The trace output shown in Example 5-1 is analyzed as follows:

- All packets output with TD **PIPESTAT**s can be discarded.
- The byte data must be output on the same cycle as its associated ID (Instruction Executed with Data) **PIPESTAT**, because there are no WT (Wait) cycles between it and the preceding IE (Instruction Executed).
- The packets for the LDRH cannot occur on or before the ID **PIPESTAT** that is associated with the LDRB instruction. Therefore the first byte for the LDRH instruction is output in the same cycle as its associated ID **PIPESTAT**, with the second byte following immediately on a WT cycle.
- The LDRH instruction requires two packets, so the data packets following the second LDRH packet must be associated with the next instruction to be executed. That instruction is an LDR, and requires four packets. These are output on Wait cycles, and then the LDR generates its functional **PIPESTAT** (ID).
- When the functional **PIPESTAT** for the LDR is generated, no associated packet data remains to be output, so **TRACEPKT** is unused in this cycle.

5.4 Pipeline status and trace packet association in ETMv1

Table 5-2 shows the various trace packets that can be associated with different types of pipeline status.

Table 5-2 PIPESTAT and TRACEPKT association

Pipeline status	Associated trace packets
IE (Instruction Executed)	No packets.
ID (Instruction Executed with Data)	Data value only. 1 packet for bytes, 2 packets for halfwords, 4 packets for word transfers. n * 4 packets for load/store multiple operations, where n is the number of registers transferred.
ID (Instruction Executed with Data)	Address only. 1-5 packets containing the address of the transfer. For load/store multiples this is the address of the first transfer in the sequence.
ID (Instruction Executed with Data)	Data value and address. A number of packets for address followed by a number of packets for data. The address packets are the same as for ID, address only. The Data packets are the same as for ID, data value only.
IN (Instruction Not Executed)	No packets.
WT (Wait)	No packets.
BE (Branch Executed)	1-9 ^a packets containing the branch destination. The most significant bit of each packet, bit [7], indicates if an additional packet is to follow. When bit [7] is HIGH there is an additional packet, when bit [7] is LOW it is the last packet. For a 5-packet branch destination, bits [6:4] of the final packet are used to indicate the reason for the branch address, for example a trace discontinuity.
BD (Branch Executed with Data)	A number of packets providing the information on the data access, followed by 1-9 ^a packets containing the branch destination. The packets holding information on the data access are the same as those described in the ID entries in this table.
TR (Trigger)	The TRACEPKT [2:0] pins are used to output the pipeline status that is generated.
TD (Trace Disabled)	No packets. TRACEPKT[0] is used to indicate the status of TraceEnable when cycle-accurate tracing is enabled.

a. 1-5 packets of address plus (for ETMv1.2 or later only) 1-4 packets of Context ID.

5.5 Instruction tracing in ETMv1

Instruction trace works by outputting the destination address of branches. This section contains information about instruction tracing that relates specifically to ETMv1. For a more general description of instruction tracing with the ETM, see Chapter 4 *Signal Protocol Overview*.

5.5.1 Direct branches to the exception vector table

In ETMv1, a direct branch to an address in the vector table is traced as an indirect branch.

5.5.2 ARM and Thumb code

Bit [0] of the address indicates whether the destination of the branch is ARM code (bit [0] LOW) or Thumb code (bit [0] HIGH).

Bit [1] of the address is traced as zero for ARM instruction accesses, regardless of the alignment of the instruction address. The decompressor must ignore bit [1] of the address for ARM instruction accesses. This bit of the address is reserved for future expansion.

5.5.3 Java code

When tracing Java code (in ETMv1.3 only), bit [0] indicates bit [0] of the bytecode address. Bit [7] of the fifth address packet is used to indicate a branch to Java code (see *Moving to and from Jazelle state (ETMv1.3 only) on page 5-261*).

5.5.4 Compressed branch address packet structure

When a processor performs a branch operation the destination of the branch is often reasonably close to the current address. The spatial locality of branch destinations provides additional compression of the branch addresses. It is necessary to output only the low order bits that have changed since the last branch. The full address can be reconstructed when decompression of the trace information takes place.

All trace packets are eight bits in length and a branch address can be made up of between one and five packets. The **TRACESYNC** signal indicates the first packet and is asserted HIGH only for the first packet of any branch address.

Each packet of a branch address is structured so that the most significant bit (bit [7]) indicates if there are more address packets. This makes it possible for the decompressor to detect the last packet. If bit [7] is HIGH, another address packet follows. Bit [7] LOW means it is the last address packet.

To decide how many packets are required, the on-chip logic registers the last branch address that it has output, and when another branch occurs, the new address is compared with the one that was previously output. Only sufficient low order bits must be output to cover all the bits that have changed in the address. For example, if the upper 12 bits of the address are unchanged and A[19] is the most significant bit to have changed, then it is only necessary to output A[19:0]. You can do this in three address packets instead of five.

A full 32-bit address is made up of five packets. In ARM and Thumb state, the first four have bit [7] HIGH and the last packet has bit [7] LOW. The address is made up as follows:

Address[6:0]	Bits [6:0] of first packet, bit [7] HIGH.
Address[13:7]	Bits [6:0] of second packet, bit [7] HIGH
Address[20:14]	Bits [6:0] of third packet, bit [7] HIGH.
Address[27:21]	Bits [6:0] of fourth packet, bit [7] HIGH.
Address[31:28]	Bits [3:0] of last packet, bit [7] LOW.

This is shown in Figure 5-1 on page 5-261.



Figure 5-1 Full address output in ARM and Thumb state

_____ Note _____

When an address is output that is less than 32 bits the new address value replaces the appropriate bits in the previously output branch address. The value does not have to be added to or subtracted from the previous value, nor is it based on the immediately preceding PC value.

Moving to and from Jazelle state (ETMv1.3 only)

When in Jazelle state or moving to and from Jazelle state, bit [7] of the fifth address packet is used as follows:

Bit [7] asserted	When branching into Jazelle state.
Bit [7] cleared	When branching into ARM/Thumb state.

5.5.5 Branch reason codes

Bits [6:4] of the fifth packet of a full branch address contain a reason code. The reason code indicates why the full branch is been generated. The list of possible codes is shown in Table 5-3.

Table 5-3 Branch reason codes

Bits [6:4]	Description
b000	A normal PC change. Periodic synchronization point, in ETMv1.1 or earlier.
b001	Tracing enabled.
b010	Trace restarted after a FIFO overflow.
b011	The processor has exited from debug state.
b100	Periodic synchronization point, in ETMv1.2 or later.
b101-b111	Reserved for future expansion.

Any reason code other than b000 or b100 indicates a discontinuity in the trace.

5.6 Trace synchronization in ETMv1

For large trace captures the first trace sample is likely to be lost from the TPA (overwritten by a newer trace sample) by the time that the trigger event occurs. For this reason it is necessary to periodically output synchronization information so that the decompression of the trace can be accomplished successfully. The ETMv1 trace synchronization mechanisms are described in the following sections:

- Address Packet Offset
- Full address output
- Context ID tracing on page 5-263.

5.6.1 Address Packet Offset

The *Address Packet Offset* (APO) is used by the decompressor to synchronize between the pipeline status signals (**PIPESTAT**) and the trace packet signals (**TRACEPKT**).

Every time the processor performs a branch operation, at least two instructions that have been fetched into the pipeline are discarded, and the PIPESTAT pins are re-used to output an APO over those two cycles.

The APO indicates the number of addresses that the decompressor must skip, including the cycle on which the branch **PIPESTAT** signal is generated. APOs can take a value of 0-3 on each cycle, so offsets ranging from 0-14 can be output. (The value of 15 is reserved to indicate that the offset is too large to be encoded.) Only two of the three PIPESTAT bits are used to avoid conflicting with BE (Branch Executed) and TR (Trigger), that can occur at any time.

The least significant two bits of the APO are output during the first cycle after a branch. The most significant two bits are output during the second cycle. An offset of 0 specifies that the next **TRACESYNC** in the trace determines the first packet of the address. An offset of 1, for example, indicates that the second **TRACESYNC** in the trace identifies the start of the associated branch packets.

— Note —

Wait states might result in more than two WT cycles following a branch. No attempt is made to use these additional cycles to output a larger offset.

If a BE is observed in an APO cycle, this indicates that the previous BE has been abandoned. The address for this abandoned branch is still output, and can be ignored.

A TD (Trace Disabled) PIPESTAT cannot be observed in an APO cycle.

If a trigger occurs, the TR is output on PIPESTAT[2:0] and the APO is output on the TRACEPKT pins (see *Trigger PIPESTAT signals on page 5-255*).

5.6.2 Full address output

For large trace captures it is necessary to periodically output a full 32-bit address so that the trace can be correctly decompressed.

A cycle counter is implemented. When this counter reaches its maximum count of 1024 a full address is output, for an indirect branch, at the next opportunity, provided that the FIFO can accept the five trace packets required without overflowing. If this is not possible then the branch is treated normally. This process continues for up to 512 cycles until there is enough space in the FIFO to accept a full 32-bit address. The ETM resets the counter whenever a full address is generated.

If there are no indirect branches (such as in a large program loop), or there is insufficient space in the FIFO, a full address is not generated. In this case a full 5-packet address is forced by either:

- Turning the next direct branch into a 5-packet indirect branch. The direct branch is made indirect by generating a BE (Branch Executed) pipeline status.
- Forcing the next indirect branch to be a 5-packet branch, even if this was not scheduled.

Both of these measures can cause an overflow to occur. However, this drawback is a reasonable penalty for ensuring synchronization.

ETMv1.2 or later assigns a reason code of b100 to these full addresses. ETMv1.0 and ETMv1.1 use reason code b000.

5.6.3 Context ID tracing

Context ID tracing is possible only in ETMv1.2 and later.

When a 5-packet address is output that does not have a b000 reason code, a Context ID is traced following the address (provided that ProcIDSize is not b00).

When the Context ID changes, the next branch that occurs (whether direct or indirect) forces the new Context ID to be output.

The packets containing the address and the Context ID must be contiguous, but the continuity bit on the fifth address packet must remain LOW.

5.7 Data tracing in ETMv1

Data trace works by outputting the data accesses (that is address, data value, or both) performed by the processor. This section contains information about data tracing that relates specifically to ETMv1. For a more general description of data tracing with the ETM, see Chapter 4 *Signal Protocol Overview*.

5.7.1 PIPESTAT signals indicating data accesses in the pipeline

The ETM generates specific pipeline status encodings to indicate which load and store instructions caused packets to be inserted into the trace stream. A load/store operation can be signaled in four possible ways, depending on the state of **ViewData** and whether the instruction causes a branch. The possible signals are:

IE (Instruction Executed)

An instruction has executed and one of the following applied:

- the instruction was not a load/store operation
- the instruction was a load/store operation but the data access was not placed into the trace stream because **ViewData** was inactive.

Instruction execute means that the instruction at that address has reached the Execute stage of the pipeline and includes instructions that fail their condition codes. This is slightly different from the pipeline status codes that indicate instruction executed and condition code test passed (these codes have the letter E, standing for *Executed*, in their mnemonics), and instruction executed and condition code failed (these codes have the letter N, standing for *Not Executed*, in their mnemonics).

If the instruction reaches execution but fails its condition code test, a pipeline status code or P-header is generated that includes the letter N in its mnemonic, to indicate an instruction not executed. ETMv1.2 introduced the facility to control trace using the result of the condition code test whenever an instruction is executed.

ID (Instruction Executed with Data)

A load/store instruction has executed causing a data access, and **ViewData** was active when the access occurred.

BD (Branch Executed with Data)

This special case is similar to Instruction Executed with Data, except that the instruction also caused a write to the PC. There are two possible reasons for this:

- there was an explicit load operation to the PC
- the load/store was aborted.

Both of these occurrences cause the processor to branch, and therefore the trace packets must include a branch destination address in addition to any packets associated with the data transfer.

BE (Branch Executed)

An instruction has executed and one of the following applied:

- the instruction was not a load/store operation but caused a write to the PC
- the instruction was a load to the PC and ViewData was not active when the access occurred
- an exception occurred.

This **PIPESTAT** signal is used for all indirect branches. See *Instruction trace on page 4-237* for more details.

5.7.2 Load/Store Multiple instructions

For LSM instructions, **ViewData** is sampled for the first access of the sequence only. This ensures that either none or all of the words transferred are traced. This is necessary for successful decompression, and because the transferred data must be associated with the correct ARM core registers. LSM instructions are listed in *Definitions on page 4-247*.

—— Note ——

Non-Wait **PIPESTAT** values (that is, those that indicate an instruction was executed) are always given on the last cycle the instruction is executing. This is important for LSM instructions that execute and return data for several cycles.

5.7.3 Trace packet sequence for data accesses

A data access can cause several different types of trace packet to be inserted into the trace packet stream. The sequence of packet types is always the same, although some packets might not be generated depending on the type of access.

The sequence of trace packet types for data accesses is as follows:

1. Address of data access.

If the trace port is configured to capture the address of data accesses, this address is the first information to be placed into the trace stream. Between one and five trace packets are required to encode the address, in a similar manner to branch addresses (see *Compressed branch address packet structure on page 5-260*). The address is compressed relative to the last data address output. Bit [7] of each packet indicates whether another address packet is to follow. The reason code is always b000.

— Note —

TRACESYNC is not asserted when the load/store address is output.

2. Data value used in the transfer.

If the trace port is configured to provide address and data value, or data value only, that data value is the next piece of information to be placed in the trace stream. The number of bytes of data value trace is the same as the number of bytes transferred by the instruction.

3. Branch destination address.

If the instruction is a load operation with the PC as a destination register, a branch destination address is output last. This is encoded in the same way as all other branch addresses.

TRACESYNC is asserted when the first of the instruction address packets is output, in the same way as for other branches.

5.7.4 Data aborts

If one or more of the data accesses was aborted by the memory system, a PC address is also output as part of the same instruction. See *Full address output on page 5-262* for details.

A data abort can occur on any or all of the data transferred. Data tracing ignores the abort status of data transferred. All transferred data for an instruction, whether aborted or not, is traced.

The pipeline status for the aborted instruction is *branch executed* or *branch with data* depending on whether there is any traced data associated with the instruction.

5.7.5 Address compression performed by the ETM

The ETM compresses the data trace by reducing the number of bits that are output for the address of the data transfer. The same technique is used as for branch addresses, where a copy of the last data access address is kept and only the low order bits that have changed are output for the next address.

This is particularly effective, for example, if you are viewing data in one small address range, because all the traced data accesses have the same high-order address bits.

When the address of a data access output it is compressed only if both of the following conditions are satisfied:

- A full 32-bit data address has been output in the synchronization period that ends with the current cycle. The synchronization period is set in the Synchronization Frequency Register, register 0x078, if present, and otherwise is 1024 cycles.
- There has been no interruption in tracing.

Otherwise no compression takes place, and the full 32-bit address is used to ensure that the captured trace information contains a reference point for the other compressed address packets.

5.8 Filtering the ETMv1 trace

The ETM has a **TraceEnable** function that you can use to enable or disable tracing during a trace run. This signal is typically used to select the areas of code that are traced and to disable the trace when code is executed that is of limited use to the debugging process. The advantage of disabling the trace information is that it effectively increases the amount of useful information that can be captured by a given size of buffer in the TPA, enabling selective tracing over a longer time period.

5.8.1 Enabling trace

When **TraceEnable** becomes active during a trace run, tracing is enabled. The trace port outputs a BE status, and associated with it is a 5-packet address. This provides a start address so that the trace information can be successfully decompressed from the first instruction after the trace is enabled. This indicates to the trace decompressor software that there is a discontinuity in the trace. A correct address packet offset must be generated, because the FIFO might not be empty at the point when tracing has been enabled.

In ETMv1.3, bit [7] of the fifth address packet indicates the state of the J-bit for the instruction where tracing is enabled.

5.8.2 Disabling trace

When **TraceEnable** becomes inactive, tracing stops and the pipeline status changes to WT (Wait) while the FIFO drains. When there is no more data in the FIFO the pipeline status changes to TD (Trace Disabled). This enables the TPA to suppress tracing, and so improve the trace buffer utilization.

—— Note ——

In cycle-accurate tracing, TD cycles can correspond to WT cycles. In this case the TPA might still have to capture these cycles. For more information see *Cycle-accurate tracing on page 5-269*.

5.8.3 Data accesses during disabled trace

When the trace port is disabled you cannot view data accesses and the ViewData output is ignored.

5.8.4 Precise events

Data filtering is not always precise and it is sometimes not possible to trace the event that is used to control data filters. For more information, see *Imprecise TraceEnable events on page 2-39* and *Imprecise ViewData events on page 2-43*.

5.9 FIFO overflow

Under certain circumstances it is possible that so much trace information is generated on-chip that the FIFO can overflow. When this occurs a two-stage process to empty the FIFO and restart the trace takes place:

- 1. First the pipeline status is changed to WT (Wait) and emptying of the FIFO is enabled. This ensures that all trace information up to the overflow condition is collected. This information might be useful in determining the cause of the FIFO overflow. If overflow occurs part way through a load or store instruction the pipeline status for the instruction must be generated. This is to enable the decompression software to associate any trace packets with an instruction.
- 2. When the FIFO has been drained, tracing must be re-enabled as soon as possible, if **TraceEnable** is still active.

— Note –

A trace decompressor must be able to deal with the loss of some or all of the packets for an instruction. This lost information might include data, address, and Context ID packets.

The trace decompressor can successfully decode a FIFO overflow sequence, if it is aware that a BE (Branch Executed) marked as *FIFO overflow* is speculative and might be followed by another BE also marked as *FIFO overflow*. If this is the case, then the second BE marked as *FIFO overflow* can overwrite the Address Packet Offset of the speculative BE. This is not a problem, because the speculative BE has been found to be incorrect, and therefore can be discarded.

In ETMv1.1 and later, a status register is provided, see *ETM Status Register; ETMSR, ETMv1.1 and later on page 3-112*. Bit [0] of this register is a pending overflow flag, indicating that an overflow has occurred but no *overflow occurred* reason code been generated. This indication is required where tracing stops because of an ARM breakpoint. The pending overflow flag remains set until tracing is restarted and the overflow can be traced.

5.9.1 System stalling

To prevent loss of trace data, ARM recommends that your system recognizes when the FIFO is about to overflow. An on-chip **FIFOFULL** output is provided that indicates when the FIFO has less than a configured number of bytes of space available. You can use this signal to stall the ARM processor to prevent the FIFO from overflowing. The assertion of this signal is controlled by configurable instruction address regions to prevent system stalling in critical code. See *Processor stalling*, *FIFOFULL* on page 2-46 for details.

5.10 Cycle-accurate tracing

When profiling the execution of critical code sequences, it is often useful if you can observe the exact number of cycles that a particular code sequence takes to execute. To perform this *cycle-accurate tracing*, you must set bit [12] of the ETMCR to 1, see *Main Control Register*, *ETMCR on page 3-100*.

When cycle-accurate tracing is enabled, **TRACEPKT[0]** is HIGH when **PIPESTAT** has the value 0x7 (TD). This causes the TCD to capture trace on all cycles, even if there is no trace to output on that cycle. The number of cycles taken by a region of code can therefore be determined by counting the number of cycles of trace captured.

Cycle-accurate tracing is disabled when:

- tracing is disabled, that is, when **TraceEnable** is inactive or prior to restarting following FIFO overflow.
- the ARM processor enters debug state.

5.11 Tracing Java code, ETMv1.3 only

Support for Jazelle state tracing is included in ETMv1.3 or later. A branch into or out of Jazelle state forces a full 5-packet instruction address to be generated. Bit [7] of the fifth address packet indicates the new state of the J-bit. When tracing Java bytes, one or more pipeline status messages might be generated for a particular bytecode, based on the number of interesting loads and stores that occur. Exactly the same number of pipeline status messages is generated if the bytecode is retraced.

TraceEnable is sampled on the first interesting load or store if appropriate, otherwise it is sampled at the end of the bytecode. If **TraceEnable** is not asserted at this point, tracing is disabled.

ViewData is sampled on the first interesting load or store, and all remaining loads or stores for that bytecode are traced. Each bytecode might therefore result in one or two traced instructions.

Decompression of Java trace in ETMv1 requires a knowledge of the Jazelle architecture, that is confidential. If you want to decompress Java trace, contact ARM Limited for more information.

Chapter 6 ETMv2 Signal Protocol

This chapter describes the signals that are output from the trace port. It contains the following sections:

- ETMv2 pipeline status signals on page 6-272
- *ETMv2 trace packets on page 6-276*
- Rules for generating and analyzing the trace in ETMv2 on page 6-277
- Trace packet types on page 6-278
- Trace synchronization in ETMv2 on page 6-283
- Tracing through regions with no code image on page 6-289
- Instruction tracing with ETMv2 on page 6-290
- Data tracing in ETMv2 on page 6-294
- Filtering the ETMv2 trace on page 6-296
- FIFO overflow on page 6-297
- Cycle-accurate tracing on page 6-298.

6.1 ETMv2 pipeline status signals

You can consider the pipeline status as a view of the Execute stage of the pipeline. Any side-effects of the instruction, for example an aborted load or a write to the PC, are observed immediately, before the pipeline status for the next instruction is generated. This means that the protocol is independent of the exact pipeline implementation of the ARM processor.

Each executed instruction generates a single pipeline status message on the **PIPESTAT** signals of the port. These are shown in Table 6-1.

Table 6-1 PIPESTAT messages

Status	Mnemonic	Meaning	Description
b0000	IE	Instruction Executed	An instruction passed its condition code test and was executed. No trace packets were generated. Usually this status is generated by an operation that did not cause a branch. It is also generated by direct branches, that is, branches where the destination can be calculated by referring back to the code image.
b0001	DE	Instruction Executed with Data	An instruction passed its condition code test and was executed. The instruction placed one or more packets on the FIFO. The system outputs these packets from the FIFO as a TRACEPKT signal.
b0010	IN	Instruction Not Executed	An instruction reached the Execute stage of the pipeline, but failed its condition code test. No trace packets were generated.
b0011	DN	Instruction Not Executed with Data	An instruction reached the Execute stage of the pipeline, but failed its condition code test. The instruction placed one or more packets on the FIFO. The system outputs these packets from the FIFO as a TRACEPKT signal.
b0100	WT	Wait	No instruction this cycle, but there is valid data on the trace port. If there is no packet output in a cycle, the status returned is TD, not WT.
b0101	DW	Wait with Data	No instruction this cycle, however packets have been placed on the FIFO. The system outputs these packets from the FIFO as a TRACEPKT signal.
b0110	TR	Trigger	Indicates that the trigger condition occurred, see <i>Trigger</i> <i>PIPESTAT signals on page 6-274</i> . The real pipeline status value is on TRACEPKT[3:0] .
b0111	TD	Trace Disabled	 There is no FIFO data on the TRACEPKT pins this cycle. There are two possible reasons for this: The FIFO is empty. This is likely to occur after tracing is disabled until it is next enabled. A TFO is being output for ETM synchronization. See <i>Trace synchronization in ETMv2 on page 6-283</i> for more information.

Table 6-1 PIPESTAT messages (continued)

Status	Mnemonic	Meaning	Description
b1000	PTIE	Branch phantom taken plus IE	A branch was correctly predicted, taken, and executed in parallel with the instruction following, that caused an IE, DE,
b1001	PTDE	Branch phantom taken plus DE	IN, of DN. See Branch phantom PIPESIAI signals.
b1010	PTIN	Branch phantom taken plus IN	
b1011	PTDN	Branch phantom taken plus DN	
b1100	PNIE	Branch phantom not taken plus IE	A branch was correctly predicted but not taken, because it failed its condition codes. It executed in parallel with the instruction
b1101	PNDE	Branch phantom not taken plus DE	phantom PIPESTAT signals for more information.
b1110	PNIN	Branch phantom not taken plus IN	
b1111	PNDN	Branch phantom not taken plus DN	

Only instructions that reach the Execute stage of the pipeline are traced, except for instructions canceled by certain exceptions. For more information, see *Exceptions on page 4-237* and *Instruction Not Executed PIPESTAT signals on page 6-274*.

—— Note ———

ETMv2 protocol differs from the ETMv1 protocol because ETMv2 describes what happens each cycle. With ETMv1, ID **PIPESTAT** only occurs on a Data instruction. With ETMv2, DE **PIPESTAT** can occur on any instruction (for example MOV r1, r2) if no data is loaded or stored in parallel with the instruction being executed.

6.1.1 Wait PIPESTAT signals

WT (Wait) **PIPESTAT** signals are generated for several reasons, including:

- an instruction was fetched but is not executed because of a branch
- a wait signal from the memory system is asserted
- a multi-cycle instruction is executing.

6.1.2 Branch phantom PIPESTAT signals

On some processors, for example the ARM10 processor, a branch can be predicted, pulled out of the normal instruction stream, and effectively executed in parallel with the next instruction in the program. This is known as *branch folding* and the folded branches are referred to as *branch phantoms*.

The branch phantom **PIPESTAT** encodings are used to identify these instances of parallel instruction execution. The branch instruction is always first in the execution stream. Only direct branches are predicted, so branch phantoms never place data packets on the FIFO. They can be interpreted as an IE (Instruction Executed) or IN (Instruction Not Executed) **PIPESTAT** (depending on whether or not the branch was taken) followed by an IE, DE, IN or DN **PIPESTAT** as appropriate.

Folded branches that are mispredicted result in IE or IN **PIPESTAT** signals. This is because any instruction that might be executed in parallel with a mispredicted branch is from the wrong instruction stream and is canceled.

6.1.3 Data PIPESTAT signals

Where a **PIPESTAT** mnemonic contains the letter D, it means that a data packet of some sort was placed on the FIFO that cycle. Subsequently, the system outputs these packets from the FIFO on the TRACEPKT pins.

With the introduction of DW (Wait with Data) and DN (Instruction Not Executed with Data) **PIPESTAT**s, data packets can be associated with any cycle. (DW and DN **PIPESTAT** signals are not present in ETMv1.)

6.1.4 Instruction Executed PIPESTAT signals

PIPESTAT values that indicate an instruction was executed are always given on the first cycle the instruction is executing. This is important for LSM instructions that execute and return data for several cycles. (In ETMv1, **PIPESTAT** values are output on the last cycle the instruction is executing.)

6.1.5 Instruction Not Executed PIPESTAT signals

PIPESTAT values indicating that an instruction failed its condition code test (containing mnemonics IN (Instruction Not Executed) or DN (Instruction Not Executed with Data) can occur for two reasons:

- the instruction failed its condition codes
- the instruction was not executed because an exception occurred. If this is the case, the ETM traces the instruction as having either passed or failed its condition codes (mnemonics IE, DE, IN or DN), and a branch address packet follows indicating the exception. The decompressor must ignore the condition code information.

Possible exceptions that might be given an IN or DN status are:

- interrupts
- prefetch aborts
- processor reset assertion.

Load/store instructions that result in data aborts are not given an IN or DN status because they are considered to have executed.

6.1.6 **TD PIPESTAT** signals

A pipeline status of TD (Trace Disabled) means that trace FIFO data is not present on the **TRACEPKT** pins this cycle. There are two possible reasons for this:

There is no data to be traced in the FIFO

If the FIFO is not empty, the status is WT (Wait).

The trace output is a Trace FIFO Offset (TFO), for ETM synchronization

The decompression software must inspect the **TRACEPKT** value to determine whether the output is a *Trace FIFO Offset* (TFO). If **TRACEPKT[0]** is asserted HIGH, **TRACEPKT[3:1]** is used for TFO outputs, as described in *Trace FIFO offsets on page 6-283*.

TCDs can discard TD cycles where **TRACEPKT[0]** = 0. **TRACEPKT[0]** is used to differentiate between cycle-accurate and non-cycle-accurate tracing. For more information, see *Cycle-accurate tracing on page 5-269*.

6.1.7 Trigger PIPESTAT signals

Rather than having a dedicated pin to indicate a trigger event, a special pipeline status encoding is used.

When a trigger event occurs, the TR pipeline status replaces the current pipeline status and the pipeline status that is replaced is output on the **TRACEPKT[3:0]** pins. The FIFO draining is stopped for that cycle to enable this to happen, and the decompressor must take account of this.

To ensure that trace trigger events can be used to trigger external logic, such as a logic analyzer, it is important that generation of the TR pipeline status is not delayed. The TR pipeline status must be generated as soon as possible after the trigger event goes active. This means it is possible for a TR to occur before the instruction that caused it is traced.

If a trigger occurs when the FIFO is empty, the replaced **PIPESTAT** value that appears on **TRACEPKT[3:0]** is WT (Wait).

If a trigger and a TFO are pending at the same time, the replaced **PIPESTAT** value that appears on **TRACEPKT[3:0]** is TD. This is uniquely identifiable as a true TFO because a WT is never converted to a TD (Trace Disabled) when a trigger occurs.

Triggers are never delayed and are guaranteed to be output immediately when generated. If a trigger is pending in the second cycle of a TFO output (or the gap cycle) from a 4-bit port, the trigger occurs and the FIFO output is delayed by an extra cycle to output the remaining TFO nibble(s). See *Trigger considerations on page 6-284* for more information.

6.2 ETMv2 trace packets

The **TRACEPKT** pins output all trace information that is not encoded by the **PIPESTAT** pins. This information is organized into packets, each of one or more bytes in length.

There are three possible scenarios for information output on the **TRACEPKT** pins, depending on the number of pins in use:

- Four pins A byte is output over two cycles on **TRACEPKT[3:0]**. In the first cycle bits [3:0] are output and in the second cycle bits [7:4] are output.
- **Eight pins** A byte is output in a single cycle on **TRACEPKT**[7:0].
- Sixteen pins Up to two bytes can be output per cycle. If there is only one valid byte, it is output on TRACEPKT[7:0], and the signal on TRACEPKT[15:8] is 0x66. If there are two bytes to output, the first is output on TRACEPKT[7:0] and the second on TRACEPKT[15:8].

The TRACEPKT pins are used to output the following types of information:

Trace packets

Trace packets are output when the ETM is collecting trace data.

— Note —

- In this document, a *packet* is a discrete quantity of trace information comprising one or more bytes. In previous versions of this document, the word packet and byte were used interchangeably.
- Multiple packets can be placed in the FIFO in one cycle. Each packet begins with a header that indicates whether or not more packets follow. The only exception to this is branch addresses. A branch address is always the last packet to be placed in the FIFO in any cycle.
- Types of data packet include the following:
 - a branch address
 - a normal data packet
 - a Context ID packet.
- Each packet is identified by a packet header, see *Trace packet headers on page 6-278*.

Trace FIFO Offset (TFO) and TFO packets

TFO packets are occasionally output as part of the trace synchronization mechanism. Trace synchronization is described in *Trace synchronization in ETMv2 on page 6-283*.

Trigger information

When a TR (Trigger) pipeline status occurs, the pipeline status that it replaces is output on the **TRACEPKT[3:0]** pins. For more information, see *Trigger PIPESTAT signals on page 6-274*.

6.3 Rules for generating and analyzing the trace in ETMv2

This section describes the restrictions and requirements that are observed during the generation of trace packets in ETMv2. This information is very important because the software that decompresses the trace must always be able to infer:

- when there is valid data on the **TRACEPKT** pins
- which data packets are associated with particular instructions
- whether there is valid **TRACEPKT** data on cycles with a pipeline status other than WT (Wait).

The rules for trace packet generation in ETMv2 are:

- If a **PIPESTAT** is encountered whose mnemonic contains the letter D, one or more data packets have been placed in the FIFO in that cycle.
- The first byte of each packet indicates the packet type. All packets other than branch address packets indicate whether another packet follows from the same cycle. This enables a group of packets corresponding to a **PIPESTAT** to be identified, possibly ending with a branch address packet.
- No gaps in the trace stream can occur in or between a group of packets from the same cycle.
- When the FIFO is empty, a group of packets corresponding to a **PIPESTAT** must be output starting at the same time as the **PIPESTAT**.
- When the FIFO is not empty, packets must be output immediately after any data already in the FIFO is output. This means there is no gap between the two groups of packets.

No special considerations are required for 16-bit ports. Packets are always output as soon as possible.

6.4 Trace packet types

Trace packets are placed in the FIFO because of any **PIPESTAT** value that includes a D in its encoding. Trace packets can be any of the following types:

Branch Address packet

Used for destination addresses that cannot be directly inferred from the source code. If a branch address is output, it is always placed on the FIFO last in the cycle. For more details, see *Branch Address trace packets on page 6-290*.

Normal Data packet

Used for the following:

- store data packets
- all loads that do not miss in the cache
- CPRT data packets.

For more information, see Normal Data packets on page 6-279.

Load Miss packet

Used for load requests that miss in the data cache. For more details, see *Load Miss packets on page 6-280*.

Value Not Traced packet

Used when performing partial tracing of an LSM. For more information, see *Value Not Traced packets on page 6-281*.

Context ID packet

Used when a new Context ID value is output. For more information, see *Context ID tracing on page 6-288*.

6.4.1 Trace packet headers

The trace packet header indicates the type of trace packet being output on the **TRACEPKT** pins, and specifies how to interpret the subsequent bytes of the packet. Trace packet header encodings are shown in Table 6-2.

Value	Description
bC0A0SS10	Normal data address expected. See Normal Data packets on page 6-279.
bX0X1XX00	Reserved.
bX0X1XX10	Reserved.
bX10XXX10	Reserved.
bX1100X10	Reserved.
bC1101010	Value Not Traced. See Value Not Traced packets on page 6-281.
bC1101110	Context ID. See Context ID tracing on page 6-288.
bX111XX10	Reserved.
bC1A1TT00	Load Miss occurred. See Load Miss packets on page 6-280.
bCTT0SS00	Load Miss data. See Load Miss packets on page 6-280.

Table 6-2 Trace packet header encodings

— Note –

Branch addresses are encoded cXXXXX1, where c is the address continue bit. Branch addresses are always output last in a cycle and are not preceded by a header. See *Branch Address trace packets on page 6-290* for more information.

Certain bits in the trace packet header encodings shown in Table 6-2 on page 6-278 have specific functions, as follows:

C Informs the decompression tool how many packets are placed on the FIFO in a single cycle. The C bit is set to 1 in every packet except the last packet placed in the FIFO in a cycle. This enables the decompressor to correctly associate packets with cycles (and therefore with instructions).

All headers other than Branch Address have a C bit. A Branch Address packet is always the last packet to be placed in the FIFO in a cycle, and does not require a C bit.

- X Indicates that the value is UNDEFINED.
- A Specifies that this is the first data packet for a particular instruction, and that a data address is expected (if address tracing is enabled). This information enables the decompressor to maintain synchronization when tracing through sections of code that cannot be decompressed (any region for which a binary is not available). The A bit is not asserted on *Coprocessor Register Transfer* (CPRT) packets.
- TT Used as a tag to identify each load miss. For more details, see *Load Miss packets on page 6-280*.
- SS Used for data value compression. The SS bits specify the size of the data value transferred. Leading zeros are removed from the value as a simple form of data compression. Typically this compression technique is enough to offset the additional bandwidth cost of the header byte. The encodings for the SS bits are given in Table 6-3.

Table 6-3 SS bit encodings

Encoding	Description
b00	Value = 0 , no data bytes follow
b01	Value < 256, one data byte follows
b10	Value < 65536, two data bytes follow
b11	No compression done, four data bytes follow

6.4.2 Normal Data packets

The Normal Data packet header is used for:

- all loads that do not miss in the cache
- store data packets
- CPRT data packets if CPRT data tracing is enabled.

A Normal Data packet comprises the following contiguous components:

Normal Data packet header

Output first. Always present.

Data address Present if both of the following conditions are satisfied:

- data address tracing is enabled in the ETMCR
- the A bit in the header is set to 1.

Data addresses consist of one to five bytes. To enable the decompressor to detect the last byte, bit [7] of each byte is set to 1 if there are more address bytes to follow. Bit [7] is LOW in the last address byte. Whether or not data addresses are traced must be statically determined before tracing begins.

Data value Present only if data value tracing is enabled in the ETMCR.

Normal Data packets correspond to the most recently-traced *data instruction*. This is to support processors where instructions that do not perform a data transfer might execute before a previous transfer completes.

64-bit data transfers

When data for LSM instructions is output, the data address is output with the first data packet only.

6.4.3 Load Miss packets

ETMv2 supports processors with nonblocking data caches. A nonblocking data cache enables instructions, including memory instructions, to execute underneath a single outstanding miss. This means that the data cache can return data to the processor out of order.

Load requests that miss in the data cache are handled by the out-of-order placeholder and out-of-order data header types.

Load Miss Occurred

When a load miss occurs, an out-of-order placeholder packet is placed in the FIFO instead of a normal data packet. The packet includes the data address if both of the following conditions are satisfied:

- Data address tracing is enabled
- The miss does not occur in the middle of an LSM that has already output data packets. This can be determined from the A bit.

Otherwise, the packet comprises only the out-of-order placeholder header byte.

When an out-of-order placeholder packet is read, the corresponding data packet is output later in the trace. Decompression software must be able to identify and correctly process this situation.

Load Miss Data

When load miss data is returned, the Load Miss Data packet, comprising the Load Miss Data header byte and the data value, is placed in the FIFO.

A Load Miss Data packet never includes a data address.

Out-of-order miss data

Some processors might return miss data out of order. A Load Miss Data packet always corresponds to the most recent Load Miss Occurred packet with the same TT tag value.

If the decompressor receives an unexpected Load Miss Data packet (that is, a Load Miss Data packet is given without a pending Load Miss Occurred packet with the same TT tag), it must be ignored. If trace is disabled before the outstanding miss data is returned, this data item is placed in the FIFO with a DW (Wait with Data) **PIPESTAT** as soon as it is available.

Rules for generation of Load Miss trace packets

These rules do not affect decompression, but describe how load misses are handled by the ETM.

Load Miss Occurred packets are placed in the FIFO if **TraceEnable** and **ViewData** are active at the time of the load miss, in the same way as Normal Data packets.

Load Miss Data packets are placed in the FIFO if and only if the corresponding out-of-order placeholder packet was traced, with the following exceptions:

• Load Miss data might be missing following overflow, if the Load Miss Occurred packet was placed in the FIFO before the overflow occurred.

- Load Miss data might be missing following restart from debug, if the Load Miss Occurred packet was placed in the FIFO before the entry to debug state.
- Load Miss data might be missing following a processor reset, if the Load Miss Occurred packet was placed in the FIFO before the reset occurred.
- Load Miss data might be missing if it is returned in the same cycle as a Non-periodic TFO. This is because of FIFO bandwidth limitations. A periodic TFO must be delayed if it would cause the loss of an out-of-order data packet.

A Load Miss Data packet is never output without a corresponding Load Miss Occurred packet. However, unpaired Load Miss Data packets might be observed at the beginning of the captured trace, if the original Load Miss Occurred packets have been lost.

64-bit loads

When a miss occurs on a 64-bit load value, two Load Miss packets are placed in the FIFO in the same cycle. The decompressor must recognize that these two misses are for a single 64-bit value because both packets have the same tag value and they are consecutive. As with Normal Data packets, the data address is present only with the first Load Miss Occurred packet, and is not present at all if the miss occurs in the middle of an LSM that has already output data packets.

When 64-bit Load Miss data is returned, it is always returned as two separate Load Miss Data packets given in the same cycle. Both packets have the same miss tag, and are consecutive.

_____ Note _____

It is possible to detect 64-bit Load Miss packets by checking for two packets with the same tag on the same cycle. However, to ensure compatibility with the mechanism used in ETMv3, ARM recommends that the decompressor must check for two consecutive packets with the same tag value.

6.4.4 Value Not Traced packets

It is possible for a compiler to combine adjacent LDR or STR operations into an LSM without your knowledge. In ETMv1, data tracing can be enabled only at the beginning of a *Load/Store Multiple* (LSM) instruction. ETMv2 can partially trace an LSM and output only the data values that match the trigger criteria.

When the first data value associated with an LSM is traced, a Normal Data packet is placed in the FIFO containing the data address (if address tracing is enabled) and the data value (if data value tracing is enabled). All subsequent data transfers for that LSM place a packet in the FIFO according to the following rules:

- If a subsequent value is to be traced, a Normal Data packet containing the header and the data value is traced.
- If a subsequent data transfer is not to be traced, a Value Not Traced packet is placed in the FIFO for that transfer.

Value Not Traced packets comprise only a Value Not Traced header byte. The decompression software must work backwards from the final data transfer, using the Value Not Traced packets in combination with the normal data packets, to determine which of the LSM values were traced.

—— Note ——

If tracing begins on a LSM instruction, it continues until the LSM completes, even if **TraceEnable** is deasserted before the instruction completes. This means that instructions executed under an LSM are also traced, regardless of whether **TraceEnable** remains asserted (see *Independent load/store unit on page 2-75*).

6.4.5 Context ID packets

When the Context ID changes, a Context ID is output to give the new value. It comprises the following components:

- Context ID packet header (1 byte)
- Context ID (1-4 bytes).

The number of bytes output depends on the ProcIDSize field. bits [15:14] of the ETMCR, see *Main Control Register, ETMCR on page 3-100.* If Context ID tracing is disabled by setting these bits to b00, Context ID packets are never generated.

If the Context ID is changed by a data transfer that would normally have been traced, and a Context ID packet is output, it is IMPLEMENTATION SPECIFIC whether the Context ID packet is generated instead of or in addition to the normal data trace.

This means that, when Context ID tracing is enabled, data trace might be missing for an instruction that changes the Context ID.

6.5 Trace synchronization in ETMv2

For large trace captures it is likely that the first trace sample is lost from the TPA (overwritten by a newer trace sample) by the time that the trigger event occurs. For this reason it is necessary to periodically output synchronization information so that the decompression of the trace can be accomplished successfully. The ETMv2 trace synchronization mechanisms are described in the following sections:

- Trace FIFO offsets
- Data address synchronization on page 6-287
- Context ID tracing on page 6-288.

6.5.1 Trace FIFO offsets

ETMv2 generates *Trace FIFO Offsets* (TFO) to enable the decompressor to synchronize the pipeline status (**PIPESTAT**) and FIFO output (**TRACEPKT**) signals.

There are two reasons for generating a TFO:

- trace is first enabled
- periodic synchronization.

Periodic synchronization occurs as soon as possible after the synchronization counter reaches zero, when the current **PIPESTAT** is IE (Instruction Executed).

When the synchronization counter reaches zero it sets an internal flag to indicate that a periodic TFO is required, and immediately resets. If a periodic TFO does occur before the counter next reaches zero, the ETM must output a TFO with reason code 2, overflow. Some trace is lost as a result of this. This condition is very unusual and usually indicates that the processor is in an infinite loop.

When a TFO is generated, the following occur in that cycle:

- A **PIPESTAT** of TD is output on **PIPESTAT[3:0]**:
 - If the TFO occurs when trace is turned on, no functional PIPESTAT is implied and the PIPESTAT for the first traced instruction is given in the following cycle. The header of a TFO caused by turning trace on includes a reason code of b01, b10, or b11.
 - If the TFO occurs for normal synchronization while trace is already enabled, an existing PIPESTAT of IE is implied. In this case the TFO header includes the reason code b00.
- The value of the TFO is output on the **TRACEPKT** pins. The TFO value represents a count of the number of bytes in the FIFO, and indicates where the TFO packet can be found on **TRACEPKT**. For more information see *TFO values*.
- Several bytes of data, known as a *TFO packet*, are placed in the FIFO. The TFO packet eventually appears on the **TRACEPKT** pins. For more details of TFO packets, see *General TFO packet structure on page 6-284*.

TFO values

TCDs can discard TD (Trace Disabled) cycles where **TRACEPKT[0]** = 0. If **TRACEPKT[0]** is asserted, the TFO value is output on **TRACEPKT[7:1]** (lower bits on **TRACEPKT[7:4]**). The range of TFO encodings is shown in Table 6-4.

TRACEPKT[3:0]DescriptionbXXXXXX0Trace disabled, not cycle-accuratebXXXX0111Trace disabled, cycle-accuratebXXXX1001TFO value 0-15 (TRACEPKT[7:4] + 0)

Table 6-4 TFO encodings

TRACEPKT[3:0]	Description
bXXXX1011	TFO value 16-31 (TRACEPKT [7:4] + 16)
bXXXX1101	TFO value 32-47 (TRACEPKT [7:4] + 32)
bXXXX1111	TFO value 48-63 (TRACEPKT [7:4] + 48)
bXXXX0001	TFO value 64-79 (TRACEPKT [7:4] + 64)
bXXXX0011	TFO value 80-95 (TRACEPKT [7:4] + 80)
bXXXX0101	Reserved

Table 6-4 TFO encodings (continued)

TFO formula

The following formula generates the TFO values in Table 6-4 on page 6-283:

- **TRACEPKT**[7:4] = TFO[3:0]
- **TRACEPKT**[**3**] = !TFO[6]
- **TRACEPKT[2:1]** = TFO[5:4].

Example 6-1 shows how to calculate the value of a TFO.

Example 6-1 Calculating a TFO value

Suppose that there is one byte left in the FIFO before the TFO packet header (that is, the TFO value is b0001). Using the TFO formula, the mapping of **TRACEPKT**[7:1] to TFO is:

 TRACEPKT
 7
 6
 5
 4
 3
 2
 1

 TFO
 3
 2
 1
 0
 !6
 5
 4

So a TFO value of b0000001 is output on the **TRACEPKT**[7:1] pins as 0001100. **TRACEPKT**[0] must be asserted, so the full **TRACEPKT**[7:0] output is 00011001.

This example TFO value is used in Example signal sequence for a mid-byte TFO on page 6-285.

General TFO packet structure

A TFO packet typically consists of:

- A TFO header byte, see *TFO packet headers on page 6-286*
- A full instruction address, see *Instruction tracing with ETMv2 on page 6-290*
- The current Context ID, see *Context ID tracing on page 6-288*.

Trigger considerations

When using a 4-bit port, the lower 4 bits are output on **TRACEPKT** on the cycle of the TD (Trace Disabled), and the upper 4 bits on the following cycle. The pipeline status is TD for the first cycle only.

If a trigger occurs on the same cycle as a TFO TD cycle, the **PIPESTAT** is TR (Trigger), and **TRACEPKT[3:0]** = 0111 (TD). This is the only way a trigger can have a replacement **PIPESTAT** of TD. If a trigger occurs when the **PIPESTAT** would have been a non-TFO TD, the replacement **PIPESTAT** is WT (Wait). The offset is output on the following cycle, or the following two cycles in the case of a 4-bit port.

If a trigger occurs on the cycle in which the upper 4 bits of the offset are being output on a 4-bit port, the replacement **PIPESTAT** is output, and the upper 4 bits of the offset are output on the following cycle.

If a trigger occurs on the same cycle as a *gap nibble* following a TFO on a 4-bit port, the replacement **PIPESTAT** is output and the gap nibble is output on the following cycle. *Mid-byte TFO outputs on page 6-285* describes the gap nibble.

—— Note ——

The trigger can occur only once per trace run.

Mid-byte TFO outputs

If a TFO occurs mid-byte in the 4-bit trace packet port configuration, a gap nibble is inserted in the **TRACEPKT[3:0]** output stream. TFO values specify synchronization in terms of bytes rather than nibbles. The gap nibble ensures that the current top of the FIFO, pointed to by the TFO value, is always byte-aligned.

The value of the gap nibble is always 0x6.

The example sequence in Table 6-5 shows how the **PIPESTAT[3:0]** and **TRACEPKT[3:0]** signals change when a TFO occurs between data nibbles.

Trace operation	PIPESTAT[3:0]	TRACEPKT[3:0]	
Data 0xABCD is output to TRACEPKT[3:0]	ID	b1101 (data nibble 0xD)	
	IE	b1100 (data nibble 0xC-)	
	WT	b1011 (data nibble 0x-B)	
TFO occurs, TFO value output begins	TD (originally IE)	b1001	
	IE	b0001	
Gap nibble is inserted immediately following TFO value	WT	b0110	
Remaining data nibble is output	IN	b1010 (data nibble 0xA)	
TFO packet output begins	DN	TFO header [3:0]	

Table 6-5 Example signal sequence for a mid-byte TFO

The TFO value output indicates one byte remaining. That byte is made up of the gap nibble followed by nibble 0xA---.

FIFO output is delayed until the complete TFO value (and extra nibble, if required) have been output on **TRACEPKT[3:0**].

—— Note ——

In cases where synchronization is not required, the decompressor must be aware that the gap nibble appears on **TRACEPKT[3:0]**. The decompressor must always expect this extra nibble when a TFO is generated on an odd nibble regardless of whether the TFO is because of synchronization or because trace has been enabled.

6.5.2 TFO packet types

.

The following types of TFO packet can be output during trace synchronization:

- Normal TFO packet (see Normal TFO packets on page 6-286)
- LSM In Progress TFO packet (see LSM In Progress TFO packets on page 6-286).

6.5.3 TFO packet headers

TFO packets are placed in the FIFO by a TFO cycle. The decompressor knows when a packet is placed in the FIFO by a TFO, so TFO packets have their own header byte, as Table 6-6 shows.

Table 6-6 TFO packet header encodings			
Value Description			
b0RR00000a	Normal TFO packet		
b1RR00000a	LSM In Progress TFO packet		
a RR represents the TFO reason code			

All other encodings are reserved. The TFO packet header encodings are completely independent of the encoding space used by trace data packets.

6.5.4 Normal TFO packets

A normal TFO packet comprises the following contiguous components:

A header byte	Broadcast first. The TFO header byte includes the 2-bit reason code that is labeled as RR in Table 6-6). For more information about TFO reason codes, see <i>TFO reason codes</i> .
Context ID	The number of Context ID bytes traced (0 to 4) is statically determined by ETMCR bits [15:14]. For more information on Context ID, see <i>Context ID tracing on page 6-288</i> .
Instruction address	The instruction address is always four bytes and is not compressed. Bit [0] specifies the Thumb bit.

TFO reason codes

The TFO reason codes are consistent with the branch reason codes used in ETMv1.0 and ETMv1.1. Table 6-7 shows the TFO reason codes.

Value	Description
b00	Normal synchronization
b01	Tracing has been enabled
b10	Trace restarted after overflow
b11	ARM processor has exited from debug state

Table 6-7 TFO reason codes

6.5.5 LSM In Progress TFO packets

LSM In Progress packets occur only when both of the following conditions occur simultaneously:

- Trace is enabled in the middle of a LSM multiple memory access instruction. See *Definitions on page 4-247* for a list of these instructions.
- Another instruction is currently executing.

An LSM In Progress TFO packet comprises the following contiguous components:

A header byte

Broadcast first. The header byte contains the 2-bit reason code that is labeled as RR in Table 6-6). For more information about TFO reason codes, see *TFO reason codes*.

Context ID The number of Context ID bytes traced (0 to 4) is statically determined by ETMCR bits [15:14]. For more information on Context ID, see *Context ID tracing on page 6-288*.

The instruction address for the LSM

The LSM instruction address is a fixed 4-byte address with bit [0] specifying the Thumb bit.

The compressed current instruction address

The address for the instruction currently executing (1 to 5 bytes) is compressed using the same technique as is used for branch addresses (described in *Branch Address trace packets on page 6-290*).

This instruction address is compressed relative to the full address from the LSM instruction. The next instruction **PIPESTAT** is for the instruction pointed to by the compressed current instruction address and tracing begins in the normal way from this point forwards.

The LSM In Progress TFO packet type enables correct tracing of all instructions that touch a particular data address or data value. Without it, the LSM instruction cannot be properly traced based on the data address.

An LSM In Progress TFO packet is not output when the following condition occurs:

- trace is enabled in the middle of an LSM
- another instruction has been executed and has left the pipeline
- no instruction is currently executing.

In this case, a normal TFO packet is output, giving the address of the LSM. A branch address packet is output, giving the address of the next instruction to execute before it is traced.

——— Note ————

Instructions occurring underneath the LSM are traced even if tracing was programmed to turn on only during the LSM itself. Similarly, if tracing is turned on because of the instruction address of an instruction that executes underneath an LSM, an LSM In Progress TFO packet is still output.

To illustrate the differences between the Normal TFO packet and the LSM In Progress TFO packet, Table 6-8 shows the bytes that can be expected for each.

Table 6-8 Comparisor	of Normal a	ind LSM in	progress	TFO	packets
----------------------	-------------	------------	----------	-----	---------

Normal TFO packet	LSM in progress TFO packet
Normal Header (1 byte)	LSM in Progress header (1 byte)
Context ID (0-4 bytes)	Context ID (0-4 bytes)
Instruction Address (4 bytes)	LSM Address (4 bytes)
(Not applicable)	Instruction Address (0-5 bytes)

6.5.6 Data address synchronization

The full data address output is made every *n* cycles, where *n* is the counter value programmed in the ETMSYNCFR, see *Synchronization Frequency Register, ETMSYNCFR, ETMv2.0 and later on page 3-152.* The default counter value is 1024. Every time the counter reaches zero, the next data address output is always a full 5-byte address.

It is expected that a single counter is used for both data address synchronization and TFOs, and that the counter values are staggered to reduce the likelihood of overflow.

The full address encoding is shown in Figure 6-3 on page 6-293.

6.5.7 Context ID tracing

The unique header value for Context ID updates enables the decompressor to recognize Context ID changes even when tracing through code regions that are not decompressable (any region for which a binary is not available). For more information on trace packet headers, see *Trace packet headers on page 6-278*.

The Context ID value is output when either of the following occurs:

- the Context ID value is updated
- a TFO packet is output.
6.6 Tracing through regions with no code image

Decompressing the trace requires the code image to be available. However, the code image is often not available for some areas of memory, such as system libraries, and it is not practical to filter all these regions out. These are referred to as unknown regions. The decompressor can resume tracing when an indirect branch occurs to a known region, without having to wait for the next TFO. The protocol is designed to enable the length of each packet to be determined without reference to the code image, so that alignment synchronization is not lost. The following information must continue to be monitored:

Branch addresses	These must be monitored to keep track of the last output address, used to compress branch addresses.
Data addresses	These must be monitored so that the first data address can be decompressed.

Context IDs These can still be traced.

When tracing from a known region to an unknown region, data corresponding to the last data instruction in the known region must be discarded if both of the following occur:

- the last data instruction did not have all of its data traced
- the first Normal Data or Load Miss Occurred packet in the unknown region does not have its A bit set to 1.

This is because the first data traced in the unknown region might correspond to the last data instruction in the known region, or to a CPRT instruction at the beginning of the unknown region. Alternatively, the decompressor can discard all data corresponding to the last data instruction in the known region whenever an unknown region is encountered.

6.7 Instruction tracing with ETMv2

Instruction trace works by outputting the destination address of branches. This section contains information about instruction tracing that relates specifically to ETMv2. For a more general description of instruction tracing with the ETM, see Chapter 4 *Signal Protocol Overview*.

6.7.1 Branch Address trace packets

When a processor performs a branch operation, the destination of the branch is often reasonably close to the current address. The spatial locality of branch destinations provides additional compression of the branch addresses. It is necessary to output only the low order bits that have changed since the last branch or TFO. The full address can be reconstructed when decompression of the trace information takes place.

To decide how many bytes are required, the on-chip logic registers the last branch address that it has output, and when another branch occurs, the new address is compared with the one that was previously output. Only sufficient low order bits must be output to cover all the bits that have changed in the address. For example, if the upper 12 bits of the address are unchanged and A[19] is the most significant bit to have changed, then it is only necessary to output A[19:0]. This can be done in three address packets instead of five.

A full 32-bit address is output over five bytes. When an address is output that is less than 32 bits, the new address value replaces the appropriate bits in the previously output branch address. The value does not have to be added to or subtracted from the previous value, nor is it based on the immediately preceding PC value.

If present, a branch target address is always the last item to be placed into the FIFO on a given cycle. Reason codes are output as part of the TFO packet header, see *TFO packet headers on page 6-286*.

A branch address can be made up of a maximum of five bytes. Bit [7] is asserted in every byte except the last. This enables the decompressor to detect the last byte of an address.

If an instruction that causes an indirect branch is traced, a branch address packet must be output even if the target of the branch is not traced. This enables the address of the first instruction in any trace gap to be determined. If a branch address packet is output in a cycle in which no instruction is executed, the branch corresponds to the most recent instruction executed. In this case the **PIPESTAT** is DW, Wait with Data.

Branch address generation

This section describes how a branch address is produced. The sequence is shown in Figure 6-1 on page 6-291 for ARM addresses and Figure 6-2 on page 6-292 for Thumb addresses.

The address is produced as follows:

- 1. The address is prefixed with a 1 in the position of bit [33]. The decompressor uses the position of this bit in the final address to identify whether the code is currently in ARM or Thumb state.
- 2. If the packet is an ARM address, it is shifted right by two bits (ARM addresses are word-aligned so the first two bits are always zero).

If the packet is a Thumb address, it is shifted right by one bit (Thumb addresses are halfword-aligned so the first bit is always zero).

- 3. A 1 is added to the end of the packet. This identifies the packet as a branch address.
- 4. The value produced (at most 33 bits wide) is divided into 7-bit quantities.
- 5. An address continue bit is added to each 7-bit fragment. This bit is set to 1 in all but the last byte of the address packet.

This encoding mechanism means that ARM and Thumb addresses can always be uniquely identified by the high order bits of the fifth address byte.



Figure 6-1 Generating an ARM branch address



Exception branch addresses

Bit [6] of the fifth byte of an ARM address packet (the E bit) is used to indicate an exception branch address, see Table 6-9. This bit is asserted on any branch that is because of a canceling exception. This enables the decompressor to recognize and inform you that these interrupted instructions were canceled. For more information, see *Exceptions* on page 4-237.

There is no E bit for Thumb addresses because all exception vectors are executed in ARM state.

Table 6-9 ARM and Thumb 5-byte addresses

ARM	Thumb
b1XXXXXX1	b1XXXXXX1
b1XXXXXXX	b1XXXXXXX
b1XXXXXXX	b1XXXXXXX
b1XXXXXXX	b1XXXXXXX
b0E001XXX	b0001XXXX

All encodings of the fifth address byte not specified in Table 6-9 are reserved.

The complete encoding of a full branch address is shown in Figure 6-3 on page 6-293.

— Note –

For future compatibility, when decompressing the trace you must enable the E bit to be set to 1 when branching to any exception vector. The most recent instruction traced is canceled and must be ignored.



Figure 6-3 Full branch address encodings for ARM and Thumb states

6.7.2 Full branch address reason codes

In ETMv2, reason codes correspond to TFO packets instead of branch address packets, and are encoded as part of the *Trace FIFO Offset* (TFO) packet header. For more information about reason codes, see *TFO reason codes on page 6-286*.

6.8 Data tracing in ETMv2

Data trace works by outputting the data accesses (that is address, data, or both) performed by the processor. Data trace packets are described in *ETMv2 trace packets on page 6-276*. This section contains additional information about data tracing in ETMv2. For a more general description of data tracing with the Embedded Trace Macrocell, see Chapter 4 *Signal Protocol Overview*.

6.8.1 Data aborts

If one or more of the data accesses was aborted by the memory system, a branch address to the data abort exception vector is also output as part of the same instruction. See *Data address synchronization on page 6-287* for details.

A data abort can occur on any or all of the data transferred. Data tracing ignores the abort status of data transferred. All transferred data for an instruction, whether aborted or not, is traced. The decompressor must ignore all data traced by an instruction that causes an abort.

For information about specifying comparator behavior when data aborts occur, see *Exact matching for data address* comparisons on page 2-56.

Imprecise data aborts, ETMv2.1 and later

ETMv2.1 and later support imprecise data aborts. The implications of this are:

Trace implications

Regular (precise) data aborts are traced as non-canceling exceptions because the instruction that causes the data abort is regarded as having executed, and the exception bit in the branch to the data abort exception vector is not set to 1.

Imprecise data aborts are traced as canceling exceptions. The exception bit in the branch to the exception vector is set to 1, and the last instruction traced before this branch is deemed not to have executed and must be ignored.

Resource implications

All resources treat an imprecise data abort in the same way as any other canceling exception, not as a data abort. For example, an imprecise data abort does not prevent a data address comparator with its Exact match bit set to 1 from matching, but prevents an instruction address comparator with its Exact match bit set to 1 from matching on the last instruction traced.

6.8.2 Decoding the data trace packets

Data trace is performed by trace packets, described in *ETMv2 trace packets on page 6-276*. To interpret data trace, you require the code image. However, tracing through a region for which the code image is not available does not cause synchronization to be lost. For more information, see *Tracing through regions with no code image on page 6-289*.

6.8.3 Address compression performed by the ETM

The ETM compresses the data trace by reducing the number of bits that are output for the address of the data transfer. The same technique is used as for branch addresses, where a copy of the last data access address is kept and only the low order bits that have changed are output for the next address.

This is particularly effective, for example, if you are viewing data in one small address range, because all the traced data accesses have the same high order address bits.

When the address of a data access is output it is compressed only if both of the following conditions are satisfied:

- A full 32-bit data address has been output in the synchronization period that ends with the current cycle. The synchronization period is set in the Synchronization Frequency Register, register 0x078, if present, and otherwise is 1024 cycles.
- There has been no interruption in tracing.

Otherwise no compression takes place, and the full 32-bit address is used to ensure that the captured trace information contains a reference point for the other compressed address packets.

6.9 Filtering the ETMv2 trace

The ETM has a **TraceEnable** function that you can use to enable or disable tracing. This signal is typically used to select the areas of code that are traced and to disable the trace when code is executed that is of limited use to the debugging process. The advantage of disabling the trace information is that it effectively increases the amount of useful information that can be captured by a given size of buffer in the TPA, enabling selective tracing over a longer time period.

6.9.1 Enabling trace

When **TraceEnable** becomes active then tracing is enabled. The trace port outputs a TFO packet that includes a full 32-bit address. The full address output indicates to the trace decompressor software that there is a discontinuity in the trace. It enables the decompressor to synchronize the trace information from the first instruction after the trace is enabled.

When tracing is enabled the TFO header byte contains one of the following reason codes (see Table 6-7 on page 6-286):

- tracing has been enabled by the **TraceEnable** signal
- tracing has been restarted after a FIFO overflow
- tracing has been restarted following exit from debug state.

6.9.2 Disabling trace

When **TraceEnable** becomes inactive, tracing stops and the pipeline status changes to Wait (WT) while the FIFO drains. When there is no data left in the FIFO the pipeline status changes to Trace Disabled (TD). This enables the TPA to suppress tracing, and so improve the trace buffer utilization.

—— Note ——

Trace disabled cycles can correspond to wait cycles. In cycle-accurate tracing it might be necessary for the TPA to capture these cycles. For more information see *Cycle-accurate tracing on page 6-298*.

6.9.3 Data accesses during disabled trace

When the trace port is disabled you cannot view data accesses and the ViewData output is ignored.

ARM IHI 0014Q

ID101211

6.10 FIFO overflow

Sometimes, so much trace information is generated on-chip that the FIFO can overflow. When this occurs the ETM uses a two-stage process to empty the FIFO and restart the trace:

- 1. The pipeline status is changed to Wait and the FIFO empties. This ensures that all trace information up to the overflow condition is collected. This trace information might be required to determine the cause of the FIFO overflow.
- 2. When the FIFO has drained, if **TraceEnable** is still active tracing is re-enabled as soon as possible.

— Note -

Either all or none of the data to be placed in the FIFO in a given cycle must be traced. The ETM must not place any data in the FIFO unless there is room for all the data generated in that cycle.

Bit [0] of the ETMSR is a pending overflow flag, indicating that an overflow has occurred but that the FIFO overflow reason code has not been generated. For more information see *ETM Status Register, ETMSR, ETMv1.1* and later on page 3-112. This is required where tracing stops because of an ARM breakpoint, but before tracing can be restarted.

6.11 Cycle-accurate tracing

When profiling the execution of critical code sequences, it is often useful if you can observe the exact number of cycles that a particular code sequence takes to execute. To perform this *cycle-accurate tracing*, you must set bit [12] of the ETMCR to 1, see *Main Control Register*, *ETMCR on page 3-100*.

When cycle-accurate tracing is enabled, **TRACEPKT[0]** is HIGH when **PIPESTAT** has the value 0x7 (TD). This causes the TCD to capture trace on all cycles, even if there is no trace to output on that cycle. The number of cycles taken by a region of code can therefore be determined by counting the number of cycles of trace captured.

Cycle-accurate tracing is disabled when:

- tracing is disabled (that is, when **TraceEnable** is inactive or prior to restarting following FIFO overflow.)
- the processor enters debug state.

Chapter 7 ETMv3 Signal Protocol

This chapter describes the signals output from the ETMv3.x trace port that are not backwards-compatible with previous ETM architecture versions. It contains the following sections:

- Introduction on page 7-300
- Packet types on page 7-301
- Instruction tracing on page 7-303
- Data tracing on page 7-328
- Additional trace features for ARMv7-M processors, from ETMv3.4 on page 7-337
- Tracing of exception return, ETMv3.5 on page 7-341
- Timestamping, ETMv3.5 on page 7-342
- Virtualization Extensions, ETMv3.5 on page 7-345
- Behavior of EmbeddedICE inputs, from ETMv3.4 on page 7-346
- Synchronization on page 7-348
- Trace port interface on page 7-357
- Tracing through regions with no code image on page 7-359
- Cycle-accurate tracing on page 7-360
- ETMv2 and ETMv3 compared on page 7-361.

7.1 Introduction

The major areas of improvement from ETMv2 are:

- Introduction of P-headers. The **PIPESTAT** signal is removed, the information is now embedded into a single packet stream. Advantages are:
 - improvements in bandwidth efficiency especially when data trace is disabled
 - improved efficiency with the *Embedded Trace Buffer* (ETB)
 - trace port speed can be decoupled from core clock speed
 - trace can be stored as a raw byte stream.
- Jazelle[™] support.
- The **FIFOFULL** signal is replaced with a data trace suppression mechanism. If overflow is imminent then the ETM stops tracing data instead of stopping the processor.

7.2 Packet types

All trace information is output in packets over a single set of trace pins, **TRACEDATA**. See *Trace port interface on page 7-357* for information on **TRACEDATA**. Each packet comprises:

- a one-byte header
- zero or more bytes of payload.

The headers are defined in the following paragraphs and are described in more detail later in this chapter.

The header encodings are listed in Table 7-1.

Table 7-1 Header encodings

Header description	Value	Payload (max bytes)	Category	Remarks
Branch address	bCxxxxxx1	Additional address bytes (5)	Instruction	No header. C = another byte follows. See <i>Branch Packets on page 7-308</i> .
A-sync	600000000	None but repeated	Sync.	Alignment synchronization. See <i>A-sync, alignment synchronization on page 7-348.</i>
Cycle count	600000100	Cycle count (5)	Instruction	1 to (2 ³² –1) x W (see <i>P</i> -headers on page 7-303). See Cycle count packet on page 7-308.
I-sync	600001000	a(14)	Sync.	Instruction flow synchronization. See <i>I-sync instruction synchronization on page 7-349</i> .
Trigger	b00001100	None	Trace port	See Trigger on page 7-357.
Out-of-order data	b0TT0SS00	Data value (4)	Data	TT = tag (1-3), SS = data value size. See <i>Out-of-order data on page 7-331</i> .
Store failed	b01010000	None	Data	For use with the STREX instruction.
I-sync with cycle count	b01110000	^a (19)	Sync.	See I-sync instruction synchronization on page 7-349.
Out-of-order placeholder	b01A1TT00	Address (5)	Data	TT = tag (1-3), A = Address follows where address tracing is enabled. See <i>Out-of-order placeholder on page 7-330</i> .
Reserved	b00x1xx10	-	-	-
Reserved	b0001xx00	-	-	-
Reserved	b00110x00	-	-	-
VMID	b00111100	Virtual Machine ID (1)	Instruction	See VMID packets, ETMv3.5 on page 7-326, ETMv3.5.
Reserved	b0011x000	-	-	-
Normal data	b00A0SS10	Address (5) Data value (4)	Data	A = address expected, SS = data value size. See <i>Normal data packet on page 7-328</i> .
Reserved	b0101xx10	-	-	-
Timestamp	b01000x10	1-7 bytes	Sync.	See <i>Timestamp packet on page 7-343</i> , ETMv3.5.

Table 7-1 Header encodings (continued)

Header description	Value	Payload (max bytes)	Category	Remarks
Reserved	b010x1x10	-	-	-
Data suppressed	b01100010	None	Data	See Data suppressed packet on page 7-333.
Ignore	b01100110	None	Trace port	See Ignore on page 7-358.
Value not traced	b011A1010	Address (5)	Data	A = address follows. See <i>Value not traced packet on page 7-332</i> .
Context ID	b01101110	Context ID (4)	Instruction	See Context ID packets on page 7-326.
Exception exit	b01110110	None	Instruction	See Tracing return from an exception on page 7-339.
Exception entry	b01111110	None	Instruction	Automatic stack push on exception entry and pop on exception exit on page 7-338.
Reserved	b01110010	-	-	-
P-header	b1xxxxx0	None	Instruction	See P-headers on page 7-303.

a. For more information, see the section referred to in the *Remarks* column.

Headers are described in the following sections:

- Instruction tracing on page 7-303
- Data tracing on page 7-328
- Synchronization on page 7-348
- Trace port interface on page 7-357.

Some bits in the payload of certain packets are defined as Reserved. These bits are always zero in current versions of the architecture, but might indicate additional information in future versions. These bits can be ignored.

7.3 Instruction tracing

This section describes how the execution of instructions is represented in the trace. Instruction trace is represented by:

- P-headers, that indicate the execution of instructions
- Branch packets, that indicate the address of instructions, where this cannot be inferred from the address of the previous instruction. These are referred to as indirect branches.
- Context ID packets, that indicate a change in the executing process or memory map.

This section contains the following subsections:

- *P-headers*
- Condition codes on canceled and undefined instructions on page 7-306
- Cycle information, for cycle-accurate tracing on page 7-307
- Cycle count packet on page 7-308
- Branch Packets on page 7-308
- Context ID packets on page 7-326
- VMID packets, ETMv3.5 on page 7-326

Synchronization of the instruction trace is also required. See Synchronization on page 7-348.

7.3.1 P-headers

P-headers represent a sequence of *Atoms* that indicate the execution of instructions or Java bytecodes. There are three atom types, as follows:

- E is an instruction that passed its condition codes test
- **N** is an instruction that failed its condition codes test
- **W** is a cycle boundary, and occurs in cycle-accurate mode only.

These atoms are mapped onto several P-header encodings for efficient output in the trace. Different encodings are, depending on whether cycle-accurate mode is enabled. Where cycle-accurate tracing is not required, a more compressible stream can be generated by removing the **W** atoms.

Generation

The rules for P-header generation are IMPLEMENTATION SPECIFIC. Any P-headers that unpack to the correct set of P-header atoms is permitted, however inefficient. In the extreme, a device might generate one P-header per cycle, although this is not a preferred implementation.

P-header encodings in non cycle-accurate mode

The P-header encodings in non cycle-accurate mode are listed in Table 7-2.

Description	Value	Payload (max bytes)	Remarks
Format 1 P-header	b1NEEEE00	None	0-15 x E, 0-1 x N Bits [5:2], shown as EEEE, are the count of E atoms.
Format 2 P-header	b1000FF10	None	1 x (N/nE), 1 x (N/nE) Bit [3] represents the first instruction and bit [2] represents the second instruction.
Reserved	b1001xx10	-	-
Reserved	b101xxx10	-	-
Reserved	b11xxxx10	-	-

Table 7-2 P-header encodings in non cycle-accurate mode

Example 7-1 shows two non cycle-accurate mode encodings and their meanings.

Example 7-1 P-header encodings in non cycle-accurate mode

A header of value b11001000 is encountered in the trace when cycle-accurate mode is disabled. This is a format 1 P-header representing the atoms **EEN**. It indicates that two instructions were executed and passed their condition codes, followed by one instruction that failed its condition codes.

A header of value b10001010 is encountered in the trace when cycle-accurate mode is disabled. This is a format 2 P-header representing the atoms **NE**. It indicates that one instruction was executed that failed its condition codes, followed by one instruction that passed its condition codes.

P-header encodings in cycle-accurate mode

For details of the possible use of P-headers for tracing gaps in trace during cycle-accurate tracing, see *Tracing long* gaps in cycle-accurate trace on page 7-360.

The P-header encodings in cycle-accurate mode are listed in Table 7-3.

Description	Value	Payload (max bytes)	Remarks
Cycle count	b00000100	Cycle count (5)	1 to $(2^{32}-1) \times W$
Format 0 P-header	b1000000	None	W Permitted in ETMv3.0 only. In all other versions of the ETM this encoding is reserved.
Format 1 P-header	b1N0EEE00 (except b10000000)	None	0-7 x (WE), 0-1 x WN Bits [4:2], shown as EEE, are the count of WE atoms.
Format 2 P-header	b1000FF10	None	1 x W, 1 x (N/nE), 1 x (N/nE) Bit [3] represents the first instruction and bit [2] represents the second instruction.

Table 7-3 Cycle count and P-header encodings in cycle-accurate mode

Description	Value	Payload (max bytes)	Remarks
Format 3 P-header	b1E1WWW00	None	1-8 x \mathbf{W} , 0-1 x \mathbf{E} Bits [4:2], shown as WW, are the count of W atoms.
Format 4 P-header	b10010F10	None	1 x (N/nE) Only supported in ETMv3.3 and later. In ETMv3.2 and earlier the 10010x10 encodings are reserved.
Reserved	b10011x10	-	-
Reserved	b101xxx10	-	-
Reserved	b11xxxx10	-	-

Table 7-3 Cycle count and P-header encodings in cycle-accurate mode (continued)

Example 7-2 shows three non cycle-accurate mode encodings and their meanings.

Example 7-2 P-header encodings in cycle-accurate mode

A header of value b1100 1000 is encountered in the trace when cycle-accurate mode is enabled. This is a format 1 P-header representing the atoms **WEWEWN**, that indicates that three instructions were executed as follows:

Cycle 1	An instruction	was executed	and passed it	s condition code
---------	----------------	--------------	---------------	------------------

Cycle 2 An instruction was executed and passed its condition codes.

Cycle 3 An instruction was executed and failed its condition codes.

A header of value b1000 1010 is encountered in the trace when cycle-accurate mode is enabled. This is a format 2 P-header representing the atoms **WNE**, that indicates that two instructions were executed as follows:

Cycle 1 An instruction was executed that failed its condition codes, followed by an instruction that passed its condition codes.

A header of value b1110 1000 is encountered in the trace when cycle-accurate mode is enabled. This is a format 3 P-header representing the atoms **WWWE**, that indicates that one instruction was executed as follows:

- Cycle 1 No instructions were executed.
- Cycle 2 No instructions were executed.
- Cycle 3 An instruction was executed and passed its condition codes.

The cycle-accurate mode format 4 P-header, ETMv3.3 and later

ETMv3.3 introduces a format 4 P-header in cycle-accurate mode. This packet is used to indicate that an instruction has executed without any cycle boundary. This is required when two instructions are executed in the same cycle and the first instruction is either an indirect branch or has some data associated with it.

The encoding of the format 4 P-header is included in Table 7-3 on page 7-304. Table 7-4 illustrates a case where this packet is required.

Cycle count	Event	Atoms	Packet, with P-header encoding
1000	Instruction at address $0x1000$ in ALU pipe 0	W E	Format 1 P-header: b10000100
1000	Data for instruction in ALU pipe 0	D	Data header
1000	Instruction at address 0x1004 in ALU pipe 1	Е	Format 4 P-header: b10010010

Table 7-4 Use of format 4 P-header in cycle-accurate mode

7.3.2 Condition codes on canceled and undefined instructions

Some instructions that pass their condition codes but that are subject to a later canceling exception or Undefined Instruction exception might be traced as having failed their condition codes to prevent them being considered as a data instruction. See *Exceptions on Data Instructions on page 7-336*.

7.3.3 Cycle information, for cycle-accurate tracing

For more information about cycle-accurate tracing in ETMv3 see Cycle-accurate tracing on page 7-360.

Cycle-accurate mode enables some trace packets to be traced along with the cycle in which they are generated. Cycle information is output using the following packets:

- P-header. See *P-headers on page 7-303*
- Cycle count. See *Cycle count packet on page 7-308*
- I-sync with cycle count. See Normal I-sync with cycle count packet on page 7-351.

In addition to giving the cycle count for instruction trace, cycle count information is meaningful for the following packets:

- Trigger, in ETMv3.1 and later
- Out-of-order placeholder
- Normal data
- Data suppressed
- Value not traced
- Context ID.

You cannot rely on the cycle count information for other packets. The packets for which cycle count information is not relevant are:

- Branch address
- A-sync
- I-sync
- Out-of-order data
- Store failed
- Trigger, in ETMv3.0 only
- Ignore
- Exception entry
- Exception exit.

Cycle information can only give cycle information for a particular point in the processor pipeline. In complex processors some stages in the pipeline might be capable of advancing independently of others, with the effect that the number of cycles between instructions is not the same at all points in the pipeline. You must be aware of these limitations when interpreting the cycle information.

I-sync packets might contain a cycle count, but you cannot rely on this count to determine the precise cycle of the I-sync packet. However, if you use the cycle count information with the I-sync, plus the other cycle information produced by P-headers, the cycle accuracy is maintained for instructions and for the other packets for which the cycle count information is meaningful.

7.3.4 Cycle count packet

A Cycle count packet consists of a Cycle count header followed by 1-5 bytes of data, as Figure 7-1 shows. A 1 in bit [7] of each byte indicates that another byte follows, in the same way as branch addresses. Up to 32 bits are output in this way. Any missing high-order bits are 0. This value is a number of **W**s, inserted before the most recent Non-periodic I-sync packet. This enables the number of cycles between trace regions to be output efficiently. Future versions of the architecture might support larger cycle counts. For more information see:

- Synchronization on page 7-348, for information on synchronization
- Branch Packets, for information on branch addresses.

A cycle count of zero indicates a counter overflow. When this is encountered, the length of the gap is unknown.

7	6	5	4	3	2	1	0			
0	0	0	0	0	1	0	0	Header		
1 ^a		Cycle count [6:0]								
1 ^a										
1 ^a		1-5 bytes								
1 ^a										
	Rese	↓								

^a 0 if last byte in packet

Figure 7-1 Cycle count packet

The cycle counter is reset whenever the Programming bit or the power-down bit is set to 1 in the ETMCR, register 0x000. The reset value of the counter is zero, indicating counter overflow.

In ETMv3.0, the cycle count output following overflow or entry to debug state must be ignored. From ETMv3.1, the trace is cycle-accurate through debug state. From ETMv3.1 to ETMv3.4, the trace is cycle-accurate through overflow. In ETMv3.5, the trace is not cycle-accurate through overflow.

When tracing in cycle-accurate mode, a cycle count is required for every Non-periodic I-sync packet to indicate the number of cycles (W atoms) since the last P-header packet prior to the I-sync packet. This is output as follows:

- The I-sync packet, followed by a Cycle count packet before the next Non-periodic I-sync packet. The Cycle count packet might not be present if there is a subsequent ETM FIFO overflow, and in this case the cycle count is unknown.
- The I-sync packet is a normal I-sync with cycle count packet.
- The I-sync packet is a *Load/Store in Progress* (LSiP) I-sync with cycle count packet.

For more information about synchronization, see I-sync instruction synchronization on page 7-349.

7.3.5 Branch Packets

Branch packets are used to indicate the destination address of indirect branches. See *Direct and indirect branches on page 4-237* for more information on indirect branches. Branch packets are also used to give information on exceptions, and to indicate changes of the instruction set state or security state of the processor.

This section provides a full description of all possible branch packets in ETMv3.0 and later.

If an instruction that causes an indirect branch is traced, a Branch address packet must be output even if the target of the branch is not traced, unless prevented by a FIFO overflow. This enables the address of the first instruction in any trace gap to be determined.

Multiple branch packets can be output for a single instruction. If this happens, each must be interpreted in turn in relation to the previous branch packet, after which all but the final branch packet must be ignored.

In cycle-accurate mode, the branch might not be traced on the same cycle as the instruction.

Branch packet summary

A branch packet consists of a maximum of five Address Bytes, optionally followed by up to three Exception Information Bytes.

The Address Bytes indicate:

- the branch target address
- the alignment of the instruction set, for example word, halfword or byte alignment
- whether any Exception Information bytes follow.

The Exception Information Bytes indicate:

- additional information about the instruction set
- the security state
- the hypervisor mode
- when exceptions occur.

— Note –

Some implementations indicate exception information in the Address Bytes. See *Branch packet formats with the original address encoding scheme on page 7-310*, however this use is deprecated.



Figure 7-2 Branch packet structure

There are 2 formats used for the Address Bytes:

- Original branch encoding scheme, from ETMv3.0. See *Branch packet formats with the original address encoding scheme on page 7-310*
- Alternative branch encoding scheme, available from ETMv3.4. See *Branch packet formats with the alternative address encoding scheme on page 7-313*

The ETMIDR indicates which address encoding scheme is implemented. This is bit [20] of the ETMIDR. See *ID Register, ETMIDR, ETMv2.0 and later on page 3-154.*

The Exception Information Bytes are encoded identically in all versions of the architecture. The presence of the Exception Information Bytes is indicated in the Address Bytes and is dependent on the encoding of the Address Bytes.

Some parts of the branch packet might not be output in every branch packet if they are not required to be traced, to reduce the quantity of trace generated. Table 7-5 shows how the missing bits are interpreted when they are not present.

Missing field	Interpretation
Address	The missing address bits are the same as the last time they were traced in a branch packet or I-Sync packet.
NS	The NS bit is the same as the last time it was traced in a branch packet or I-Sync packet.
Excp[3:0]	Excp[3:0] is b0000
Excp[8:4]	Excp[8:4] is b00000
AltISA	The AltISA bit is the same as the last time it was traced in a branch packet or I-Sync packet.
Can	Can is b0
Нур	The Hyp bit is the same as the last time it was traced in a branch packet or I-Sync packet.
Resume[3:0]	Resume[3:0] is b0000

Table 7-5 Interpretation of missing fields in branch packets

Branch packet formats with the original address encoding scheme

The original branch address encoding scheme:

- Is always implemented in ETMv3.0 to ETMv3.3
- Can be implemented in ETMv3.4 and later. ETMIDR bit [20] identifies when this scheme is implemented. See *ID Register, ETMIDR, ETMv2.0 and later on page 3-154*.

When a processor performs a branch operation, the destination of the branch is often close to the current address. This permits compression of the branch addresses. The ETM is required to output only the low-order bits that have changed since the last branch. The full address can be reconstructed when decompression of the trace information takes place.

To decide how many bytes are required, the on-chip logic registers the last branch address that it has output in either a branch packet or an I-Sync packet, and when another branch occurs, the new address is compared with the one that was previously output. Only sufficient low-order bits are output to cover all the bits that have changed in the address. For example, if the upper 12 bits of the address are unchanged and A[19] is the most significant bit to have changed, then it is only necessary to output A[19:0]. This can be done in three address bytes instead of five.

In the original branch encoding scheme, there are between one and five Address Bytes, as shown in Figure 2. The C bit of each Address Byte indicates if another byte follows this byte. If the C bit is 1 in Address Byte 5 then Exception Information byte 0 follows. If the C bit is 0 in any byte, this is the last byte of the branch packet.

7	6	5	4	3	2		1		0	
С			Addre	ss[7:2]					1	1
С		1	Addres	s[14:8]					
С		Address[21:15]								Address bytes 1–5
С		Address[28:22]								
0	С	0	0	1	Ad	dre	ss[3	31:2	9]	↓

Figure 7-3 Original encoding of ARM state branch address bytes

7	6	5	4	3		2		1		0	
С	Address[6:1] 1										1
С	Address[13:7]										
С		Α	ddres	s[20:	14]						Address bytes 1–5
С	Address[27:21]										
0	С	0	1		Ac	ldre	ss[31:2	28]] 🚽

Figure 7-4 Original encoding of Thumb state branch address bytes

7	6	5	4	3	2		1		0	
С			Address	s[5:0]					1]
С			Address							
С		Α	Address[19:13	3]					Address bytes 1–5
С	Address[26:20]									
0	С	1		Addr	ess[[31::	27]] ↓

Figure 7-5 Original encoding of Jazelle state branch address bytes

7	6	5 4 3	2	1	0	
С		Address[7	1	Î Î		
С		Address[14				
С		Address[21	:15]			Address bytes 1–5
С		Address[28	:22]			
1	Can	EEE	Ad	ldress[3	1:29]] 🖌

Figure 7-6 Original encoding of ARM state branch with exception address bytes

With the original address encoding scheme, a branch with an exception always requires the trace to output five bytes of address information. In this scheme, a branch to an exception vector can be output as:

- A 5-byte packet, with information about the exception included in Address Byte 5. See Figure 7-6. This format can only be used in ARM state, and is deprecated.
- 5 Address Bytes, plus one or more Exception Information Bytes. See Figure 7-3 on page 7-310 to Figure 7-5.

Depending on the alignment of the instruction set of the instruction at the address provided in the branch packet, the address bits in the Address Bytes are arranged differently. For the ARM instruction set where instructions are always word-aligned, bits [1:0] of instruction addresses are always zero and therefore only bits [31:2] are output in the trace. For the Thumb and ThumbEE instruction sets the instructions are always halfword-aligned, bit [0] of the instruction address is always zero and therefore only bits [31:1] are output in the trace. For Jazelle bytecodes, bits [31:0] are output. The alignment of the instruction set is determined from Address Byte 5.

If the alignment of the instruction set changes, then all five Address Bytes are required.

7	6		5		4		3		2		1	0	
0	Address[6:1]										1		

No change in Address[31:7]

Figure 7-7 Normal Thumb branch with no change in address bits [31:7]

	7	6		5		4		3		2		1		0	
[1	Address[6:1]										1	2 hytos		
l	0		Address[13:7]												

No change in Address[31:14]

Figure 7-8 Normal Thumb branch with no change in address bits [31:14]

 7	6	5	4	3	2		1		0		
1											
1		Address[13:7]									
0											

No change in Address[31:21]

Figure 7-9 Normal Thumb branch with no change in address bits [31:21]

7	6 5 4 3 2 1 0	
1	Address[6:1] 1	1
1	Address[13:7]	4 byter
1	Address[20:14]	
0	Address[27:21]	\

No change in Address[31:28]

Figure 7-10 Normal Thumb branch with no change in address bits [31:28]

When there is a change in [31:28], no address compression is possible and the full 5-byte packet is required. Figure 7-11 shows this packet.



Change in Address[31:28]

Figure 7-11 Normal Thumb branch with a change in address bits [31:28]

Table 2 shows the encodings of Address Byte 5.

Table 7-6 Address Byte 5 encodings, original encoding scheme

Address Byte 5 Value	Description
b0C001xxx	ARM state branch address. Bits marked xxx are Address [31:29]. The C bit is set to 1 if the Exception Information Byte 0 follows this byte, otherwise this is the last byte of the branch packet.
b0C01xxxx	Thumb or ThumbEE state branch address. Bits marked xxxx are Address [31:28]. The C bit is set to 1 if the Exception Information Byte 0 follows this byte, otherwise this is the last byte of the branch packet.
b0C1xxxxx	Jazelle state branch address. Bits marked xxxxx are Address [31:27]. The C bit is set to 1 if the Exception Information Byte 0 follows this byte, otherwise this is the last byte of the branch packet.

Address Byte 5 Value	Description
b0x000xxx	Reserved.
b10EEExxx	Exception executed in ARM state. Bits marked xxx are Address [31:29]. The EEE bits indicate the type of exception. See Table 7-7. This is the last byte of the branch packet. Use of this format is deprecated in favour of using the Exception Information Bytes.
b11EEExxx	Exception executed in ARM state. Bits marked xxx are Address [31:29]. The EEE bits indicate the type of exception. See Table 7-7. The exception cancels the last traced instruction. This is the last byte of the branch packet. Use of this format is deprecated in favour of using the Exception Information Bytes.

Table 7-6 Address Byte 5 encodings, original encoding scheme (continued)

Table 3 shows the encoding of the EEE field in Address Byte 5. If Address Byte 5 is not traced then no exception occurred.

EEE field	Exception
b000	Processor reset, Undefined Instruction, SVC, prefetch abort, or data abort. The exact type of exception is determined from the branch address.
	Software breakpoint and software watchpoint exceptions are also traced using this encoding and are indistinguishable from prefetch aborts and data aborts respectively.
	Data aborts are always cancelling exceptions, as indicated by bit [6] of Address Byte 5 set to 1.
	Undefined instruction exceptions and SVC are always non-cancelling exceptions, as indicated by bit [6] of Address Byte 5 set to 0.
	Processor reset exceptions and prefetch abort exceptions might be cancelling or non-cancelling.
b001	IRQ
b010	Reserved
b011	
b100	Jazelle exception, other than unimplemented bytecode. The exception type is determined from the branch address in conjunction with the Jazelle exception vector table.
	An ordinary exception, such as a FIQ or data abort, while in Jazelle state is not a Jazelle exception and is traced using the normal encodings.
b101	FIQ
b110	Asynchronous data abort
b111	Debug Exception

Table 7-7 EEE field encodings, original branch encoding scheme

Branch packet formats with the alternative address encoding scheme

Branch packet formats with the original address encoding scheme on page 7-310 describes the original scheme for branch address encoding:

- The C bit of each Address Byte is used to indicate the last address byte of the packet. It is set to 0 for the last byte, and set to 1 for all other bytes.
- Branch address compression cannot be used for exception packets.

From ETMv3.4, an ETM implementation can choose to implement an alternative scheme for branch address encoding that permits address compression on exception packets.

Bit [20] of the ETMIDR indicates whether an ETM implements the original or the alternative scheme for branch address encoding. See *ID Register, ETMIDR, ETMv2.0 and later on page 3-154*.

If implemented, the alternative encoding applies to all branch packets in ARM, Thumb and Jazelle states, including branches on an exception.

Because address compression is always applied when it is possible to do so, the branch packet formats for the alternative scheme are described in the following sections:

- Branch packets without Exception Information Bytes. See *Branch packets without Exception Information Bytes, in the alternative encoding*
- Branch packets with Exception information Bytes. See *Branch packets with Exception Information Bytes, in the alternative encoding on page 7-316*

As with the original encoding, a branch packet is one or more bytes long. In the alternative branch address encoding scheme:

- when bit [7] = 1, the byte is interpreted in exactly the same way as in the original scheme
- when bit [7] = 0:
 - for the first byte of a branch packet, this is the only byte in the packet
 - otherwise, bit [6] holds indicates whether there are any Exception Information Bytes.

Table 7-6 describes the use of bits [7:6] in full. The use of these bits is clarified by the packet examples in:

- Branch packets without Exception Information Bytes. See *Branch packets without Exception Information Bytes, in the alternative encoding*
- Branch packets with Exception information Bytes. See *Branch packets with Exception Information Bytes, in the alternative encoding on page 7-316*

Address Byte	Bit [7]	Bit [6]	Interpretation
1-4	1	-	The address continues in the next Address Byte. Bit [6] of this byte is part of the address field.
			The interpretation of on [7] is the same as it is in the original encounty.
1	0	-	This is the only Address Byte. Bit [6] of this byte is part of the address field. The interpretation of bit [7] is the same as it is in the original encoding.
2-4	0	1	This byte contains the final address bits for the branch packet. Exception Information Byte 0 follows.
2-4	0	0	This byte contains the final address bits for the branch packet and is the last byte of the branch packet.

Table 7-8 Interpretation of bits [7:6] in Address bytes 1-4

Depending on the alignment of the instruction set of the instruction at the address provided in the branch packet, the address bits in the Address Bytes are arranged differently. For the ARM instruction set where instructions are always word-aligned, bits [1:0] of instruction addresses are always zero and therefore only bits [31:2] are output in the trace. For the Thumb and ThumbEE instruction sets the instructions are always halfword-aligned, bit [0] of the instruction address is always zero and therefore only bits [31:1] are output in the trace. For Jazelle bytecodes, bits [31:0] are output. The alignment of the instruction set is determined from Address Byte 5.

Branch packets without Exception Information Bytes, in the alternative encoding

In the alternative encoding, for a branch packet which does not require any Exception Information Bytes:

the single-byte packet is exactly the same as in the original encoding

- longer packets comprise:
 - one or more bytes with bit [7] = 1, where bits [6:0] hold address information
 - a final byte with bits [7:6] = b00, where bits [5:0] can hold address information
- the 5-byte packet is identical to a 5-byte packet in the original encoding.

7	6 5 4 3 2 1	0								
0	Address[6:1]									
No change in Address[31:7]										

Figure 7-12 Alternative encoding of normal Thumb branch with no change in address bits [31:7]

	0	1		2		3		4		5	6	7	
2 huton	1	1 Address[6:1]											
∠ bytes		0 Address[12:7])				

No change in Address[31:13]

Figure 7-13 Alternative encoding of normal Thumb branch with no change in address bits [31:13]

7	6	5	4	3		2		1		0	
1	Address[6:1] 1										
1	Address[13:7]										3 bytes
0	0	0 Address[19:14]									

No change in Address[31:20]

Figure 7-14 Alternative encoding of normal Thumb branch with no change in address bits [31:20]

7	6	5 4 3 2 1 0	
1		Address[6:1] 1	
1			
1			
0	0	Address[26:21]] 🗸

No change in Address[31:27]

Figure 7-15 Alternative encoding of normal Thumb branch with no change in address bits [31:27]

7	6	5	4	3	2	1	0			
1		Address[6:1] 1								
1										
1		5 bytes								
1										
0	0 0 1 Address[31:28]									

Figure 7-16 Alternative encoding of normal Thumb branch when address bits [31:27] change

These examples show all possible packet lengths for branches in Thumb state. Address compression is similar for branches in other processor states. The only difference is in the address bit range held in each byte of the packet:

- Figure 7-17 on page 7-316 shows the trace packet for a branch in ARM state when there is no change in bit [31:14] of the address
- Figure 7-18 on page 7-316 shows the trace packet for a branch in Jazelle state when there is no change in bit [31:19] of the address.

	7	6	5	4	3	2	1	0	
	1 Address[7:2]								2 bytor
Γ	0	0 Address[13:8]							

No change in Address[31:14]

Figure 7-17 Alternative encoding of normal ARM branch with no change in address bits [31:14]

7	6	5	4	3		2		1		0	
1	Address[5:0] 1										
1	Address[12:6]									3 bytes	
0	0 Address[18:13]] ↓			



Figure 7-18 Alternative encoding of normal Jazelle branch with no change in address bits [31:19]

In all processor states, the 1-byte and 5-byte packets are identical to the 1-byte and 5-byte packets in the original encoding.

Branch packets with Exception Information Bytes, in the alternative encoding

In the original encoding, address compression is not possible when any Exception Information Bytes are required, and such branch packets always require all five Address Bytes.

From ETMv3.4, the alternative encoding scheme provides address compression when any Exception Information Bytes are required. For a branch packet which requires one or more Exception Information Bytes:

- There are at least 2 Address Bytes:
 - one or more Address Bytes with bit [7] = 1, where bits [6:0] hold address information
 - a final byte with bits [7:6] = b01, where bits [5:0] can hold address information
- There are one or more Exception Information Bytes.



No change in Address[31:13]

Figure 7-19 Thumb branch with exception information bytes and no change in address bits [31:13], alternative encoding



No change in Address[31:20]

Figure 7-20 Thumb branch with exception information bytes and no change in address bits [31:20], alternative encoding



No change in Address[31:27]

Figure 7-21 Thumb branch with exception information bytes and no change in address bits [31:27], alternative encoding



Figure 7-22 Thumb branch with exception information bytes and when address bits [31:27] change, alternative encoding

– Note –

See *Branch address packets for change of processor state on page 7-324* for details of the use of the AltISA (Alternative instruction set) bit of the branch continuation byte, in ETMv3.3 and later.

These examples show all possible packet lengths for exception branches in Thumb state. Address compression is similar for branches in other processor states. The only difference is in the address bit range held in each byte of the packet:

- Figure 7-23 shows the trace packet for an exception branch in ARM state when there is no change in bit [31:21] of the address
- Figure 7-24 on page 7-318 shows the trace packet for a branch in Jazelle state when there is no change in bit [31:26] of the address.

	0	1		2		3		5		6	7
	Address[7:2] 1							1			
4 bytes	Address[14:8]							1			
	1 Address[20:15]						1	0			
•	Can Exception[3:0] NS								0		
										1	



No change in Address[31:21]

Figure 7-23 ARM branch with exception information bytes and no change in address bits [31:21], alternative encoding



No change in Address[31:26]

Figure 7-24 Jazelle branch with exception information bytes and no change in address bits [31:26], alternative encoding

Exception Information Bytes

The Exception Information Bytes indicate:

- additional information about the instruction set
- the security state
- the hypervisor mode
- when exceptions occur.

The Address Bytes are used to indicate if any Exception Information Bytes are present.

The format of the Exception Information Bytes is shown in Figure 3.

С	Alt	Can	E	Exception[3:0]	NS	Exception information byte 0
С	0	Нур		Exception[8:4]		Exception information byte 1
0	1	SBZ	SBZ	Resume[3:0]		Exception information byte 2

Figure 7-25 Format of Exception Information Bytes

The meanings of the fields are shown in Table 5.

Table 7-9 Meanings of fields in Exception Information Bytes

Name	Function	Description
NS	Security level	If set to 1, the processor is in Non-secure state following the branch.
Excp[8:0]	Exception	If an exception occurs, this field indicates the exception type. For ARMv7-M processors, see <i>Encoding of Exception</i> [8:0], for <i>ARMv7-M processor architectures on page 7-319</i> . For non ARMv7-M processors see <i>Possible combinations of</i> <i>Excp</i> [8:0], <i>Can and Resume</i> [3:0] <i>on page 7-321</i> .
Can	Canceled	If set to 1, the most recently traced instruction has been canceled and must be discarded.
AltISA	Alternative instruction set	If set to 1, the processor is in ThumbEE state after the branch. For more information see <i>The AltISA bit, ETMv3.3 and later on page 7-323</i>
Нур	Hypervisor mode	If set to 1, indicates the processor is in Hypervisor mode after the branch.
Resume	Exception Resume	Indicates if an instruction was pause for continuation, or if a previously paused instruction was resumed. See <i>Encoding of Exception</i> [8:0], for ARMv7-M processor architectures on page 7-319.

Table 6 shows when each of the Exception Information Bytes are required.

Exception Information Byte	Required when any of the following apply:
0	AltISA bit changes
	NS bit changes
	Excp[8:0] is non-zero
	Resume[3:0] is non-zero
	Hyp bit changes
1	Excp[8:4] is non-zero
	Hyp bit changes
2	Resume[3:0] is non-zero

If any Exception Information Bytes are required, Exception information byte 0 is always output:

- If this is the only Exception information byte output then the C bit is 0, otherwise the C bit is 1.
- If the exception number is 15 or less (b1111 or less) then the value in Exception[3:0] is used to identify the exception. In this case, Exception information byte 1 is not output, and Exception[8:4] = b00000.

If Exception information byte 1 is output:

- If Exception information byte 2 is not output then the C bit is 0, otherwise the C bit is 1.
- The value of Exception[8:0] is used to identify the exception.

Exception information byte 2 is only output if the instruction being traced was paused for continuation or if a previously paused instruction is being resumed. In that case, the value of Resume[3:0], together with the value of the Can bit from Exception Information byte 0, gives information about resuming execution. See Table 7-12 on page 7-320.

When an extended exception branch packet with two Exception information bytes is output, the last byte can be either Exception information byte 1 or byte 2. A debugger can tell which byte it is by checking bit [6]:

- for Exception information byte 1, bit [6] = 0
- for Exception information byte 2, bit [6] = 1.

Encoding of Exception[8:0], for ARMv7-M processor architectures

The ARMv7-M processor architecture includes a number of features that affect the tracing of exceptions, in particular:

- The architecture supports up to 512 exceptions. These comprise 15 standard exceptions plus up to 496 interrupts.
- Some processor instructions can be paused for continuation when an interrupt is received. Processing of a paused instruction is resumed on return from the exception.

Exception[8:0] ^a	Meaning	Exception[8:0] ^a	Meaning
b0 0000 0000 (0x000)	No exception	b000010010 (0x012)	Reserved
b0 0000 0001 (0x001)	IRQ1	b000010011 (0x013)	HardFault
b0 0000 0010 (0x002)	IRQ2	b000010100 (0x014)	Reserved

Table 7-11 Encoding of Exception[8:0] for ARMv7-M processors

Exception[8:0] ^a	Meaning	Exception[8:0] ^a	Meaning
b0 0000 0011 (0x003)	IRQ3	b000010101 (0x015)	BusFault
b0 0000 0100 (0x004)	IRQ4	b000010110 (0x016)	Reserved
b0 0000 0101 (0x005)	IRQ5	b000010111 (0x017)	Reserved
b0 0000 0110 (0x006)	IRQ6	b000011000 (0x018)	IRQ8
b0 0000 0111 (0x007)	IRQ7	b000011001 (0x019)	IRQ9
b0 0000 1000 (0x008)	IRQ0	b000011010 (0x01A)	IRQ10
b0 0000 1001 (0x009)	UsageFault	b000011011 (0x01B)	IRQ11
b0 0000 1010 (0x00A)	NMI	b000011100 (0x01C)	IRQ12
b0 0000 1011 (0x00B)	SVC	b000011101 (0x01D)	IRQ13
b0 0000 1100 (0x00C)	Debug Monitor	b000011110 (0x01E)	IRQ14
b0 0000 1101 (0x00D)	MemManage	b000011111 (0x01F)	IRQ15
b0 0000 1110 (0x00E)	PendSV	b000100000 (0x020)	IRQ16
b0 0000 1111 (0x00F)	SysTick		
b0 0001 0000 (0x010)	Reserved	b111111110 (0x1FE)	IRQ494
b0 0001 0001 (0x011)	Processor reset	b111111111 (0x1FF)	IRQ495

Table 7-11 Encoding of Exception[8:0] for ARMv7-M processors (continued)

a. To make it easier to relate this table to the diagram of the packet in Figure 7-27 on page 7-322, the binary values in this column are shown with a space between the Exception[8:4] and Exception[3:0] sub-fields.

Encoding of Exception[3:0], for processor architectures other than ARMv7-M

When tracing processor that comply with architectures other than the ARMv7-M, branch packets only include a maximum of one Exception information byte, and the exception is described by the Exception[3:0] field. The encoding of this field is given in Table 7-12.

- Note

See *Encoding of Exception*[8:0], for ARMv7-M processor architectures on page 7-319 for details of exception tracing for ARMv7-M processors.

Exception[3:0]	Exception
b0000	No exception occurred
b0001	Halting-debug exception
b0010	Secure Monitor Call (SMC)
b0011	Entry to Hyp mode ^a
b0100	Asynchronous data abort
b0101	Jazelle exception or ThumbEE check. See the address for the type.

Table 7-12 Encoding of Exception[3:0] for non-ARMv7-M processors

Exception
Reserved
Reserved
Processor reset exception
Undefined Instruction exception
Supervisor Call (SVC)
Prefetch abort or software breakpoint exception
Synchronous data abort or software watchpoint exception
Generic exception ^b
IRQ
FIQ

Table 7-12 Encoding of Exception[3:0] for non-ARMv7-M processors (continued)

a. The Entry to Hype mode encoding, b0011, is introduced in ETMv3.5. In previous versions of the ETM architecture this encoding is Reserved.

b. The Generic exception encoding, b1101, is introduced in ETMv3.3. In previous versions of the ETM architecture this encoding is Reserved.

When the processor enters Halting-debug state, the ETM might generate a branch packet indicating a Halting-debug exception. Whether this packet is generated is IMPLEMENTATION SPECIFIC. If the branch packet is generated, the following information in the branch packet is not valid and can be ignored:

- Address
- Instruction set, including the AltSA bit
- Security state, using the NS bit
- Hypervisor mode, using the Hyp bit.

— Note -

Excp[8:4] are always b00000 for processor architectures other than ARMv7-M.

Possible combinations of Excp[8:0], Can and Resume[3:0]

The rules for generating the Exception information section of an extended exception branch packet, and the additional architectural requirements given in Table 7-9 on page 7-318, mean that only certain combinations of the Exception information bytes are possible. This section describes each possibility, and the circumstances in which it is output.



Figure 7-26 Only Exception information byte 0 is output

There are two situations where only Exception information byte 0 is output:

- If there is no exception and no resumption of a *paused for continuation* instruction. In this case Exception[3:0] is zero and the Can bit is zero.
- If an exception with exception number of 15 or less occurs, without pausing an instruction. This can occur with or without cancellation of the previous instruction:
 - Exception[3:0] holds the exception number, see Table 7-12 on page 7-320

— Can is set to 1 if the previous instruction was canceled.

	7	6	5	4 3 2 1	0	
Γ	1	†	Can	Exception[3:0]	NS	Exception information byte 0
	0	0	‡	Exception[8:4]		Exception information byte 1

[†] AltISA bit

‡ Hyp mode, from ETMv3.5, otherwise SBZ

Figure 7-27 Only Exception information bytes 0 and 1 are output

There is only one situation where only Exception information bytes 0 and 1 are output:

- If an exception with exception number greater than 15 occurs without the pausing of an instruction. This can occur with or without cancellation of the previous instruction:
 - Exception[8:0] holds the exception number, see Table 7-11 on page 7-319
 - Can is set to 1 if the previous instruction was canceled.

7	6	5	4	3		2		1		0	
1	†	Can	E	Exception[3:0]				NS	Exception information byte 0		
0	1	SBZ	SBZ	Resume[3:0])]		Exception information byte 2		
+ AltISA bit											

Figure 7-28 Only Exception information bytes 0 and 2 are output

There are two situations where only Exception information bytes 0 and 2 are output:

- If an exception with exception number of 15 or less occurs, and an instruction is paused:
 - Exception[3:0] is nonzero, and holds the exception number, see Table 7-11 on page 7-319
 - Can is set to 1.
- If a *paused for continuation* instruction is resumed:
 - Exception[3:0] is zero, because there is no exception
 - Can is set to 0.

— Note —

No exception occurs in this situation. However, it is included here because it is traced in the same way as exceptions.

7	6	5	4	3		2		1	0	
1	†	1	E	Exception[3:0]				NS	Exception information byte 0	
1	0	‡		Exception[8:4]			:4]		Exception information byte 1	
0	1	SBZ	SBZ	Resume[3:0]			e[3:0]	Exception information byte 2	

† AltISA bit

‡ Hyp mode, from ETMv3.5, otherwise SBZ

Figure 7-29 All Exception information bytes are output

There is only one situation where all three Exception information bytes are output:

- If an exception with exception number greater than 15 occurs, and an instruction is paused:
 - Exception[8:0] is nonzero, and holds the exception number, see Table 7-11 on page 7-319
 - Can is set to 1.

Extended Exception handling in Instruction-only trace

When performing instruction-only tracing, and an instruction is paused for continuation, no trace information is required to indicate where the instruction is resumed. With instruction-only trace:

- if the previous instruction completed:
 - Can = 0
 - Resume[3:0] = b0000
- if the previous instruction is paused for continuation, or restarted, it is treated as if the instruction is canceled:
 - Can = 1
 - Resume[3:0] = b0000.

This means that, with instruction-only trace, Exception information byte 2 is never output.

The AltISA bit, ETMv3.3 and later

The fifth address byte of the packet for an exception branch address indicates the Instruction Set, see Table 7-6 on page 7-312. From ETMv3.3, this information is qualified by the value of the AltISA bit, bit [6], of the continuation byte. Table 7-13 shows the meaning of this bit.

State and alignment ^a	AltISA bit	Meaning
ARM, word	0	Processor is in ARM state after the branch
	1	AltISA=1 is Reserved when processor is in ARM state
Thumb, halfword	0	Processor is in Thumb state after the branch
	1	Processor is in ThumbEE state after the branch
Jazelle, byte	0	Processor is in Jazelle state after the branch
	1	AltISA=1 is Reserved when processor is in Jazelle state

Table 7-13 Meaning of the AltISA bit in the Continuation byte

a. The instruction set state and alignment are determined by the most significant bits of the fifth byte of the Branch address packet, see Table 7-6 on page 7-312.

— Note -

From ETMv3.4, if the alternative address compression scheme is implemented, the fifth address byte of a branch packet might not be output. In this case the branch packet does not give an explicit indication of the current state of the processor. However, all five address bytes are always included in the branch packet for a change of processor state. For more information, see *Branch address packets for change of processor state on page 7-324*.

Branch address packets for change of security state

On processors that support the Security Extensions, the ETM always traces a change of security state by issuing a branch packet with at least one Exception information byte:

- If the original address encoding scheme is implemented, a change of security state is traced with all five Address Bytes and at least one Exception information byte.
- From ETMv3.4, if the alternative address encoding scheme is implemented a change of security state is traced with a packet that has between two and five Address Bytes, followed by at least one Exception information byte.

Branch address packets for change of processor state

When an indirect branch occurs that changes the processor state, the ETM always traces a branch packet with all five Address Bytes. Some changes in processor state also require one or more Exception Information Bytes.

State change	Address Bytes	Exception Information Bytes	AltISA bit
ARM to Jazelle	5	0-3	0
ARM to Thumb	5	0-3	0
ARM to ThumbEE	5	1-3	1
Jazelle to ARM	5	0-3	0
Thumb to ARM	5	0-3	0
Thumb to ThumbEE	5	1-3	1
ThumbEE to ARM	5	1-3	0
ThumbEE to Thumb	5	1-3	0

Table 7-14 State change branch packets

Changes of state that are not indicated explicitly

Not all state changes require a branch packet to be output in the trace, because a direct branch instruction can cause a state change. When such a state change occurs, subsequent branch packets are output with all the bits that have changed since the last broadcast address output in either an I-Sync packet or a branch packet. However, there are cases where a state change is not indicated in the trace.

Table 8 shows a sequence of instructions including a direct branch causing a change from ARM to Thumb state:

Step	Instruction	State (change)	Trace generated
1	-	ARM state	Trace enabled, I-Sync packet generated indicating ARM state
2	BLX #immed	(to Thumb state)	No branch packet generated because this is a direct branch
3	MOVS PC	(to ARM state)	Branch packet generated

Table 7-15 Direct branch with change from ARM to Thumb state

In this example, Thumb state is not indicated explicitly in the trace stream, because the state change is caused by a direct branch instruction. The branch packet generated at step 3 does not require all five Address Bytes because the most recent broadcast address, in the I-Sync packet generated at step 1, indicates ARM state.

Table 7-16 shows a sequence of instructions that include changes between Thumb and ThumbEE states

Table 7-16 Direct branch with changes between Thumb and ThumbEE states

Step	Instruction	State (change)	Trace generated
1	-	ARM state	Trace enabled, I-Sync packet generated indicating ARM state
Step	Instruction	State (change)	Trace generated
------	-------------	--------------------	---
2	MOVS	(to ThumbEE state)	Branch packet with 5 Address Bytes and Exception Information Byte 0, indicating ThumbEE state. ^a
3	LEAVEX	(to Thumb state)	No branch packet generated because this is a direct branch
4	MOVS	(to ThumbEE state)	Branch packet generated but does not require any Exception Information Bytes.

Table 7-16 Direct branch with changes between Thumb and ThumbEE states (continued)

a. Address Byte 5 indicates Thumb state and the AltISA bit in Exception Information Byte 0 is set to 1.

In this case, the entry to Thumb state at step 3 trace stream is not indicated explicitly in the trace stream, because the state change is caused by a direct branch. The branch packet generated at step 4 does not require any Exception Information Bytes, because the state entered is the same as that indicated in the most recent broadcast address, that was in the branch packet generated at step 2.

ETM Architecture revision differences

The NS bit is only set in ETMv3.2 and later.

The AltISA bit is only set in ETMv3.3 and later.

Exception information bytes 1 and 2 are only implemented in ETMv3.4 and later.

The Alternative branch encoding scheme is only available in ETMv3.4 and later.

The Hyp bit is only set in ETMv3.5.

The Resume field is only used on ARMv7-M processors.

Bits [8:4] of the Excp field in Exception Information byte 1 are non-zero only on ARMv7-M processors.

7.3.6 Context ID packets

When the Context ID changes, a Context ID packet is output to give the new value. It comprises the following components:

- Context ID packet header (1 byte)
- Context ID (1-4 bytes).

Figure 7-30 shows a Context ID packet.



Figure 7-30 Context ID packet

The number of bytes output depends on the ContextIDSize bits, bits [15:14] of the ETMCR, register 0x000, see *Main Control Register, ETMCR on page 3-100.* If Context ID tracing is disabled because these bits are set to b00, Context ID packets are never generated.

If the Context ID is changed by a data transfer that would normally have been traced, and a Context ID packet is output, it is IMPLEMENTATION SPECIFIC whether the Context ID packet is generated instead of or in addition to the normal trace. As a result, when Context ID tracing is enabled, data trace might be missing for an instruction that changes the Context ID.

The Context ID packet is output:

- after tracing all instructions up to the point where the Context ID is changed
- before tracing any instructions that are executed with the new Context ID.

7.3.7 VMID packets, ETMv3.5

From architecture version 3.5, the VMID packet indicates the Virtual Machine ID of the trace source. This packet consists of a single header byte with a single payload byte.

Figure 7-31 shows the format of a VMID packet.

7	6	5	4	3	2	1	0	
0	0	1	1	1	1	0	0	Header
	Payload							

Figure 7-31 VMID packet

In implementations that support virtualization, the VMID packet is output each time the Virtual Machine ID changes. When tracing instructions, this packet must be output before the first instruction that was executed using the changed VMID is traced. At the latest this must occur immediately after the next ISB or exception entry or return after the instruction which updated the VMID.

When an I-Sync packet occurs, a VMID packet must be output before the next P-header packet. This ensures that trace analysis tools have the complete context before decompressing any instructions.

This packet is only generated if:

- the Virtualization Extensions are implemented as indicated by bit [26] of the ETMCCER
- VMID tracing is enabled using bit [30] of the ETMCR.

When the processor is reset, the Virtual Machine ID is reset to 0. When instruction tracing is enabled, a VMID packet might not be traced if reset to 0. However this can be detected because an exception is traced, indicating the reset exception. When tracing in data-only mode, the VMID packet must be traced.

7.3.8 Exceptions when leaving Debug state

The following sections describe trace when exceptions occur as the processor is leaving Debug state.

Processor reset

If a processor reset occurs while the processor is in Debug state, the processor usually leaves Debug state and restarts execution at the reset vector. It is IMPLEMENTATION DEFINED whether the reset exception is indicated. For example, the ETM might trace one of the following sequences:

- An I-Sync packet with the address of the reset vector and a reason code of Debug Exit, without indicating the reset exception.
- An I-Sync packet with the address of an instruction before the reset occurred, followed by a branch packet indicating the reset exception and branching to the reset vector.

Other exceptions

If an exception occurs before the processor executes any instructions after leaving Debug state, it is IMPLEMENTATION DEFINED whether the exception is traced. For example, if an interrupt exception is taken before any instructions are executed after leaving Debug state, the ETM might trace one of the following sequences:

- An I-Sync packet with the address indicating the interrupted instruction, followed by a branch packet indicating the interrupt exception. If an instruction is traced between the I-Sync and the branch packet, using a p-header packet, this instruction is canceled by the branch packet.
- An I-Sync packet with the address of the interrupt vector. The interrupt exception is not explicitly traced.

7.4 Data tracing

Data tracing is performed by interleaving packets of data trace with the instruction trace. Most data packets correspond to the most recent *Data instruction* traced. See *Data Instructions on page 4-247* for definitions of Data Instructions and *Exceptions on Data Instructions on page 7-336* for special handling around exceptions.

— Note —

When tracing LSM instructions, the ETM generates one data packet for each 32-bit data transfer. For more information see *Tracing LSMs on page 7-332*.

Data tracing features are controlled by the ETMCR. For more information, see *Main Control Register, ETMCR on page 3-100* and in particular the descriptions of the following bits and fields:

- Data-only mode, bit [20]
- Filter (CPRT), bit [19], and MonitorCPRT, bit [1]
- Suppress data, bit [18]
- Data access, bits [3:2].

From ETMv3.3, it is IMPLEMENTATION DEFINED which data tracing features are provided. For details of the implementation options see *Data tracing options*, *ETMv3.3 and later on page 7-335*.

This document refers to data tracing being enabled. Data tracing is enabled if at least one of the following is enabled:

- data address tracing
- data value tracing
- CPRT tracing.

7.4.1 Data packet types

Data packets can be any of the following types:

Normal data packet

Used where the data values can be output in order. For more details, see Normal data packet.

Out-of-order packets

Used where the data values cannot be output in order. For more details, see *Out-of-order packets on page 7-330*.

Value not traced packet

Used when performing partial tracing of an LSM instruction. For more details, see *Value not traced packet on page 7-332*.

Data suppressed packet

Used to prevent FIFO overflow.

Store failed packet

Used to indicate failure of an exclusive store operation.

7.4.2 Normal data packet

The Normal data packet is used for all loads, stores, and CPRT packets that can be output in order. For more information about tracing LSMs see *Tracing LSMs on page 7-332*.

The ETM compresses the data address trace by reducing the number of bits that are output for the address of the data transfer. The same technique is used as for Branch addresses, where a copy of the last data access address is kept and only the low-order bits that have changed are output for the next address. This is particularly effective, for example, if you are viewing data in one small address range, because all the traced data accesses have the same high-order address bits.

A Normal data packet comprises the following contiguous components:

Normal data packet header

Output first. Always present.

Data address Present if both of the following conditions are satisfied:

- data address tracing is enabled in the ETMCR
- the A bit is set to 1 in the header.

Data addresses consist of one to five bytes. To enable the decompressor to detect the last byte, bit [7] of each byte is set to 1 if there are more address bytes to follow. Bit [7] is LOW in the last address byte. Whether or not data addresses are traced must be statically determined before tracing begins.

The data address is compressed relative to the last traced data address, in a similar manner to instruction addresses. If a data address of any length is traced, bits that are not output are the same as those in the last traced data address.

Data value Present only if data value tracing is enabled in the ETMCR.

Normal data packets correspond to the most recently-traced *data instruction*. This is to support processors where instructions that do not perform a data transfer might execute before a previous transfer completes.

Figure 7-32 shows a Normal data packet.

	0	1	2	3	4	5	6	7			
Header	0	1	ize	S	0	Α	0	0			
			ss[6:0]	Addres	Data/			1 ^a			
]		1 ^a DataAddress[13:7]									
0-5 bytes		1 ^a DataAddress[20:14]									
1		1 ^a DataAddress[27:21]									
] ↓	Reserved BE DataAddress[31:28]										
				a[7:0]	Data						
		Data[15:8]									
	Data[23:16]										
] 🗼	Data[31:24]										

^a 0 if last byte in packet

Figure 7-32 Normal data packet for ETMv3.0 and later

The A bit

The A bit of the Normal data packet header shows that a data address is expected if address tracing is enabled. It is set to 1 for the first data packet output for an LSM, and can be set to 1 for subsequent data packets if their addresses are noncontiguous. In ETMv3.0 a new address must be output if it is noncontiguous and the processor is in Jazelle state. In ETMv3.1 and later this applies to ARM, Thumb, and Jazelle states.

——— Note —

- In ETMv3.0 you must take account of the instruction type when determining data addresses. This is because the SWP and SWPB instructions perform two accesses to the same address, but only the first has an address output.
- The A bit can be set to 1 even if address tracing is disabled. In this case the A bit must be ignored and an address is not present.

BE bit

The BE bit shows that the data was a BE-8, ARMv6 and later, big-endian transfer, and that the bytes must be reversed to determine the value that was stored in memory. It represents the state of the E bit in the CPSR at the time of the transfer. See *Endian effects and unaligned access on page 4-246*.

The BE bit is traced regardless of whether data value tracing is enabled. However, if a data address is traced and this bit is not output because the address is output in less than 5 bytes, then the value of the BE bit is the same as the value given in the last 5-byte data address traced. If the value of the BE bit changes then a full 5-byte data address is output.

Size bits

The size bits are used for data value compression. They specify the size of the transferred data value. Leading zeros are removed from the value as a simple form of this compression. The encoding combinations of the size bits are listed in Table 7-17.

Encoding	Description
b00	Value = 0, no data value bytes follow
b01	Value < 256, one data value byte follows
b10	Value < 65536, two data value bytes follow
b11	No compression done, four data value bytes follow

7.4.3 Out-of-order packets

ETMv3.x supports processors with non-blocking data caches. A non-blocking data cache enables instructions, including data instructions, to execute underneath an outstanding data transfer. This means that the data cache can return data to the processor out-of-order.

This behavior is handled by the Out-of-order placeholder and Out-of-order data header types. These are described in:

- Out-of-order placeholder
- Out-of-order data on page 7-331.

For more information about tracing LSMs see Tracing LSMs on page 7-332.

Out-of-order placeholder

When data cannot be traced in order, an Out-of-order placeholder packet is placed in the FIFO instead of a Normal data packet. Figure 7-33 shows an Out-of-order placeholder packet.

7	6	5	4	3 2	1	0	
0	1	Α	1	Tag	Tag 0 C		Header
1 ^a							
1 ^a							
1 ^a			1-5 bytes				
1 ^a							
R	Reserved BE DataAddress[31:28]						

^a 0 if last byte in packet

Figure 7-33 Out-of-order placeholder packet

When an Out-of-order placeholder packet is read, the decompression software must identify the data value as an outstanding value. This outstanding value is returned later in the trace.

The A bit

The A bit indicates that a data address is present if data tracing is enabled. See *The A bit on page 7-329* for more information.

Tag bits

The tag bits are used to identify each load miss. Values b01, b10, and b11 are supported. Encodings corresponding to a tag of b00 correspond to other packets in the header space.

BE bit

The BE bit indicates that the data was a BE-8 transfer. See BE bit on page 7-329 for more information.

Out-of-order data

When out-of-order data is returned, the Out-of-order data packet, comprising the Out-of-order data header byte and the data value, is placed in the FIFO.

An Out-of-order data packet never includes a data address.

An Out-of-order data packet is shown in Figure 7-34.

7	65	4	3 2	1	0		
0	Tag	0	Size	0	0	Header	

Figure 7-34 Out-of-order data packet for ETMv3.0 and later

An Out-of-order data packet always corresponds to the most recent Out-of-order placeholder packet with the same TT tag value, with the exception of 64-bit values. See 64-bit values on page 7-332 for more information.

If the decompressor receives an unexpected Out-of-order data packet (that is, an Out-of-order data packet is given without a pending Out-of-order placeholder packet with the same TT tag), it must be ignored. If trace is disabled before the outstanding out-of-order data is returned, this data item is placed in the FIFO as soon as it is available.

—— Note –

In ETMv3, all forms of data, loads, stores, and CPRTs, can be returned out-of-order. In ETMv2, only loads can be returned out-of-order.

Rules for generation of Out-of-order packets

These rules do not affect decompression, but describe how the ETM handles out-of-order trace packets.

Out-of-order placeholder packets are placed in the FIFO if **TraceEnable** and **ViewData** are active at the time that the Out-of-order placeholder is generated, in the same way as Normal data packets.

Out-of-order data packets are placed in the FIFO if and only if the corresponding Out-of-order placeholder packet was traced, with the following exceptions:

- Out-of-order data might be missing following overflow, if the Out-of-order placeholder packet was placed in the FIFO before the overflow occurred.
- Out-of-order data might be missing following restart from debug, if the Out-of-order placeholder packet was placed in the FIFO before the entry to debug state.
- Out-of-order data might be missing following a processor reset, if the Out-of-order placeholder packet was placed in the FIFO before the reset occurred.
- Out-of-order data might be missing if it is returned in the same cycle as a Non-periodic I-sync. This is because of FIFO bandwidth limitations. A periodic I-sync must be delayed if it would cause the loss of an Out-of-order data packet.

Out-of-order data packets are never output without a corresponding Out-of-order placeholder packet. However, lone Out-of-order data packets might be observed at the beginning of the captured trace, because of the loss of the original Out-of-order placeholder packets.

64-bit values

When a miss occurs on a 64-bit value, two out-of-order packets are placed in the FIFO in the same cycle. The decompressor must recognize that these two misses are for a single 64-bit value because both packets have the same tag value and they are consecutive. As with Normal data packets, the data address is present only with the first Out-of-order placeholder packet, and is not present at all if the miss occurs in the middle of an LSM that has already output data packets.

When 64-bit out-of-order data is returned, it is always returned as two separate Out-of-order data packets given in the same cycle. Both packets have the same tag, and are consecutive.

7.4.4 Tracing LSMs

When the first data transfer associated with an LSM is traced, a Normal data packet, or an Out-of-order placeholder packet, is placed in the FIFO. If data address tracing is enabled this packet includes the data address. All subsequent data transfers for that LSM place a packet in the FIFO according to the following rules:

- If a subsequent data transfer is to be traced, a Normal data packet, or Out-of-order placeholder packet is traced, normally without an address. For more information, see *The A bit on page 7-330*.
- If a subsequent data transfer is not to be traced, a Value not traced packet is placed in the FIFO for that transfer. For more information, see *Value not traced packet*.
- When data address tracing is enabled, the trace packets for all of the subsequent data transfers do not normally include the data address, because the addresses of the LSM transfers are sequential.

Exceptions to this are:

- For a SWP or SWPB instruction where the addresses for the two data transfers are not sequential.
- On some processors, for an LDM instruction that includes the PC in its registers list. Some processors
 transfer the PC before the other addresses, and this results in data transfers with non-sequential
 addresses.

If data address tracing is enabled, and a data transfer for an LSM is not sequential to the previous transfer for that LSM, the trace packet for the transfer includes the data address.

A compiler can combine adjacent loads or stores into an LSM to speed up execution. In ETMv1, data tracing can be enabled only at the beginning of a *Load/Store Multiple* (LSM) instruction. ETMv2 and ETMv3 can partially trace an LSM and output only the data values that match the filtering criteria. For example, the **ViewData** setting might match only from the third word of the LSM. In this case this third transfer is the first transfer traced for the LSM, and if data address tracing is enabled the trace packet includes the data address of the third word of the LSM.

For more information about tracing LSMs in data-only mode see *Tracing LSM instructions in data-only mode on page 7-335*.

See Load/Store Multiple (LSM) instructions on page 4-247 for a list of the LSM instructions.

7.4.5 Value not traced packet

Value not traced packets comprise a Value not traced header byte, followed by an optional data address, as Figure 7-35 on page 7-333 shows. The decompression software must work backwards from the final data transfer, using the Value not traced packets in combination with the Normal data packets, to determine which of the LSM values were traced.

7	6	5	4	3	2	1	0		
0	1	1	Α	1	0	1	0	Header	
1 ^a									
1 ^a									
1 ^a			1-5 bytes						
1 ^a									
R	Reserved BE DataAddress[31:28]								

^a 0 if last byte in packet

Figure 7-35 Value not traced packet

The data address is output if the address of the transfer is noncontiguous relative to the previous transfer, so that the address of subsequent data transfers in the LSM can be determined if they are traced. It therefore follows the same rules as for Normal data packets. See *The A bit on page 7-329* for more information.

—— Note ——

If an LSM instruction is traced, instruction tracing continues until the LSM completes, even if **TraceEnable** is deasserted before the LSM completes. This means that instructions executed under an LSM are also traced, regardless of whether **TraceEnable** remains asserted. For more information, see *Independent load/store unit on page 2-75*.

7.4.6 Data suppressed packet

If enabled, the ETM prevents the output of data trace when the number of free bytes in the FIFO drops below the level set in the ETMFFLR, register 0x00B, by activating the **SuppressData** signal. The following packet types are suppressed when **SuppressData** is asserted:

- Normal data
- Out-of-order data
- Out-of-order placeholder
- Value not traced.

The first such data packet to be generated while data suppression is activated is replaced by a Data suppressed packet. Figure 7-36 shows a Data suppressed packet. Subsequent data packets are deleted entirely and generate no trace while data suppression is still active. Data suppression remains active until a data packet is generated while **SuppressData** is deasserted.

7	6	5	4	3	2	1	0	
0	1	1	0	0	0	1	0	Header

Figure 7-36 Data suppressed packet

Data suppression does not occur and no Data suppressed packet is output if **SuppressData** is asserted and deasserted without the suppression of any data packets. This happens if the number of free bytes in the FIFO briefly drops below the FIFOFULL level during cycles when no data tracing occurs.

If data suppression occurs during a Data Instruction, data suppression must continue until the Data Instruction has completed. Because no Value not traced placeholder packets are output, and data tracing might not have started on the first transfer, it is not possible to determine which transfers in the Data Instruction were traced. As a result you might have to discard all transfers corresponding to the Data Instruction that were traced before the Data suppressed packet.

In ETMv3.2 and earlier, D-sync is required following a restart from data suppression. In other words, the first data address output must be a full 5-byte address. This resynchronization is not required in ETMv3.3 and later.

Synchronization is delayed while SuppressData is asserted. This applies to:

- I-sync
- A-sync.

In rare cases this can cause an overflow. See Synchronization on page 7-348 for more information.

7.4.7 Store failed packet

ARMv6 supports a new instruction, STREX, that might or might not succeed in storing its value. The trace must indicate if this has been unsuccessful. Figure 7-37 shows a Store failed packet.

 7	6	5	4	3	2	1	0	
0	1	0	1	0	0	0	0	Header

Figure 7-37 Store failed packet

This packet is output immediately following the Normal data or Out-of-order data packet, and indicates that the most recent data transfer was a failed STREX. In other words, no other packets are output between the Normal data or Out-of-order data packet and the Store failed packet. This packet is only output if data value tracing is enabled by setting bit [2] of the ETMCR, register 0x000, to 1. The data value traced is 0. The data address is output as normal if appropriate.

7.4.8 Jazelle data tracing

Loads and stores that are considered to be useful are traced. This excludes the following:

- stack spills and fills
- array base pointer loads
- array size loads
- loads whose sole purpose is to perform a null-pointer check
- loads from the constant pool used by quicker bytecodes.

The precise list of traced data transfers is IMPLEMENTATION DEFINED. See the appropriate *Technical Reference Manual* for details.

7.4.9 Data aborts

If one or more of the data transfers for a data instruction is aborted by the memory system, a branch address to the Data abort exception vector is traced, indicating that a data abort exception has occurred. It is IMPLEMENTATION SPECIFIC whether the data instruction or data transfers are traced. If the instruction is traced, the branch packet indicates that the instruction is canceled and all data transfers traced for this instruction must be discarded.

For information about specifying comparator behavior when data aborts occur, see *Exact matching for data address* comparisons on page 2-56.

Asynchronous data aborts

Asynchronous data aborts are so named because the data abort handler cannot determine the instruction that caused the abort, and must therefore usually terminate the entire process. Similarly, it is not possible to determine which instruction caused the asynchronous data abort from the trace.

Asynchronous data aborts can be traced as canceling or not canceling.

— Note —

Previous versions of this document described:

- synchronous aborts as precise aborts
- asynchronous aborts as imprecise aborts.

7.4.10 Data-only mode, ETMv3.1 and later

Bit [20] of the ETMCR, register 0x000, enables instruction trace to be disabled while continuing to output data trace. This is useful if you want to trace updates to a particular data value or a selection of values, but do not have to trace the instruction that caused the update.

For example, if tracing the value of a single word, only 5 bytes are required (the header must be traced, to enable synchronization). The actual requirement is I-sync, a P-header and the data itself, a total of 12 bytes. Therefore, the size of the data traced is over twice what it is expected to be. This proportion is even bigger if the values are suitable for compression-byte values are 2 bytes instead of 9 bytes.

When data-only trace is enabled, only the following header types are produced:

- A-sync
- Normal data
- Out-of-order placeholder
- Out-of-order data
- I-sync, without instruction addresses
- Context ID
- Trigger
- VMID packet

It is IMPLEMENTATION DEFINED whether Value not traced packets are produced in data-only mode, see *Tracing LSM instructions in data-only mode*.

All other packet types, including branches, P-headers, and Data suppressed, are suppressed. D-sync (periodic trace of a full data address) continues as normal.

From ETMv3.3, data-only mode is only implemented on macrocells that provide a full data tracing implementation. See *Data tracing options*, *ETMv3.3 and later* for more information.

Tracing LSM instructions in data-only mode

When an ETM implementation supports data-only mode, it is IMPLEMENTATION DEFINED how LDM and STM instructions are traced in data-only mode when **Viewdata** is not active for all of the data transfers generated by the instruction. However, one of the following trace sequences must be implemented:

- A Value not traced packet is generated for any word of the transfer for which **ViewData** is not active. See *Value not traced packet on page 7-332*.
- An address packet is output for each traced data transfer for which the data address is not sequential to the previous traced data transfer.

See Load/Store Multiple (LSM) instructions on page 4-247 for a list of the LSM instructions.

Possible wrong interpretation of CPRT trace in data-only mode

When you are tracing in data-only mode with data address tracing enabled and CPRT tracing enabled, no addresses are output with any CPRT transfer. This means that, if a CPRT transfer follows immediately after one or more LSM transfers in the trace stream there is nothing in the trace to distinguish the CPRT transfer from the LSM transfers. Therefore, a trace decompression tool might incorrectly associate a CPRT transfer with the address of an earlier LSM transfer.

7.4.11 Data tracing options, ETMv3.3 and later

From ETMv3.3, an ETM implementation can limit the availability of data value and data address tracing. From ETMv3.3, the availability of the following data trace options is IMPLEMENTATION DEFINED:

- data address tracing
- data value tracing
- CPRT tracing
- data-only mode.

However, these options are not independent, and any implementation must provide one of the feature sets listed in Table 7-18.

Data address tracing	Data value Tracing	CPRT tracing	Data-only mode	Notes
Implemented	Implemented	Implemented	Implemented	As for ETMv3.1 and ETMv3.2
Implemented	Not implemented	Not implemented	Not implemented	-
Not implemented	Implemented	Implemented	Not implemented	-
Not implemented	Not implemented	Not implemented	Not implemented	ViewData registers not implemented.

— Note —

• Data-only mode, as described in *Data-only mode, ETMv3.1 and later on page 7-334*, is only implemented when all other data tracing features are implemented.

- Context ID tracing, as described in *Context ID packets on page 7-326*, is always available and is not affected by any restriction on the data tracing options that are implemented.
- If an implementation does not provide any of the optional data tracing features then the ViewData registers are not implemented, and reads as zero.

Detecting which data tracing options are available

Debug tools can write and then read the ETMCR to find which data tracing options are supported. For more information, see *Checking available data tracing options, ETMv3.3 and later on page 3-108.*

7.4.12 Exceptions on Data Instructions

If a Data Instruction is canceled by a canceling exception, all data traced with it might be invalid and must be discarded.

7.5 Additional trace features for ARMv7-M processors, from ETMv3.4

The ARMv7-M processor architecture introduces a number of features that require the ETM trace protocol to be extended. ETMv3.4 introduces changes that permit the tracing of these features.

The ARMv7-M architecture features that require additions to the ETM protocol are:

- Support for up to 512 exceptions, see *Support for a large number of exceptions*.
- Some instructions can be *paused for continuation* when interrupted. Processing of a paused instruction is resumed on return from the interrupt. The ETM must be able to:
 - indicate that an instruction has been paused for continuation
 - trace the resumed processing of the instruction.

For more information see Instructions that can be paused for continuation.

- The stack is pushed automatically on entry to an exception, and popped on return from the exception handler, see *Automatic stack push on exception entry and pop on exception exit on page 7-338*.
- Return from an exception can be performed by the ARMv7-M-specific implementations of certain instructions, see *Tracing return from an exception on page 7-339*.

Some of the ETMv3.4 changes to provide support for ARMv7-M processors are described in *Branch Packets on page 7-308*. These changes are cross-referenced from this section. The other ETMv3.4 changes to support these processors are described fully in this section.

7.5.1 Support for a large number of exceptions

The ARMv7-M architecture supports 15 standard exceptions and up to 496 interrupts, controlled by an NVIC. ETMv3.4 introduces an extension to the *branch with exception* packet format, that permits each of these exceptions to be identified and traced uniquely. This extension is described in *Extended Exception handling in Instruction-only trace on page 7-323*.

7.5.2 Instructions that can be paused for continuation

In other ARM processor architectures, there are two ways of responding to an interrupt that occurs during the execution of an LSM instruction:

- The instruction is completed before branching to the interrupt handler.
- The instruction is canceled before branching to the interrupt handler. In this case, all data transfers are stopped and the results discarded. The instruction must be executed on return from the exception handler.

See Load/Store Multiple (LSM) instructions on page 4-247 for details of the instructions to which this applies.

In the ARMv7-M architecture, LSM instructions can be *paused for continuation* during execution. When this happens:

- the position at which the instruction is paused is stored in a processor status register that is pushed onto the stack
- on return from the exception handler, execution of the instruction continues from the point where it was paused.

When an instruction is paused, trace output is generated both when the exception occurs and again when execution of the instruction is resumed. Extended *branch with exception* packets are generated at both points, even though no exception occurs when execution is resumed. These packets are described in *Extended Exception handling in Instruction-only trace on page 7-323*. In summary:

- The basic format of the packet generated, both when the exception occurs and when the instruction is resumed, is shown in Figure 7-29 on page 7-322.
- When the exception occurs, the format of the Exception information section of the packet is shown in:
 Figure 7-28 on page 7-322, if the exception number is 15 or less

- Figure 7-29 on page 7-322, if the exception number is greater than 15.

In both cases, the Can bit is 1, Resume[3:0] encodes the last successfully completed transfer, and the Exception[3:0] or Exception[8:0] field holds the exception number.

When processing of the instruction is resumed, the format of the Exception information section of the packet is shown in Figure 7-28 on page 7-322. The Can bit is 0, Resume[3:0] encodes the last successfully completed transfer index, and the Exception[3:0] field is b0000, indicating that there is no exception.

Tracing continuation of an instruction during instruction-only trace

In instruction-only trace, there is no tracing of the resumed instruction. With instruction-only trace:

- When the exception occurs, the paused instruction is traced as canceled by the exception branch packet.
- The return from the exception handler is traced as a normal branch, to the instruction that follows the paused instruction in the program execution flow. No Exception information bytes are output.

7.5.3 Automatic stack push on exception entry and pop on exception exit

The ARMv7-M architecture introduces an automatic stack push whenever an exception occurs. When considering data tracing, this is a major difference from all other ARM processor architectures, where data transfers are always initiated by an instruction, and data trace can always be associated with a traced instruction.

In the ARMv7-M architecture, when an exception occurs, eight registers are pushed onto the stack automatically. When execution of the exception handler is complete, the eight registers are popped from the stack and restored. There is a special case extension of this, referred to as *tail-chaining*, when two exceptions are executed back-to-back. In this case, there is no stack pop and subsequent push between the handling of the two events, and the handling of the two tail-chained events is:

- 1. Before entry to the first event handler the registers are pushed onto the stack.
- 2. Control passes to the first event handler.
- 3. When execution of the event handler is complete control passes directly to the second event handler, without any pop, restore and push of the registers.
- 4. When execution of the second event handler is complete the registers are popped from the stack and restored.

Being able to perform data tracing of the register push and pop operations is important, because this gives access to the contents of the registers. Also, you can use this trace to help to identify the cause of any corruption of the stack by software. Therefore, the ETM must trace the data transfers for the stack push that occurs before the exception handler is entered. These transfers do not have a parent instruction. Instead, an *Exception entry packet* is inserted into the trace stream, to indicate the start of the stack push. The data transfers for the stack push are associated with this packet, not with the previous instruction. These transfers are traced in the same way as a normal STM instruction.

Figure 7-38 shows the format of the Exception entry packet.

	7	6	5	4	3	2	1	0	
Γ	0	1	1	1	1	1	1	0	Header

Figure 7-38 Exception entry packet, ETMv3.4 and later

If cycle-accurate tracing is enabled, outputting an Exception entry packet has no effect on the current cycle count, and does not imply that any W, E, or N atoms have occurred.

During instruction-only trace the data transfers for the stack push are not traced, and Exception entry packets are not output.

Tracing might be enabled while a stack push is in progress, either because of exit from an overflow condition or from a normal trace-on occurrence. In this situation, tracing must be enabled immediately:

the I-Sync packet traces the address of the instruction that caused the exception

- the Exception entry packet is traced immediately after the I-Sync packet
- no P-header is traced for the instruction that caused the exception.

A higher-priority exception might occur during an exception-entry stack push. This results in one of the following two situations, that must be traced as described here:

• The original stack push completes, the first exception is taken, and its vector table entry is loaded. At this point a second stack push is performed, to enter the second exception handler.

In this case, the trace sequence is:

- Exception entry packet and data trace for the first stack push
- Exception branch packet for the first exception handler
- P-header for the first instruction of the first exception handler
- Exception entry packet and data trace for the second stack push
- Exception branch packet for the second exception handler
- P-header for the first instruction of the second exception handler.
- The original stack push completes, but the first exception is not taken. The vector table load is performed for the second exception. The first exception is taken only when the higher-priority exception handler has completed. At that point the original exception is traced as if it has just been noticed.

In this case the trace sequence is:

- Exception entry packet and data trace for the stack push.
- Exception branch packet for the second exception handler.
- P-header for the first instruction of the second exception handler, followed immediately by the trace for all of the code of the second exception handler.

When the second exception handler has completed there is no stack pop and restore, because this is a tail-chained case.

- Exception branch packet for the first exception handler
- P-header for the first instruction of the first exception handler.

If another higher-priority exception occurs during the execution of the second exception handler then the branch to the first exception handler is not taken until execution of the handler for the new exception has completed.

7.5.4 Tracing return from an exception

In ARM architectures other than ARMv7-M, returning from an exception is performed by executing the special RFE or ERET instructions, or by moving the value required for the return address into the PC. In versions prior to ETMv3.5, the ETM traces these returns as simple indirect branches. For more information on tracing return from an exception on these processors, see *Tracing of exception return*, *ETMv3.5 on page 7-341*.

The ARMv7-M architecture extends the possible methods of returning from an exception, by extending the meaning of some existing instructions. In simple terms, if one of these instructions results in a transfer of a particular predefined value into the PC then this is treated as a *return from exception* event. This event causes eight registers to be popped from the stack, and has other minor effects. The instructions that can be used in this way are:

- a POP or LDM that loads into the PC
- an LDR with the PC as its destination
- a BX with any register.

In ARMv7-M processors, this method is always used to return from an exception. For more information see the *ARMv7-M Architecture Reference Manual*.

These command extensions mean that the effect of a particular command can vary enormously, depending on whether it is used normally or to cause a return from exception. Therefore, ETMv3.4 introduces a new packet that is used to identify the return from exception use of these commands. This is the *Return from exception* packet.

When one of the extended instructions causes a return from exception event, a Return from exception packet is inserted in the trace, between the P-header for the instruction and the branch packet for the branch to the return address. This means that the trace for the command, when causing a return from exception, is:

- P-header for the command
- Return from exception packet
- Branch packet, for branch to the return address.

Figure 7-39 shows the format of the Return from exception packet.

7	6	5	4	3	2	1	0	
0	1	1	1	0	1	1	0	Header

Figure 7-39 Return from exception packet, ETMv3.4 and later

When tracing the use of one of these commands for a Return from exception, the branch packet output depends on whether or not the return is from a tail-chained exception handler. See *Automatic stack push on exception entry and pop on exception exit on page 7-338* for an explanation of tail-chaining.

- If the exception handler from which control is returning is not tail-chained then the branch packet is a normal indirect branch.
- If the exception handler is tail-chained then an exception branch packet is output. This packet describes the second exception.

— Note —

A Return from exception packet is always output when one of the extended commands is used to cause a return from exception, regardless of any tail-chaining effects. This means that a Return from exception packet is not always associated with a pop and restore of the registers, because there is no pop and restore on a return from a tail-chained exception handler.

If cycle-accurate tracing is enabled, outputting the Return from exception packet has no effect on the current cycle count, and does not imply the occurrence of any W, E or N atoms.

Tracing might be enabled while a stack pop is in progress, either because of exit from an overflow condition or from a normal trace-on occurrence. In this situation, tracing must be enabled immediately:

- the I-Sync packet traces the address of the exception return instruction
- the Return from exception packet is traced immediately after the I-Sync packet
- no P-header is traced for the exception return instruction.

If a new higher priority exception stops the stack pop by preemption, the branch to the new exception handler must indicate that the last instruction was canceled, with no resumption information. This means that the Can bit is set to 1, and Resume[3:0] = b0000. This indicates that the Return from exception *packet* was canceled, but the return from exception *instruction* was not canceled. The presence of a Return from exception packet in the trace output stream indicates that the instruction causing the return from exception completed.

Data tracing of return from exception

If data tracing is enabled, the data transfers of the stack pop must be traced. However, these transfers do not have a parent instruction. When a stack pop is performed, the data transfers are associated with the appropriate Return from exception packet. These transfers are traced in the same way as a normal LDM instruction.

— Note —

As stated earlier in this section, a Return from exception is always output when one of the extended commands is used to cause a return from exception, regardless of any tail-chaining effects. However, no stack pop is performed on a return from a tail-chained exception. This means that, when data tracing is enabled, there can be Return from exception packets with no associated data transfers.

7.6 Tracing of exception return, ETMv3.5

ETMv3.4 introduced the exception return packet for tracing ARMv7-M processors. In ETMv3.5, the exception return packet is also traced when an exception return instruction is executed on ARMv7-A and ARMv7-R processors.

The processor generates this packet whenever it executes an exception return instruction and the instruction passes its condition code check. Table 4-4 on page 4-249 shows the exception return instructions.

The processor generates the exception return packet immediately after the atom that indicates the exception return instruction, before the branch packet for the target of the exception return.

For ARMv7-A and ARMv7-R processors, the packet indicates that the most recently traced instruction was an exception return instruction. Unlike for ARMv7-M processors, this does not indicate that the exception return instruction has been completed, and the packet might still be canceled by a subsequent exception.

7.6.1 Cancelling an exception return

For ARMv7-M processors, a cancelling exception cancels the most recently traced instruction or exception return packet. This is important when tail chaining exceptions.

For ARMv7-A/R processors, a cancelling exception cancels the most recently traced instruction. If there has been an exception return packet since that instruction then this packet is also canceled and is not treated as a separate event from the traced instruction.

7.7 Timestamping, ETMv3.5

The ETM architecture from version 3.5 supports timestamping. This is a mechanism to insert a time value into the trace stream periodically.

You enable timestamping by setting the Timestamp enable bit in the Main Control Register to 1. See *Main Control Register*; *ETMCR on page 3-100*. Power up or reset disables timestamping.

A system that implements timestamping must include a counter to provide the source of the timestamp values, and must broadcast the same value to all compatible trace sources in the system. Each trace source samples the timestamp value and inserts it as an absolute value in the trace stream.

This timestamping mechanism enables the following features:

- correlation of multiple independent trace sources in a system, for example, multiple ETMs in a multi-processor environment
- simple analysis of code performance, with a coarse granularity
- faster searching of large trace buffers when looking for points in multiple trace streams where code was executed in close proximity.

7.7.1 Rules for generating timestamps

When a timestamp is generated, the timestamp value is of the last traced instruction. If you have enabled timestamping, the following events request the generation of a timestamp packet:

- Periodic synchronization, causing a full timestamp to be output.
- Cycle counter overflow, if you have enabled cycle-accurate tracing.
- A change in the processor clock period or the timestamp clock period.
- The processor executes an ISB instruction.
- The processor takes an exception.
- The processor executes an instruction that causes a return from an exception. See Table 4-4 on page 4-249
- The ETM receives a request to flush the trace FIFO.
- The timestamp event goes active.
- Tracing restarts after an ETM FIFO overflow, causing a full timestamp to be output.

When it receives a timestamp request, the ETM generates a timestamp packet only if at least one of the following applies:

- tracing is currently active
- the request is the first request since tracing was last disabled.

If periodic synchronization is requested while tracing is disabled, the timestamp does not have to be a full timestamp. However, a full timestamp must always be output when tracing is restarted, after the A-Sync packet generated by the periodic synchronization request. A timestamp packet containing a full timestamp is also called a T-Sync packet. See *Timestamp packet on page 7-343*.

Certain timestamp request events, such as ISB, exception taken, and exception return, are execution events by the processor. For these events a timestamp is requested regardless of whether the event is traced by the ETM. This also applies in data-only mode.

The ETM might not generate the timestamp packet immediately when it receives the request. It can delay generating the packet to a point that is convenient to the ETM. The timestamp indicates the time of the last traced instruction, not the time the request was made. This means that a timestamp does not indicate the time when the requesting event occurred. A timestamp is only a time indicator inserted into the trace stream near the event that requested a timestamp.

If the ETM receives multiple timestamp requests close together, it might not generate a timestamp packet for each request. However:

- when it receives a periodic synchronization request it must generate all of the synchronization packets, including the full T-sync packet
- when the clock frequency of the processor or timestamp generator changes it must generate a timestamp packet that indicates this change.

If a trace overflow occurs or after the first time trace is enabled, the next timestamp must not occur until at least one instruction has been traced, so that the timestamp contains the time of the last traced instruction. The first timestamp after an overflow must be a full timestamp because a compressed timestamp might have been lost because of the overflow.

In data-only mode, the timestamp is not of the last traced instruction, but of the last traced data item This is not necessarily the timestamp request time.

When tracing instructions, if no instructions are traced between two successive timestamp requests, the second request can be ignored unless it is caused by a clock period change or by a periodic synchronization request.

In data-only mode, if no data items are traced between two successive timestamp requests, the second request can be ignored unless it is caused by a clock period change or by a periodic synchronization request.

7.7.2 Cycle accuracy

Timestamps are not cycle accurate.

If the cycle counter overflows, a timestamp request occurs and a timestamp is generated containing the timestamp of the last traced instruction.

7.7.3 Encoding of the timestamp value

Bit 28 of the ETMCCER specifies the encoding of the timestamp value in the timestamp packet. See *Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158*

If the ETM outputs the timestamp values as a Gray-coded number, the number is calculated from the natural binary number using the following equation, where Gray[n] is the nth bit of the resultant Gray code, and binary[n] is the nth bit of the binary number:

Gray[n] = binary[n] XOR binary[n+1]

The debugger generates the binary number from the traced Gray code using the following equation:

binary[n] = XOR(Gray[N:n]).

In this equation, N+1 is the size in bits of the timestamp.

7.7.4 Timestamp packet

٠

Timestamping enables correlation between multiple trace streams, and is provided by timestamp packets. See *Timestamping*, *ETMv3.5 on page 7-342*. The timestamp packet consists of:

- a 1-byte timestamp update header
- up to nine bytes of timestamp value.

The Timestamp size field of ETMCCER specifies the maximum size of the timestamp packet, as either eight bytes or ten bytes. See *Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158*

Figure 7-40 on page 7-344 shows the format of the 48-bit timestamp packet.

7	6	5	4	3	2	1	0					
0	1	0	0	0	R	1	0	Header				
С		Timestamp[6:0]										
С		Timestamp[13:7]										
С		Timestamp[20:14]										
С			Times	stamp[27:21]			1-7 bytes				
С		Timestamp[34:28]										
С]										
0	SBZ] ↓									

Figure 7-40 48-bit timestamp packet

Figure 7-41 shows the format of a 64-bit timestamp packet.

7	6	5	4	3	2	1	0						
0	1	0	0	0	R	1	0	Header					
С		Timestamp[6:0]											
С		Timestamp[13:7]											
С		Timestamp[20:14]											
С	Timestamp[27:21]												
С			Times	stamp[34:28]			1-9 bytes					
С			Times	stamp[/	41:35]								
С	Timestamp[48:42]												
С													
	Timestamp[63:56]												



The fields in the timestamp packet are:

R The R bit in the timestamp packet header is set to 1 if the clock frequency of the processor or timestamp generator has changed since the last timestamp packet, and is 0 otherwise. The ETM protocol does not give a precise indication of when the clock speed changes.

Timestamp The timestamp header is always followed by at least one byte of timestamp. The timestamp value is compressed, so that the ETM generates only enough bytes of timestamp to output the most significant bit that changes. This is a similar compression mechanism to that used for address values, where the value of the bits that are not output have not changed since the last time they were output.

A value of zero indicates that the timestamp is unknown. This might also indicate that the implementation does not fully support timestamping.

C The C bit indicates if another byte of timestamp information follows this byte. If the C bit is 1 then there is another byte of timestamp information in the packet. If the C bit is 0, then this is the last byte of information in the timestamp packet.

7.8 Virtualization Extensions, ETMv3.5

The Virtualization Extensions provide hardware support for virtual machine operation. A virtualized system involves:

- The hypervisor, which runs in a new Non-secure mode, called Hyp mode. The hypervisor is responsible for switching Guest Operating Systems (Guest OS).
- A number of Guest OSes, which run in the Non-secure privileged and non-privileged modes.

This model is based on providing virtualization support for Guest OSes that do not make use of the ARM Security Extensions other than, optionally, making calls to the secure side. See the *ARM Architecture Reference Manual* for more information on virtualization.

Virtualization includes a mechanism to distinguish between multiple virtual machines using a Virtual Machine ID (VMID) string. In ETMv3.5 you can use this VMID for tracing and matching. See *Example resource configuration* on page 2-31. See also VMID packets, ETMv3.5 on page 7-326.

7.9 Behavior of EmbeddedICE inputs, from ETMv3.4

In ETMv3.3 and earlier, if an ETM implementation supported EmbeddedICE watchpoint comparator inputs then it provided two EmbeddedICE inputs. From ETMv3.4, the number of EmbeddedICE watchpoint comparator inputs is IMPLEMENTATION DEFINED, between 0 and 8, and is indicated by bits [19:16] of the ETMCCER, see *Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158*.

In addition, ETMv3.4 defines an optional read/write register that permits dynamic control of the behavior of the EmbeddedICE watchpoint comparator inputs, see *EmbeddedICE Behavior Control Register, ETMEIBCR, ETMv3.4* and later on page 3-161. Bit [21] of the ETMCCER is set to 1 when the ETMEIBCR is implemented. ETMv3.4 also specifies default behavior of the EmbeddedICE watchpoint inputs, in different contexts, that must be implemented when the ETMEIBCR is not implemented. For more information, see *Default behavior of EmbeddedICE watchpoint inputs*.

Additional information about the behavior of the EmbeddedICE inputs is given in the following sections:

- EmbeddedICE watchpoint comparator input behavior
- Implementation of pulse and latch behavior of EmbeddedICE inputs on page 7-347
- *EmbeddedICE input usage examples on page 7-347.*

7.9.1 EmbeddedICE watchpoint comparator input behavior

Providing control of the behavior of the EmbeddedICE inputs, and specifying different default behavior of these inputs in different contexts, makes these signals more useful for controlling tracing.

For example, when used for the **TraceEnable** event, the normal requirement is that the controlling input is held between comparisons, to ensure that the **TraceEnable** state is held through a range of addresses:

- when an instruction address is used for comparison in the EmbeddedICE logic, it is preferable to maintain the **TraceEnable** event until the next instruction is traced
- when a data address is used for comparison in the EmbeddedICE logic, it is preferable to maintain the **TraceEnable** event until the next data transfer.

In contrast, when an EmbeddedICE input is used as an input to the trace start/stop block, it is preferable for the input to be pulsed for a single cycle. This avoids the possibility, for example, that a stop signal might be missed because a start signal from an EmbeddedICE input is being maintained.

To take account of these different requirements, the ETMEIBCR enables a debugger to program the behavior of each EmbeddedICE watchpoint input, as pulsed or latched, depending on the current use of each input. For more information see *EmbeddedICE Behavior Control Register*, *ETMEIBCR*, *ETMV3.4 and later on page 3-161*.

If the ETMEIBCR is not implemented then the behavior of the EmbeddedICE watchpoint inputs must differ for different resources, as defined in *Default behavior of EmbeddedICE watchpoint inputs*.

7.9.2 Default behavior of EmbeddedICE watchpoint inputs

When the ETMEIBCR is not implemented, Table 7-19 defines the required behavior of the EmbeddedICE watchpoint input connection to the different ETM resources.

Resource driven by EmbeddedICE inputBehavior of inputTrigger eventPulseTraceEnable eventLatchTrace start/stop block inputPulseViewData eventLatch

Table 7-19 Default behavior of EmbeddedICE watchpoint comparator inputs

Resource driven by EmbeddedICE input	Behavior of input
Counter enable or reload	Pulse
Sequencer state change	Pulse
External output	Pulse

Table 7-19 Default behavior of EmbeddedICE watchpoint comparator inputs (continued)

—— Note ———

Debuggers can read bit [21] of the ETMCCER to discover whether the ETMEIBCR is implemented:

- if the register is not implemented the debugger can assume the behavior of the EmbeddedICE watchpoint comparator inputs matches Table 7-19 on page 7-346
- if the register is implemented the debugger must configure the behavior of each EmbeddedICE input, as appropriate for the use it is making of the input.

7.9.3 Implementation of pulse and latch behavior of EmbeddedICE inputs

Correct implementation of configurable EmbeddedICE watchpoint comparator inputs requires control signals that indicate the sampling point for each input. For each input, the input is sampled at the appropriate point indicated by the control signals. The sampling depends on the value of the corresponding bit in the ETMEIBCR. If this bit is:

- **0** If the signal is sampled HIGH, the EmbeddedICE input is asserted for a single cycle from the point where it is sampled.
- 1 The EmbeddedICE signal is latched to the sampled value, and held until the cycle before the next sample point.

7.9.4 EmbeddedICE input usage examples

These are examples of how EmbeddedICE watchpoint comparator inputs might be use, and how the appropriate input must be configured for each use:

- If an EmbeddedICE watchpoint comparator input is used to count the number of instructions executed at a particular address, the EmbeddedICE input must *pulse* for one cycle each time the EmbeddedICE logic matches the required address. Therefore, the appropriate bit of the ETMEIBCR must be set to 0 to indicate that the EmbeddedICE input must be pulsed.
- If an EmbeddedICE watchpoint comparator input is used to count the number of cycles spent in a particular range of instruction addresses, the EmbeddedICE input must latch between each cycle where the EmbeddedICE logic compares an instruction address with the required range. Therefore, the appropriate bit of the ETMEIBCR must be set to 1 to indicate that the EmbeddedICE input must be latched.
- If an EmbeddedICE watchpoint comparator input is used to include a particular range of trace addresses using **TraceEnable**, the EmbeddedICE input must latch between each comparison. Therefore, the appropriate bit of the ETMEIBCR must be set to 1 to indicate that the EmbeddedICE input must be latched.

For details of configuring the ETMEIBCR, see *EmbeddedICE Behavior Control Register*, *ETMEIBCR*, *ETMv3.4* and later on page 3-161.

7.10 Synchronization

There are three forms of synchronization, that occur periodically to enable correct synchronization. Different synchronizations might not occur together. The three forms are described in the following sections:

- A-sync, alignment synchronization
- I-sync instruction synchronization on page 7-349
- D-sync, data address synchronization on page 7-356.

7.10.1 Frequency of synchronization

Each form of synchronization must occur in a specified frequency, that depends on the ETM architecture version: **ETMv3.0** Synchronization must occur every *n* cycles.

ETMv3.1 and later

Synchronization must occur every *n* bytes of trace.

Where n is the value of the Synchronization Frequency Register, register 0x078. The implementation might delay synchronization in special cases by up to another n cycles, usually to prevent overflow.

An overflow occurs if periodic synchronization does not occur in a period of twice the synchronization frequency.

7.10.2 NonPeriodic synchronization

When the Programming bit is cleared or the OS Lock is cleared, the ETM must generate the A-sync and I-sync packets before generating any other trace. It does this by performing the following sequence:

- 1. The ETM first generates an A-sync packet.
- 2. Next the ETM generates a nonperiodic I-sync packet. This is generated when trace is turned on, unless a trigger occurs before trace is turned on.
- 3. If data tracing is enabled, the ETM generates a D-Sync packet on the next data packet.

In ETMv3.5, if Timestamping is enabled, a T-Sync packet must be generated after stage 2. The T-Sync packet might not be output immediately after the I-Sync packet.

7.10.3 Periodic synchronization

When a periodic synchronization request occurs, the ETM must generate all of the synchronization packets, but they do not have to immediately follow each other. This means the ETM can delay the generation of any synchronization packet if the FIFO does not have enough space for the packet. If the ETM receives a periodic synchronization request while trace is disabled because the TraceEnable signal is LOW, it delays synchronization until trace is re-enabled.

7.10.4 A-sync, alignment synchronization

Periodically a sequence of five or more A-sync P-headers, b0000 0000, are output, followed by the binary value b1000 0000. This is equivalent to a string of 47 or more 0 bits followed by a 1.

To synchronize, the decompressor must search for this sequence, that cannot occur in any other way. While trace capture devices are usually byte-aligned, this might not be the case for sub-byte ports. Therefore the decompressor must realign all data following the A-sync sequence if required.

The next byte is a header, that can be of any type.

For example, in a byte-aligned system, an A-sync sequence followed by a single **E** P-header might be represented, in hexadecimal bytes, as 00 00 00 00 80 84. However, the same sequence offset by 1 bit, from capture from a 1-bit port, might be represented, in hexadecimal bytes, as 01 00 00 00 40 42. This does not occur if the trace capture device is completely accurate over the course of the trace run. However, if it captures one cycle incorrectly, either capturing an extra cycle or missing one out because of instability on the **TRACECTL** signal then all subsequent captures are offset. By accommodating for the new alignment in each byte, the error can be localized.

— Note ——

The trace is normally byte-aligned if any of the following are true:

- The width of **TRACEDATA** is a multiple of 8 bits, that is, not a 4-bit port.
- The trace is embedded in the CoreSight formatting protocol.
- The trace port was inactive when the trace capture device was connected, and there have been no errors in the capture.

Loss of byte alignment is rare, and most decompressors are slower at decompressing misaligned trace. However, all decompressors must be able to cope with misaligned trace.

The A-sync packet is output in the trace stream when required and the generation of other packets does not affect it. This means that it can be output even when **TraceEnable** is LOW.

7.10.5 I-sync instruction synchronization

When the decompressor finds an A-sync sequence, it must search for an I-sync packet. This provides synchronization of the following parts of the trace:

- instruction address
- instruction set state
- address of previous data instruction, if it is still executing
- Context ID.

The I-Sync packet includes a code that gives the reason for the output of the I-Sync. See *Reason codes on page 7-356*. The possible reasons are:

- periodic synchronization
- tracing enabled
- tracing restarted after an overflow
- the processor has exited debug state.

If the code indicates periodic synchronization, the I-sync packet is called a Periodic I-sync packet. Otherwise, it is called a Non-periodic I-sync packet.

The possible forms of an I-sync packet are:

- Normal I-sync packet, see Normal I-sync packet on page 7-350
- Normal with cycle count I-sync packet, see Normal I-sync with cycle count packet on page 7-351
- Load/Store in Progress (LSiP) I-sync packet, see Load/Store in Progress (LSiP) I-sync packet on page 7-352
- Load/Store in Progress (LSiP) with cycle count I-sync packet, see Load/Store in Progress (LSiP) I-sync with cycle count packet on page 7-353
- Data-only I-sync packet, see *Data-only I-sync packet on page 7-355*.

Use of I-sync packets in cycle-accurate mode

When tracing in cycle-accurate mode, a cycle count is required for every Non-periodic I-sync packet to indicate the number of cycles (W atoms) since the last P-header packet prior to the I-sync packet. This is output in one of the following ways:

- The I-sync packet, followed by a Cycle count packet before the next Non-periodic I-sync packet. The Cycle count packet might not be present if there is a subsequent ETM FIFO overflow, and in this case the cycle count is unknown.
- The I-sync packet is a Normal I-sync with cycle count packet.
- The I-sync packet is a Load/Store in Progress (LSiP) I-sync with cycle count packet.

For details of the possible use of I-sync packets for tracing long gaps in trace during cycle-accurate tracing, see *Tracing long gaps in cycle-accurate trace on page 7-360.*

Normal I-sync packet

Figure 7-42 shows the format of a Normal I-sync packet.

7	6	5	4	3	2	1	0	
0	0	0	0	1	0	0	0	Header
		С	ontext	ID[15:	8]			
		C	ontextl	D[23:1	6]			
		С	ontextl	D[31:2	24]			
0	Rea	ison	J	NS	‡	†	1	Information byte
		Ad	dress[7	7:1]			Т	
]						
		Α	ddres	s[31:24	4]			

‡ ETMv3.3 and later: AltISA (Alternative ISA). Earlier ETM versions: Reserved. † From ETMv3.5, on a processor that implements the Virtualization Extensions, Hyp. Otherwise, this bit is Reserved.

Figure 7-42 Normal I-sync packet

A normal I-sync packet comprises the following contiguous components:

I-sync header	Indicates that this is an I-sync packet.
Context ID	The number of Context ID bytes traced (0-4) is statically determined by ETMCR
	bits [15:14]. For more information on Context ID, see Context ID packets on page 7-326.

I-sync information byte

In this byte:

- Bit [7] distinguishes between Normal and LSiP I-sync packets, and is 0 for a Normal I-sync packet.
- Bits [6:5] are a 2-bit reason code, see *Reason codes on page 7-356*.
- Bit [4] is set to 1 if the processor is in Jazelle state.
- Bit [3] is set to 1 if the processor is in a Non-secure state.
- From ETMv3.3, bit [2] is the Alternative instruction set (AltISA) bit. For more information, see *The Alternative instruction set bit*, *ETMv3.3 and later*.
- In ETMv3.5, for an implementation that includes the Virtualization Extensions, bit [1] is the Hyp bit and is set to 1 if the processor is in Hyp mode.

Instruction address

The instruction address is always four bytes and is not compressed.

Bit [0] is the Thumb bit and is set to 1 if the processor is in Thumb state. See *The Alternative instruction set bit, ETMv3.3 and later* for the interpretation of this bit in ETMv3.3 and later.

The Alternative instruction set bit, ETMv3.3 and later

From ETMv3.3, bit [2] of the Information byte is the Alternative instruction set (AltISA) bit. From ETMv3.3, to find state of the processor you must consider the following:

- the J bit, bit [4] of the Information byte
- the T bit, bit [0] of the Address field
- the AltISA bit, bit [2] of the Information byte.

J bit	T bit	AltISA bit	Alignment	Processor State
0	0	0	Word	ARM.
0	0	1	Word	Not used. Reserved combination of J, T and AltISA.
0	1	0	Halfword	Thumb.
0	1	1	Halfword	ThumbEE.
1	Х	0	Byte	Jazelle. The T bit indicates bit [0] of the address.
1	Х	1	Byte	Not used. Reserved combination of J, T and AltISA.

Table 7-20 shows how the values of these bits correspond to the different processor states.

Table 7-20 Processor state information in I-sync packets, ETMv3.3 and later

Normal I-sync with cycle count packet

A Normal I-sync with cycle count packet is equivalent to a Normal I-sync packet followed by a Cycle count packet. The cycle count indicates the number of cycles (W atoms) that have occurred since the last P-header packet.

A Normal I-sync with cycle count packet is never output with a reason code of periodic synchronization, because the cycle count is used to indicate the gap between trace regions, and when periodic synchronization is performed there is no gap in the trace.

Figure 7-43 shows the format of a Normal I-sync with cycle count packet.



^a 0 if last byte in cycle count packet

‡ ETMv3.3 and later: AltISA (Alternative ISA). Earlier ETM versions: Reserved.

 \dagger From ETMv3.5, on a processor that implements the Virtualization Extensions, Hyp. Otherwise, this bit is Reserved.

Figure 7-43 Normal I-sync with cycle count packet

A normal I-sync packet with cycle count comprises the following contiguous components:

I-sync header Indicates that this is an I-sync packet.

Cycle count The number of cycles since the last P-header. See *Cycle information, for cycle-accurate tracing on page 7-307* for more information on P-headers.

In ETMv3.5, if the reason code in the information byte indicates overflow, the cycle count is UNKNOWN and cannot be relied on.

Context ID The number of Context ID bytes traced (0-4) is statically determined by ETMCR bits [15:14]. For more information on Context ID, see *Context ID packets on page 7-326*.

I-sync information byte

In this byte:

- Bit [7] distinguishes between Normal and LSiP I-sync packets, and is 0 for a Normal I-sync packet.
- Bits [6:5] are a 2-bit reason code, see *Reason codes on page 7-356*.
- Bit [4] is set to 1 if the processor is in Jazelle state.
- Bit [3] is set to 1 if the processor is in a Non-secure state.
- From ETMv3.3, bit [2] is the Alternative instruction set (AltISA) bit. For more information, see *The Alternative instruction set bit, ETMv3.3 and later on page 7-350.*
- In ETMv3.5, for an implementation that includes the Virtualization Extensions, bit [1] is the Hyp bit and is set to 1 if the processor is in Hyp mode.

Instruction address

The instruction address is always four bytes and is not compressed.

Bit [0] is the Thumb bit and is set to 1 if the processor is in Thumb state. See *The Alternative instruction set bit, ETMv3.3 and later on page 7-350* for the interpretation of this bit in ETMv3.3 and later.

Load/Store in Progress (LSiP) I-sync packet

LSiP I-sync packets occur only when the following conditions occur simultaneously:

- Trace is enabled in the middle of a data instruction. *Definitions on page 4-247* lists the data instructions.
- Another instruction is currently executing.

An LSiP I-sync packet is never output with a reason code of periodic synchronization because this I-sync packet is only used when tracing is started. Figure 7-44 shows the format of an LSiP I-sync packet.



‡ ETMv3.3 and later: AltISA (Alternative ISA). Reserved in earlier ETM versions.

† From ETMv3.5, on a processor that implements the Virtualization Extensions, Hyp. Otherwise, this bit is Reserved

Figure 7-44 LSiP I-sync packet

An LSiP I-sync packet comprises the following contiguous components:

I-sync header

Indicates that this is an I-sync packet.

Context ID The number of Context ID bytes traced (0-4) is statically determined by ETMCR bits [15:14]. For more information on Context ID, see *Context ID packets on page 7-326*.

I-sync information byte

In this byte:

- Bit [7] distinguishes between Normal and LSiP I-sync packets, and is 1 for a LSiP I-sync packet.
- Bits [6:5] are a 2-bit reason code, see *Reason codes on page 7-356*.
- Bit [4] is set to 1 if the processor is in Jazelle state.
- Bit [3] is set to 1 if the processor is in a Non-secure state.
- From ETMv3.3, bit [2] is the Alternative instruction set (AltISA) bit. For more information, see *The Alternative instruction set bit, ETMv3.3 and later on page 7-350*.
- In ETMv3.5, for an implementation that includes the Virtualization Extensions, bit [1] is the Hyp bit and is set to 1 if the processor is in Hyp mode.

Data instruction address

This is the address of the data instruction executing in parallel with the current instruction.

Bit [0] is the Thumb bit and is set to 1 if the processor is in Thumb state. See *The Alternative instruction set bit, ETMv3.3 and later on page 7-350* for the interpretation of this bit in ETMv3.3 and later.

Execution of the instruction at this address is implied, as if an E atom was traced after this address and before the current instruction addresses.

Compressed current instruction address

The address for the instruction currently executing (1-5 bytes) is compressed using the technique that is used for Branch addresses, see *Branch Packets on page 7-308*. The exception vector format is not used in this case. A 6-byte address might be used here to indicate a change in security level.

This instruction address is compressed relative to the full address from the data instruction address. The next instruction atom is for the instruction pointed to by the compressed current instruction address and tracing begins in the normal way from this point forwards.

The LSiP I-sync packet type enables correct tracing of all instructions that touch a particular data address or data value. Without it, the data instruction cannot be properly traced based on the data address.

If trace is enabled in the middle of a data instruction, another instruction has since executed and left the pipeline but no instruction is currently executing, a Normal I-sync packet is output, giving the address of the data instruction. A Branch address packet is output giving the address of the next instruction to execute before it is traced.

— Note

Load/Store in Progress (LSiP) I-sync with cycle count packet

An LSiP I-sync with cycle count packet is equivalent to an LSiP I-sync packet followed by a Cycle count packet. The cycle count packet indicates the number of cycles (W atoms) that have occurred since the last P-header packet.

An LSiP I-sync with cycle count packet is never output with a reason code of periodic synchronization because this I-sync packet is only used when tracing is started.

Instructions occurring underneath the data instruction are traced even if tracing is programmed to turn on only during the data instruction itself. Similarly, if tracing starts because of the instruction address of an instruction that executes underneath a data instruction, an LSiP I-sync packet is still output.

Figure 7-45 shows the	format of an LSiP	I-sync with c	vcle count packet.
0			J

7	6	5	1	2	2	1	0	
	0	3	4		2		0	luandar
0	1			0	0	0	U	
15			Cycl	e coun	t[6:0]			ļŢ
1ª			Cycle	e count	[13:7]			
1 ^a			Cycle	count[20:14]			1-5 bytes
1 ^a			Cycle	count[27:21]			
	Rese	erved		Су	cle cou	unt[31:	28]	1 🗸
		(Contex	tID[7:0]			
		C	ontext	ID[15:	8]			
		С	ontextl	D[23:1	6]			0-4 bytes
		С	ontextl	D[31:2	:4]			1 🗸
1	Rea	ison	J	NS	‡	†	1	Information byte
	Data	Instru	ction A	ddress	5[7:1]		Т	
	Da	ata Ins	tructio	n Addre	ess[15	:8]		
	Da	ta Inst	ruction	Addre	ss[23:	16]		1
	Da	ta Inst	ruction	Addre	ss[31:	24]		1
(Compre	1-5 bytes						

^a0 if last byte in cycle count packet

‡ ETMv3.3 and later: AltISA (Alternative ISA). Earlier ETM versions: Reserved.

† From ETMv3.5, on a processor that implements the Virtualization Extensions, Hyp. Otherwise, this bit is Reserved

Figure 7-45 LSiP I-sync with cycle count packet

An LSiP I-sync with cycle count packet comprises the following contiguous components:

I-sync header

Indicates that this is an I-sync packet.

Cycle count The number of cycles since the last P-header. See *Cycle information, for cycle-accurate tracing on page 7-307* for more information on P-headers.

In ETMv3.5, if the reason code in the information byte indicates overflow, the cycle count is UNKNOWN and cannot be relied on.

Context ID The number of Context ID bytes traced (0-4) is statically determined by ETMCR bits [15:14]. For more information on Context ID, see *Context ID packets on page 7-326*.

I-sync information byte

In this byte:

- Bit [7] distinguishes between Normal and LSiP I-sync packets, and is 1 for an LSip I-sync packet.
- Bits [6:5] are a 2-bit reason code, see *Reason codes on page 7-356*.
- Bit [4] is set to 1 if the processor is in Jazelle state.
- Bit [3] is set to 1 if the processor is in a Non-secure state.
- From ETMv3.3, bit [2] is the Alternative instruction set (AltISA) bit. For more information see *The Alternative instruction set bit, ETMv3.3 and later on page 7-350.*
- In ETMv3.5, for an implementation that includes the Virtualization Extensions, bit [1] is the Hyp bit and is set to 1 if the processor is in Hyp mode.

Data instruction address

This is a fixed 4-byte address, the address of the data instruction executing in parallel with the current instruction.

Bit [0] is the Thumb bit and is set to 1 if the processor is in Thumb state. See *The Alternative instruction set bit, ETMv3.3 and later on page 7-350* for the interpretation of this bit in ETMv3.3 and later.

Execution of the instruction at this address is implied, as if an E atom was traced after this address and before the current instruction addresses.

Compressed current instruction address

The address for the instruction currently executing (1-5 bytes) is compressed using the technique that is used for Branch addresses, see *Branch Packets on page 7-308*. The exception vector format is not used in this case.

This instruction address is compressed relative to the full address from the data instruction address. The next instruction atom is for the instruction pointed to by the compressed current instruction address, and tracing begins in the normal way from this point. A 6-byte address might be used here to indicate a change in security level.

The LSiP I-sync packet type enables correct tracing of all instructions that touch a particular data address or data value. Without it, the data instruction cannot be properly traced based on the data address.

If trace is enabled in the middle of a data instruction, and another instruction has since executed and left the pipeline, but no instruction is currently executing, a Normal I-sync packet is output, giving the address of the data instruction. A Branch address packet is output giving the address of the next instruction to execute before it is traced.

—— Note ——

Instructions occurring underneath the data instruction are traced even if tracing is programmed to turn on only during the data instruction itself. Similarly, if tracing starts because of the instruction address of an instruction that executes underneath a data instruction, an LSiP I-sync packet is still output.

Data-only I-sync packet

In data-only mode, data-only I-sync packets are output instead of the other forms of I-sync packets. Figure 7-46 shows the format of a data-only I-sync packet.

	0	1	2	3	4	5	6	7	
	<u> </u>	1 0 5 4 5 2 1 0							
Header	0	0	0	1	0	0	0	0	
	ContextID[7:0]								
	ContextID[15:8]								
	ContextID[23:16]								
	ContextID[31:24]								
	SBZ Reason Res. NS Res. † 1								

† From ETMv3.5, on a processor that implements the Virtualization Extensions, Hyp. Otherwise, this bit is Reserved.

Figure 7-46 Data-only I-sync packet

A data-only I-sync packet comprises the following contiguous components:

I-sync header	Indicates that this is an I-sync packet.
Context ID	The number of Context ID bytes traced (0-4) is statically determined by ETMCR
	bits [15:14]. For more information on Context ID, see Context ID packets on page 7-326.

I-sync information byte

This includes a 2-bit reason code. There is no bit to indicate whether the processor is in Jazelle state. Bit [3] is set to 1 if the processor is in Non-secure state.

In ETMv3.5, for an implementation that includes the Virtualization Extensions, bit [1] is the Hyp bit and is set to 1 if the processor is in Hyp mode.

Reason codes

Reason codes are encoded as the information byte in the I-sync packet header. The reason codes are listed in Table 7-21.

Table 7-21 ETMv3 reason codes

Value	Description
b00	Periodic I-sync.
b01	Tracing enabled.
b10	Tracing restarted after overflow. This takes precedence over b01. This is not output following exit from debug state. For more information, see <i>ETM Status Register</i> ; <i>ETMSR</i> , <i>ETMv1.1 and later on page 3-112</i> .
b11	ARM processor has exited from debug state. This code is only used if the first non-prohibited instruction following exit from debug state is traced.

7.10.6 D-sync, data address synchronization

D-sync provides synchronization of data addresses to enable compressed data addresses to be reliably decompressed. It is achieved by periodically outputting a full 5-byte address. This is output as part of the Normal data and Out-of-order placeholder packets as described in *Data tracing on page 7-328*.

D-sync occurs for the following reasons:

- the first data address is output following a trace gap
- periodically, as specified in *Frequency of synchronization on page 7-348*.

D-sync is not required on the first data transfer after a periodic I-sync packet.

It is usual that a single counter is used for both D-sync and I-sync, and that the counter values are staggered to reduce the likelihood of overflow.

7.11 Trace port interface

The behavior of the trace port interface is described in:

- Trigger
- Ignore on page 7-358
- FIFO draining on page 7-358.

An ETM might not output trace directly onto a trace port, but instead onto an on-chip bus for routing to an on-chip trace buffer or more complex trace port. One example is the CoreSight AMBA *Advanced Trace Bus* (ATB), described in the *CoreSight Architecture Specification*. The ATB enables trace from multiple trace sources, one of which might be an ETM, to be combined and output over one trace port or captured in an on-chip trace buffer. In these systems, triggers must be indicated on the trace port using the mechanism supported by the trace port, and the ETM must be capable of indicating the trigger condition to the trace port interface unit.

7.11.1 Trigger

The trigger is indicated by outputting the trigger packet header. Figure 7-47 shows the trigger packet header.

7	6	5	4	3	2	1	0	
0	0	0	0	1	1	0	0	Header

Figure 7-47 Trigger packet

In multi-byte ports this must be output on **TRACEDATA**[7:0], and Ignore packets can be inserted into the trace to ensure that this is the case.

The trigger packet is output even if the ETM is recovering from an overflow.

TRACECTL is asserted on this cycle. This enables the TPA to detect that the trigger is zero.

—— Note ———

Bit [0] of the trigger header is always output on TRACEDATA[0].

In sub-byte ports, **TRACECTL** is asserted on the first cycle of the trigger packet output, and deasserted on the remaining cycles, to make sure that all cycles are captured.

In ETMv3.0, the trigger is output within a few cycles of the cycle it occurred on. In ETMv3.1 and later, the trigger is output in a cycle-accurate manner.

The trigger packet is output in the trace stream when the trigger event occurs and is unaffected by the generation of other trace packets. This means that it is output even when **TraceEnable** is LOW.

7.11.2 Ignore

The Ignore packet header has no effect. Figure 7-48 shows the Ignore packet header.



Figure 7-48 Ignore packet

It can be used in unused bytes of the trace port if trace must be output when there is insufficient trace to fill the entire port.

7.11.3 FIFO draining

When there is no trace to output then **TRACECTL** and **TRACEDATA[0]** are both asserted. During any cycle in which trace is output, **TRACECTL** is deasserted.

Usually no trace is output unless there is sufficient trace to fill the entire width of **TRACEDATA**. This makes the most efficient use of the space in the TCD where **TRACEDATA** is wider than 8 bits.

If trace is output when there is not sufficient trace to fill **TRACEDATA** then Ignore headers are output on the unused upper bytes. The circumstances where this is permitted are:

- When the next packet to be output is a trigger, so that the trigger header can appear on **TRACEDATA**[7:0].
- When A-sync is output. The implementation might choose not to take advantage of this permitted case.
- When the Programming bit is set to 1. This is to make sure that, when trace is disabled at the end of a trace run, all remaining trace is drained.

During Trace Disabled, TRACEDATA[1] must also be asserted. This is ignored by the TPA.

7.12 Tracing through regions with no code image

Decompressing the trace requires the code image to be available. However, often the code image is not available for some areas of memory, for example system libraries, and it is not practical to filter all these regions out. These are referred to as *unknown regions*. The decompressor can resume tracing when an indirect branch occurs to a known region, without having to wait for the next synchronization point. The protocol is designed to enable the length of each packet to be determined without reference to the code image, so that alignment synchronization is not lost. The following information must continue to be monitored:

Branch addresses	These must be monitored to keep track of the last output address, used to compress branch addresses.
Data addresses	These must be monitored so that the first data address can be decompressed.
Context IDs	These can still be traced.

Cycle-accurate information is unaffected.

When tracing from a known region to an unknown region, data corresponding to the last data instruction in the known region must be discarded if the last data instruction did not have all of its data traced.

This is because the first data traced in the unknown region might correspond to the last data instruction in the known region, or to an instruction at the beginning of the unknown region. Alternatively, the decompressor can discard all data corresponding to the last data instruction in the known region whenever an unknown region is encountered.

7.13 Cycle-accurate tracing

When profiling the execution of critical code sequences, it is often useful if you can observe the exact number of cycles that a particular code sequence takes to execute. To perform this *cycle-accurate tracing*, you must set bit [12] of the ETMCR to 1, see *Main Control Register*, *ETMCR on page 3-100*.

For more information about cycle-accurate tracing in ETMv3 see:

- *P-header encodings in cycle-accurate mode on page 7-304*
- Cycle information, for cycle-accurate tracing on page 7-307
- Cycle count packet on page 7-308.

7.13.1 Tracing long gaps in cycle-accurate trace

There can be long gaps in the execution of instructions by the processor, for example if the processor is in a Wait For Interrupt or Wait For Event condition. In cycle-accurate mode, these gaps can be traced in the following ways:

- No trace is output during the gap. When execution resumes, a non-periodic I-sync packet with cycle count is generated, see *Normal I-sync with cycle count packet on page 7-351*.
- No trace is output during the gap. When execution resumes, a non-periodic I-sync packet is generated, see *Normal I-sync packet on page 7-350*. At some short time after this, a cycle count packet is generated, see *Cycle count packet on page 7-308*.
- A W atom is output for each cycle of the gap, see *P*-header encodings in cycle-accurate mode on page 7-304.

This method has the disadvantage of increasing the amount of trace generated.

Which of these methods is used is IMPLEMENTATION SPECIFIC. A particular implementation might use more than one of these methods.

7.13.2 Support for cycle-accurate tracing, ETMv3.3 and later

From ETMv3.3, whether an ETM macrocell supports cycle-accurate tracing is IMPLEMENTATION DEFINED. Debug tools can write and then read the ETMCR to find whether cycle-accurate tracing is supported. See *Checking support for cycle-accurate tracing, ETMv3.3 and later on page 3-108* for more information.

In ETMv3.5, cycle accuracy is not maintained through an ETM FIFO overflow.
7.14 ETMv2 and ETMv3 compared

This section describes how some of the concepts in the ETMv2 protocol are represented in the ETMv3 protocol.

7.14.1 ETMv2 PIPESTAT encodings and ETMv3 P-headers compared

ETMv3.0 provides alternative mechanisms for indicating the trigger and trace disabled conditions. These mechanisms replace the TR and WT pipeline status codes. When data appears in the trace stream, it always corresponds to the most recent cycle or instruction. This means it is not necessary to indicate whether data follows, and therefore the remaining 14 pipeline status conditions reduce to seven possibilities. These can be represented as a combination of the following three P-header atoms:

Table 7-22 Mappings from pipeline status to P-header atoms

- W is a cycle boundary, all pipeline status conditions indicate this
- **E** is an instruction that passed its condition codes test
- **N** is an instruction that failed its condition codes test.

Table 7-22 shows the mappings.

Pipeline status	Atoms
Instruction executed (IE), instruction executed with data (DE)	W,E
Instruction not executed (IN), instruction not executed with data (DN)	W,N
Wait (WT), wait with data (DW)	W
Trigger (TR), trace disabled (TD)	Not applicable
Branch phantom taken plus instruction executed (PTIE), branch phantom taken plus instruction executed with data (PTDE)	W,E,E
Branch phantom taken plus instruction not executed (PTIN), branch phantom taken plus instruction not executed with data (PTDN)	W,E,N
Branch phantom not taken plus instruction executed (PNIE), branch phantom not taken plus instruction executed with data (PNDE)	W,N,E
Branch phantom not taken plus instruction not executed (PNIN), branch phantom not taken plus instruction not executed with data (PNDN)	W,N,N

7.14.2 ETMv2 TFO packets and ETMv3 I-sync packets compared

I-sync packets in ETMv3 are equivalent to TFO packets in ETMv2 with the following differences:

- They are preceded by an I-sync P-header.
- The Context ID comes before the information byte. This is to prevent the A-sync value occurring five times in succession.
- Bit [0] of the information byte is always set to 1, to prevent an information byte of 0 conflicting with A-sync.

The presence of a periodic I-sync packet does not imply an instruction executed as in ETMv2.x. Instead, a periodic I-sync can occur at any time. The only time that an I-sync implies the execution of an instruction is when an LSiP I-sync packet is output, where the execution of the LSiP instruction is implied as in ETMv2.

The instruction address always gives the address of the next instruction to be executed, even for periodic synchronization. Previously, periodic synchronization gave the address of the instruction just executed.

7 ETMv3 Signal Protocol 7.14 ETMv2 and ETMv3 compared

Chapter 8 Trace Port Physical Interface

This chapter describes the external pin interface, timing, and connector type required for the trace port on a target system. It contains the following sections:

- Target system connector on page 8-364
- Target connector pinouts on page 8-365
- Connector placement on page 8-374
- Timing specifications on page 8-376
- Signal level specifications on page 8-378
- Other target requirements on page 8-379
- JTAG control connector on page 8-380.

8.1 Target system connector

The specified target system connector is the AMP Mictor connector. For high-speed tracing through a demultiplexed, half-speed port using 8 or 16 **TRACEPKT** bits, two Mictor connectors are required.

The AMP Mictor connector is a high-density matched-impedance connector. This connector has several important attributes:

- direct connection to a logic analyzer probe using a high-density adapter cable with termination, such as HPE5346A from Agilent
- matching impedance characteristics, enabling the same connector to be used up to 200MHz, and possibly higher
- a large number of ground fingers to ensure good signal integrity
- inclusion of the run-time control (JTAG) signals on the connector, enabling a single debug connection to the target.

Table 8-1 shows the AMP part numbers for the four possible connectors.

AMP part number	Description
2-767004-2	Vertical, surface mount, board to board/cable connector
767054-1	Vertical, surface mount, board to board/cable connector
767061-1	Vertical, surface mount, board to board/cable connector
767044-1	Right angle, straddle mount, board to board/cable connector

Table 8-1 Connector part numbers

The choice of connector used depends on factors such as board thickness and cost. Contact AMP connector distributors for details of connectors to meet application-specific requirements.

8.2 Target connector pinouts

This section contains details of the target system connector pinouts as follows:

- Single target connector pinout on page 8-366
- Dual target connector pinout on page 8-368
- Multiplexed trace port, single target connector pinout (ETMv1.x and ETMv2.x) on page 8-368
- Demultiplexed trace port target connector pinout on page 8-370
- Signal descriptions on page 8-371
- Connector placement on page 8-374
- Dual connector placement on page 8-375
- *Half-rate clocking mode on page 8-377.*

— Note –

The target connector pinout described in release C or later of the ETM specification is changed from that given in releases A and B.

All 38 pins are specified in the tables in this section.

The connector supports:

- up to 20 trace information pins, depending on the ETM architecture version
- one trace clock pin
- one external trigger pin
- one voltage reference pin
- one voltage supply pin
- nine JTAG interface pins.

In multiplexed mode, each pin carries two ETM signals. In demultiplexed mode, each signal is split across two pins.

Trace port clocking modes on page 2-72 describes the port modes.

8.2.1 Assignment of trace information pins between ETM architecture versions

The names used for the trace signals depend on the ETM architecture version. Table 8-2 shows the trace signal assignments used in the rest of this chapter.

Trace signal	ETMv1	ETMv2	ETMv3
Trace signal 1	PIPESTAT[0]	PIPESTAT[0]	TRACEDATA[0]
Trace signal 2	PIPESTAT[1]	PIPESTAT[1]	TRACECTL
Trace signal 3	PIPESTAT[2]	PIPESTAT[2]	Logic 1
Trace signal 4	TRACESYNC	PIPESTAT[3]	Logic 0
Trace signal 5	TRACEPKT[0]	TRACEPKT[0]	Logic 0
Trace signal 6	TRACEPKT[1]	TRACEPKT[1]	TRACEDATA[1]
Trace signal 7	TRACEPKT[2]	TRACEPKT[2]	TRACEDATA[2]
Trace signal 8	TRACEPKT[3]	TRACEPKT[3]	TRACEDATA[3]
Trace signal 9	TRACEPKT[4]	TRACEPKT[4]	TRACEDATA[4]
Trace signal 10	TRACEPKT[5]	TRACEPKT[5]	TRACEDATA[5]
Trace signal 11	TRACEPKT[6]	TRACEPKT[6]	TRACEDATA[6]

Table 8-2 Trace signal names

Trace signal	ETMv1	ETMv2	ETMv3
Trace signal 12	TRACEPKT[7]	TRACEPKT[7]	TRACEDATA[7]
Trace signal 13	TRACEPKT[8]	TRACEPKT[8]	TRACEDATA[8]
Trace signal 14	TRACEPKT[9]	TRACEPKT[9]	TRACEDATA[9]
Trace signal 15	TRACEPKT[10]	TRACEPKT[10]	TRACEDATA[10]
Trace signal 16	TRACEPKT[11]	TRACEPKT[11]	TRACEDATA[11]
Trace signal 17	TRACEPKT[12]	TRACEPKT[12]	TRACEDATA[12]
Trace signal 18	TRACEPKT[13]	TRACEPKT[13]	TRACEDATA[13]
Trace signal 19	TRACEPKT[14]	TRACEPKT[14]	TRACEDATA[14]
Trace signal 20	TRACEPKT[15]	TRACEPKT[15]	TRACEDATA[15]

Table 8-2 Trace signal names (continued)

8.2.2 Single target connector pinout

The pinout for a single-processor ETM target connector is shown in Table 8-3.

Table 8-3	Single	target	connector	pinout
-----------	--------	--------	-----------	--------

Pin	Signal name	Pin	Signal name	Pin	Signal name	Pin	Signal name
38	Trace signal 1	37	Trace signal 13	36	Trace signal 2	35	Trace signal 14
34	Trace signal 3	33	Trace signal 15	32	Trace signal 4	31	Trace signal 16
30	Trace signal 5	29	Trace signal 17	28	Trace signal 6	27	Trace signal 18
26	Trace signal 7	25	Trace signal 19	24	Trace signal 8	23	Trace signal 20
22	Trace signal 9	21	nTRST ^a	20	Trace signal 10	19	TDIa
18	Trace signal 11	17	TMS ^a	16	Trace signal 12	15	TCK ^a
14	VSupply ^a	13	RTCK ^a	12	VTRef	11	TDO ^a
10	EXTTRIGa	9	nSRST ^a	8	DBGACKa	7	DBGRQa
6	TRACECLK	5	GND	4	No-connect	3	No-connect
2	No-connect	1	No-connect	-	-	-	-

a. Run control signal.

– Note –

Pins 1, 2, 3, and 4 *must* be true no-connects. For designs with fewer than 16 trace data pins, pin 5 and any unused trace signal pins *must* be connected to ground on the target board.

Pipeline status seen by old TPAs, ETMv3.0 upwards

The pipeline status seen by old TPAs is listed in Table 8-4.

ETMv3.x			ETMv2.x	ETMv1.x
TRACECTL	TRACEDATA[0]	Simulated PIPESTAT[3:0]	mnemonic	mnemonic
0	Xa	b010x	WT/DW	BE/BD
1	0	b0110	TR	TR
1	1	b0111	TD	TD

Table 8-4 Pipeline status seen by old TPAs

a. Can be 0 or 1.

For more information on trigger and trace disabled conditions see *Decoding required by trace capture devices on* page 4-235

Wider trace ports, ETMv3.0 upwards

If you require a wider trace port than that shown in *Single target connector pinout on page 8-366* then a second connector must be used.

Up to 16 extra bits of **TRACEDATA** are supported on the second connector. If the second connector is used:

- **TRACEPKT**[15:0] is equivalent to **TRACEDATA**[31:16]
- **PIPESTAT[3:0]** is wired to b0100.

Table 8-5 shows the single target connector pinout for ETMv3.x.

Pin	Signal name	Pin	Signal name	Pin	Signal name
38	TRACEDATA[16]	37	TRACEDATA[24]	36	Logic 0
35	TRACEDATA[25]	34	Logic 1	33	TRACEDATA[26]
32	Logic 0	31	TRACEDATA[27]	30	Logic 0
29	TRACEDATA[28]	28	TRACEDATA[17]	27	TRACEDATA[29]
26	TRACEDATA[18]	25	TRACEDATA[30]	24	TRACEDATA[19]
23	TRACEDATA[31]	22	TRACEDATA[20]	21	No-connect
20	TRACEDATA[21]	19	No-connect	18	TRACEDATA[22]
17	No-connect	16	TRACEDATA[23]	15	No-connect
14	No-connect	13	No-connect	12	VTRef
11	No-connect	10	No-connect	9	No-connect
8	No-connect	7	No-connect	6	TRACECLK
5	GND	4	No-connect	3	No-connect
2	No-connect	1	No-connect	-	-

Table 8-5 Second target connector pinout ETMv3.x

8.2.3 Dual target connector pinout

The pinout for a dual-processor ETM target connector is shown in Table 8-6.

Pin	Signal name	Pin	Signal name	Pin	Signal name	Pin	Signal name
38	Trace signal 1_A	37	Trace signal 1_B	36	Trace signal 2_A	35	Trace signal 2_B
34	Trace signal 3_A	33	Trace signal 3_B	32	Trace signal 4_A	31	Trace signal 4_B
30	Trace signal 5_A	29	Trace signal 5_B	28	Trace signal 6_A	27	Trace signal 6_B
26	Trace signal 7_A	25	Trace signal 7_B	24	Trace signal 8_A	23	Trace signal 8_B
22	Trace signal 9_A	21	nTRST	20	Trace signal 10_A	19	TDI
18	Trace signal 11_A	17	TMS	16	Trace signal 12_A	15	ТСК
14	VSupply	13	RTCK	12	VTRef	11	TDO
10	EXTTRIG	9	nSRST	8	DBGACK	7	DBGRQ
6	TRACECLK_A	5	TRACECLK_B	4	No connect	3	No connect
2	No connect	1	No connect	-	-	-	-

Table 8-6 Dual target connector pinout

—— Note ———

Pins 1, 2, 3, and 4 *must* be true no-connects. For designs with less than 16 trace data pins, unused **TRACEPKT** pins *must* be connected to ground.

The TRACECLK connections differ based on:

- whether the two trace ports are synchronous or asynchronous
- whether you want to use multiple TPAs or a dual module logic analyzer for trace collection.

Asynchronous trace ports

If the two trace ports are asynchronous, TRACECLK_A and TRACECLK_B are driven separately by the ASIC.

Synchronous trace ports

If you want to use a logic analyzer for collecting the trace, it is normally possible to configure both modules to use the same clock. In this situation ARM recommends that you use **TRACECLK_A** and connect pin 5 to GND.

If you intend to use two TPAs to collect the trace from the two trace ports, **TRACECLK_A** and **TRACECLK_B** are both required. ARM recommends that you drive these from two separate pins on your ASIC. This has the advantage that you can run the trace ports asynchronously, without having to make changes to the PCB or the ASIC pinout.

If it is not possible to use separate pins, you can drive both from the same pin provided that:

- the ASIC pad drivers are capable of driving the increased load
- both PCB tracks are series-terminated as close as possible to the pin of the ASIC.

8.2.4 Multiplexed trace port, single target connector pinout (ETMv1.x and ETMv2.x)

— Note —

This option is supported only in ETMv1.x and ETMv2.x.

The pinout for a multiplexed trace port, single-processor target connector is shown in Table 8-7.

Pin	Signal name	Pin	Signal name
38	PIPESTAT[0] + TRACESYNC in ETMv1.x PIPESTAT[0] + PIPESTAT[3] in ETMv2.x	37	No connect
36	PIPESTAT[1] + TRACEPKT[1]	35	No connect
34	PIPESTAT[2] + TRACEPKT[2]	33	No connect
32	TRACEPKT[0,3]	31	No connect
30	TRACEPKT[4,5]	29	No connect
28	TRACEPKT[6,7]	27	No connect
26	TRACEPKT[8,9]	25	No connect
24	TRACEPKT[10,11]	23	No connect
22	TRACEPKT[12,13]	21	nTRST
20	TRACEPKT[14,15]	19	TDI
18	No connect	17	TMS
16	No connect	15	ТСК
14	VSupply	13	RTCK
12	VTRef	11	TDO
10	EXTTRIG	9	nSRST
8	DBGACK	7	DBGRQ
6	TRACECLK	5	GND
4	No connect	3	No connect
2	No connect	1	No connect

Table 8-7 Multiplexed trace port, single target connector pinout

Table 8-8 shows the edges that you must use to sample the pairs of signals in a multiplexed trace port connector.

Connector groups		Signals sampled on the rising edge of TRACECLK	Signals sampled on the falling edge of TRACECLK
		PIPESTAT[0]	TRACESYNC in ETMv1 PIPESTAT[3] in ETMv2
These signals are paired for a 4-pin trace port connector	These signals are paired for a 6-pin trace port connector TRACEPKT[0] TRACEPKT[4] TRACEPKT[6] TRACEPKT[8] TRACEPKT[10]	PIPESTAT[1]	TRACEPKT[1]
		PIPESTAT[2]	TRACEPKT[2]
		TRACEPKT[0]	TRACEPKT[3]
		TRACEPKT[4]	TRACEPKT[5]
		TRACEPKT[6]	TRACEPKT[7]
		TRACEPKT[8]	TRACEPKT[9]
-		TRACEPKT[10]	TRACEPKT[11]
	-	TRACEPKT[12]	TRACEPKT[13]
		TRACEPKT[14]	TRACEPKT[15]

Table 8-8 Paired signals in a multiplexed trace port connector

— Note —

Pins 1, 2, 3, and 4 must be true no-connects. Pin 5 and all unused TRACEPKT pins must be connected to ground on the target board.

8.2.5 Demultiplexed trace port target connector pinout

A demultiplexed trace port requires twice the number of output pins as a standard trace port, because it runs at half the clock rate. For a 4-bit demultiplexed trace port these can be accommodated using a single connector.

The pinout for this is shown in Table 8-9. When decompressing the trace, the data from **PIPESTAT_B**, TRACESYNC_B, and TRACEPKT_B must be read before the data from PIPESTAT_A, TRACESYNC_A, and TRACEPKT_A.

Table 8-9	Demulti	plexed	4-bit	connector	pinout

Pin	Signal name	Pin	Signal name
38	PIPESTAT_A[0]	37	PIPESTAT_B[0]
36	PIPESTAT_A[1]	35	PIPESTAT_B[1]
34	PIPESTAT_A[2]	33	PIPESTAT_B[2]
32	TRACESYNC_A in ETMv1 PIPESTAT_A[3] in ETMv2	31	TRACESYNC_B in ETMv1 PIPESTAT_B[3] in ETMv2
30	TRACEPKT_A[0]	29	TRACEPKT_B[0]
28	TRACEPKT_A[1]	27	TRACEPKT_B[1]
26	TRACEPKT_A[2]	25	TRACEPKT_B[2]
24	TRACEPKT_A[3]	23	TRACEPKT_B[3]

ID101211

Pin	Signal name	Pin	Signal name
22	No connect	21	nTRST
20	No connect	19	TDI
18	No connect	17	TMS
16	No connect	15	ТСК
14	VSupply	13	RTCK
12	VTRef	11	TDO
10	EXTTRIG	9	nSRST
8	DBGACK	7	DBGRQ
6	TRACECLK	5	GND
4	No connect	3	No connect
2	No connect	1	No connect

Table 8-9 Demultiplexed 4-bit connector pinout (continued)

The pinouts for 8-bit or 16-bit demultiplexed trace ports look identical to two single processor connectors. You must not connect the run control signal pins on the second connector. These signals are:

- VSupply
- EXTTRIG
- DBGACK
- nTRST
- TDI
- TMS
- TCK
- RTCK
- TDO
- nSRST
- DBGRQ.

8.2.6 Signal descriptions

For details of the **TRACECLK**, **TRACESYNC**, **PIPESTAT**, and **TRACEPKT** output signals, see Chapter 4 *Signal Protocol Overview*.

The following sections describe the signals on the target connector pins:

- EXTTRIG input on page 8-372
- VTRef output on page 8-372
- VSupply output on page 8-372
- *nTRST input on page 8-372*
- TDI input on page 8-372
- TMS input on page 8-372
- TCK input on page 8-372
- RTCK output on page 8-373
- TDO output on page 8-373
- *nSRST input on page 8-373*
- DBGRQ input on page 8-373
- DBGACK output on page 8-373

.

VDD input on page 8-373.

EXTTRIG input

EXTTRIG is an optional signal. It is intended to be an input to one of the external inputs on the ETM. Depending on the design, ETM external triggers might not be available on the ASIC external pins. In this case the **EXTTRIG** has no function. ARM recommends that this pin is pulled to a defined state.

VTRef output

The **VTRef** signal is intended to supply a logic-level reference voltage to enable debug equipment to adapt to the signalling levels of the target board. It does *not* supply operating current to the debug equipment. Target boards must supply a voltage that is nominally between 1V and 5V. With $\pm 10\%$ tolerance, this is minimum 0.9V, maximum 5.5V. The target board must provide a sufficiently low DC output impedance so that the output voltage does not change by more than 1% when supplying a nominal signal current (± 0.4 mA). Debug equipment that connects to this signal must interpret it as a signal rather than a power supply pin and not load it more heavily than a signal pin. The recommended maximum source or sink current is ± 0.4 mA.

VSupply output

The **VSupply** signal enables the target board to supply operating current to debug equipment so that an additional power supply is not required. This might not be used by all debug equipment. The VDD power rail typically drives the pin on the target board. Target board documentation must indicate the **VSupply** pin voltage and the current available. Target boards must supply a voltage that is nominally between 2V and 5V. With $\pm 10\%$ tolerance, this is minimum 1.8V, and maximum 5.5V. A target board that drives this pin must provide a minimum of 250mA, and 400mA is recommended. Debug equipment must indicate the required supply voltage range and the current consumption over that range. This enables you to determine whether an external power supply is required to power the debug equipment. Target boards might have a limited amount of current available for external debug equipment, so a backup mechanism to power the debug equipment must be provided where **VSupply** is not connected, or is insufficient. For some hardware, this signal is unused.

nTRST input

The **nTRST** signal is an open collector input from the run control unit to the **Reset** signal on the target JTAG port. This pin must be pulled HIGH on the target to avoid unintentional resets when there is no connection.

— Note -

Board logic must ensure that there is a LOW pulse on the **nTRST** pin of the target ASIC at power up.

TDI input

TDI is the Test Data In signal from the run control unit to the target JTAG port. ARM recommends that you pull this pin to a defined state.

TMS input

TMS is the Test Mode Select signal from the run control unit to the target JTAG port. This pin must be pulled up on the target so that the effect of any spurious **TCK**s when there is no connection is benign.

TCK input

TCK is the Test Clock signal from the run control unit to the target JTAG port. ARM recommends that this pin is pulled to a defined state.

RTCK output

RTCK is the Return Test Clock signal from the target JTAG port to the run control unit. Some targets, such as ARM7TDMI-S^m processor, must synchronize the JTAG port to internal clocks. To assist in meeting this requirement, you can use a returned (and re-timed) **TCK** to dynamically control the **TCK** rate.

TDO output

This signal is the Test Data Out from the target JTAG port to the run control unit.

nSRST input

This is an open collector output from the run control unit to the target system reset. This might also be an input to the run control unit so that a reset initiated on the target can be reported to the debugger.

You must pull this pin HIGH on the target to avoid unintentional resets when there is no connection.

DBGRQ input

The **DBGRQ** signal is used by the run control unit as a debug request signal to the target processor. ARM recommends that this pin is pulled to a defined state. This signal is rarely implemented as a pin on the target ASIC. Use of this pin is not recommended for the dual-target connector.

You must pull this pin LOW on the target to avoid unintentional debug requests when there is no run control unit connected.

DBGACK output

The **DBGACK** signal is used by some run control units to detect entry or exit from debug state. This signal is rarely implemented as a pin on the target ASIC. Use of this pin is not recommended for the dual-target connector.

VDD input

 V_{DD} is a logic level 1 signal for compatibility with TPAs designed for ETMv1 or ETMv2 only. It is normally equivalent to **VTRef**.

8.3 Connector placement

•

This section describes:

- Connector orientation
- Dual connector placement on page 8-375.

8.3.1 Connector orientation

The connector can be oriented on the target system as Figure 8-1 shows. This shows the view from above the PCB with the trace connector mounted near to the edge of the board. This enables the TPA to minimize the physical intrusiveness of the target interconnect, that can be PCB-to-PCB, to ensure signal integrity.



Figure 8-1 Recommended connector orientation

8.3.2 Dual connector placement

Where two connectors are used ARM recommends that they are placed in line, separated by 1.35 inches, as Figure 8-2 shows.



Figure 8-2 Recommended dual connector orientation

8.4 Timing specifications

— Note –

There are no inherent restrictions on operating frequency, other than ASIC pad technology and TPA limitations. ASIC designers must provide a **TRACECLK** as symmetrical as possible, and with set up and hold times as large as possible. TPA designers must conversely be able to support a **TRACECLK** as asymmetrical as possible, and require set up and hold times as short as possible. The following timing specifications are given as a guide for a TPA that supports **TRACECLK** frequencies up to around 100MHz.

Actual processor clock frequencies vary according to application requirements and the silicon process technologies used. The maximum operating clock frequencies attained by ARM devices increases over time as a result.

If you adhere to the timing described here, you can use any ARM-approved TPA. Figure 8-3 depicts the timing for **TRACECLK**.



Figure 8-3 TRACECLK specification

Table 8-10 shows details of the timing requirements for TRACECLK parameters.

Table 8-10 TRACECLK timing requirements

Parameter	Minimum	Description
T _{cyc}	Frequency dependent	Clock period
T_{wl}	2ns	LOW pulse width
T_{wh}	2ns	HIGH pulse width

Table 8-11 shows rise and fall time requirements for all ETM clock and data signals.

Table 8-11 Rise and fall time requirements

Parameter Maximum		Description	
T _r	3ns	Clock and data rise time	
T _f	3ns	Clock and data fall time	

Figure 8-4 shows the setup and hold requirements of the trace data pins with respect to **TRACECLK**.



Figure 8-4 Trace data specification

Table 8-12 shows the timing requirements for Figure 8-4 on page 8-376.

Parameter	Minimum	Description
T _s	3ns	Data setup
T _h	2ns	Data hold

Table 8-12 Trace port setup and hold requirements

8.4.1 Half-rate clocking mode

When half-rate clocking is used, the trace data signals are sampled by the TPA on both the rising and falling edges of **TRACECLK**, where **TRACECLK** is half the frequency of the clock shown in Figure 8-4 on page 8-376.

8.5 Signal level specifications

Debug equipment must be able to deal with a wide range of signal voltage levels. Typical ASIC operating voltages can range from 1V to 5V, although 1.8V to 3.3V is common.

8.6 Other target requirements

It is important that you keep the trace length differences as small as possible to minimize skew between signals. Crosstalk on the trace port must be kept to a minimum as it can cause erroneous trace results. Stubs on these traces can cause UNPREDICTABLE responses, especially at high frequencies, so ARM recommends that no stubs exist on the trace lines. If stubs are necessary, you must make them as small as possible.

The trace port clock line (**TRACECLK**) must be series terminated as close as possible to the pins of the driving ASIC.

The maximum capacitance that is presented by the trace connector, cabling, and interfacing logic must be less than 15pF.

For processor frequencies greater than 100MHz you must take great care in the design of the input/output pads, chip package, PCB layout, and connections to the chosen TPA. You are recommended to use SPICE modeling.

8.7 JTAG control connector

Some JTAG controller products use a different connector to that specified in *Target system connector on page 8-364*. Therefore you must use either a second connector for the chosen JTAG controller, or an adapter board connected to the specified connector.

Chapter 9 Tracing Dynamically Loaded Images

This chapter describes software issues relating to the ETMs. It contains the following sections:

- About tracing dynamically-loaded code on page 9-382
- Software support for Context ID on page 9-385
- Hardware support for Context ID on page 9-386.

9.1 About tracing dynamically-loaded code

When a debugger is debugging a system, it communicates mainly in terms of accesses to addresses in memory or virtual memory. It translates between these addresses and the locations in the code images loaded on the system. This means that the debugger can present a symbolic or source-level view of the code running on the system.

In a simple statically-linked and loaded system, a single image is run to describe the mapping of target addresses as image locations. To perform debugging, the debugger requires only the name of the code image. However, many systems, including operating systems such as Windows CE, Linux, or Symbian OS, load part or all of their software dynamically. This can have several effects:

- the address at which an image is loaded might not be known until it is loaded
- at different times, different images might be loaded at the same address
- in a complex system, the debugger might not know what images are candidates to be loaded until they are loaded.

To debug systems like these, the debugger must be able to examine the target, to determine what images are loaded and from where they are loaded.

The problem is more complex when using trace, because trace data is historical information. Any embedded trace solution requires an image of the code that was executed to be available to the trace decompression software of the debugger, otherwise the debugger cannot decode the trace.

The compression algorithm used for trace conserves data bandwidth by broadcasting only the minimum of address information. This means that, given a (compressed) address issued by the trace port, the tools must be able to know what instructions are at and around that point. This enables the target address of direct branches (B and BL instructions in the case of code in ARM state) to be inferred. This is difficult with, for example, virtual memory and software paging, because the debugger is unlikely to know where the code is executed from.

To resolve this problem, ETM uses Context IDs. These require both software and hardware support, as described in:

- Software support for Context ID on page 9-385
- Hardware support for Context ID on page 9-386.

—— Note ——

In addition to the support for Context ID described in this chapter, from ETMv3.3 there is combined hardware and software support for saving the complete debug configuration. Although this is intended to enable the configuration to be saved and restored when an ETM macrocell is power-cycled, it might be used for other purposes. See *Power Down support on page 3-203* for more information.

9.1.1 Simple overlay support

A system for supporting simple overlays is possible that does not require specific support in the debugger. This solution is based on the requirement that the memory space into which the overlays are loaded exists in multiple places in the memory map. See Figure 9-1 on page 9-383. That is, some of the unused address bits are *don't care* when determining the memory to be accessed.

SDR	AM over	lay 4			Address	s de	code in	PC		
	31		24	23	16	15	14 13			0
	Acces wor	s conditior d (bits 13-	ns for 0)	SE	3Z	1	1		Address to access	
SDR	AM over	lay 3			Address	s de	code in	PC		
	31		24	23	16	15	14 13			0
	Acces wor	s conditior d (bits 13-	ns for 0)	SE	3Z	1	0		Address to access	
SDR	AM over	lay 2			Address	s de	code in	PC		
	31		24	23	16	15	14 13			0
	Acces wor	s conditior d (bits 13-	ns for 0)	SE	3Z	0	1		Address to access	
SDR	SDRAM overlay 1 Address decode in PC									
	31		24	23	16	15	14 13			0
	Acces	s conditior d (bits 13-	ns for 0)	SE	3Z	0	0		Address to access	
						-				

Figure 9-1 SDRAM overlay examples

For example, if you have 16KB of SRAM, bits [13:0] of the address determine the 32-bit word to access and bits [31:24] determine when to access that particular block. However, if bits [15:14] are in the address decoder, four copies of the memory block exist in the memory map. In other words the same word can be accessed using four different addresses, that is, when bits [15:14] of the address are b00, b01, b10, or b11, as Figure 9-2 on page 9-384 shows.

9.1 About tracing dynamically-loaded code



Figure 9-2 Memory map and overlay physical address space

9 Tracing Dynamically Loaded Images 9.2 Software support for Context ID

9.2 Software support for Context ID

When the operating system switches between binary images, or virtual memory spaces, it must update the value in the Context ID register that is part of coprocessor 15. The debugger must have access to a mapping file specifying the Context ID that correlates to each binary image. With this information, the debugger can then associate each binary image with the correct part of the trace.

9.3 Hardware support for Context ID

A variable-length Context ID value is output whenever trace is enabled, and as part of the periodic synchronization packet. This enables the current Context ID value to be passed to the debugger. You can also filter out unwanted trace based on the current Context ID using programmable trigger resources.

To support tracing when only a partial binary image is available, the compression protocol maintains synchronization even as the ETM branches into unknown code regions. When the code jumps back into a region for which the code image is available trace is decompressable immediately.

Appendix A ETM Quick Reference Information

This appendix contains quick-reference information for some key aspects of the ETM. It contains the following sections:

- ETM event resources on page A-388
- Summary of implementation defined ETM features on page A-397.

A.1 ETM event resources

This section contains quick-reference information about configuring the ETM event resources. It contains the following sections:

- Resource identification and event encoding
 - Resource control registers on page A-390.

A.1.1 Resource identification and event encoding

An ETM event is a Boolean combination of ETM resources. An event is encoded in a 17-bit Event Register as Figure A-1 shows.



Figure A-1 Writing to an Event Register

Table A-1 shows the encodings used for resources in Event Registers.

Table A-1 Resource identification encoding

Resource type ^a Index values ^a Description o		Description of resource type
6000	0-15	Single address comparator. (Produces = and >= outputs. The >= output is used only as part of the address range comparison.)
b001	0-7	Address range comparison. Uses pairs of address comparators.
	8-11	Instrumentation resource 1-4. Software-controlled resources, see <i>Instrumentation resources, from ETMv3.3 on page 2-69</i> . Only available in ETMv3.3 and later.
b010	0-7 ^b	EmbeddedICE module watchpoint comparators, if implemented ^c .
b011	0-15	Memory map decoder, if implemented ^d .
b100	0-3	Counter at zero.
b101	0-2 3-7	Sequencer in states 1-3. Reserved.
	8-10	Context ID comparator 1-3, ETMv2.0 and later.
	11	VMID comparator, ETMv3.5
	12-14	Reserved.
	15	Trace start/stop resource, ETMv2.0 and latere.
b110	0-3	External inputs 1-4.
	4-7	Reserved.
	8-11	Extended external input selectors 1-4, ETMv3.1 and later.
	12	Reserved.
	13	Processor is in Non-secure state.
	14	Trace prohibited by processor.
	15	Hard-wired input, always true.
b111	-	Reserved.

- a. The Resource type is bits [6:4] of the 7-bit resource identifier, and the Index value is bits [3:0] of the identifier. Sometimes, the combined 7-bit resource identifier is called the Resource number.
- b. 0-7 in ETMv3.4 and later, 0 and 1 only in ETMv3.3 and earlier. See Footnote c.
- c. EmbeddedICE module watchpoint comparators are not implemented in all ETMs. For more information see *EmbeddedICE watchpoint comparators on page 2-26*. In ETMv3.4 and later there can be up to eight EmbeddedICE watchpoint comparators, with index values 0 to 7. In earlier ETMs, if the EmbeddedICE watchpoint comparators are implemented there are always two comparators, with index values 0 and 1.
- d. Memory map decoders are not implemented in all ETMs. For more information see *Memory map decoder (MMD) on page 2-26*.
- e. The trace start/stop resource is driven by the trace start/stop block, that is not implemented on all ETMs. For more information see *The trace start/stop block on page 2-40*.

Table A-2 shows the encodings for the Boolean operations to be applied to the event resources.

Table A-2 Boolean function encoding for events

Enco	oding	Function
b000		A
b001		NOT(A)
b010		A AND B
b011		NOT(A) AND B
b100		NOT(A) AND NOT(B)
b101		A OR B
b110		NOT(A) OR B
b111		NOT(A) OR NOT(B)

— Note -

To permanently enable or disable an event, you must specify external input 16, using either function A or NOT (A).

Table A-3 shows the locations of the 17-bit Event Registers.

Table A-3 Locations of ETM event registers

Register number	Offset ^a	Register	
0x002	0x008	Trigger event, ETMTRIGGER register	
0x008	0x020	TraceEnable event, ETMTEEVR	
0x00C	0x030	ViewData event, ETMVDEVR	
0x054	0x150	Counter enable event for counter 1, ETMCNTENR1	
0x055	0x154	Counter enable event for counter 2, ETMCNTENR2	
0x056	0x158	Counter enable event for counter 3, ETMCNTENR3	
0x057	0x15C	Counter enable event for counter 4, ETMCNTENR4	
0x058	0x160	Counter reload event for counter 1, ETMCNTRLDEVR1	
0x059	0x164	Counter reload event for counter 2, ETMCNTRLDEVR2	

Register number	Offset ^a	Register
0x05A	0x168	Counter reload event for counter 3, ETMCNTRLDEVR3
0x05B	0x16C	Counter reload event for counter 4, ETMCNTRLDEVR4
0x060	0x180	Event for sequencer transition from state 1 to state 2, ETMSQ12EVR
0x061	0x184	Event for sequencer transition from state 2 to state 1, ETMSQ21EVR
0x062	0x188	Event for sequencer transition from state 2 to state 3, ETMSQ23EVR
0x063	0x18C	Event for sequencer transition from state 3 to state 1, ETMSQ31EVR
0x064	0x190	Event for sequencer transition from state 3 to state 2, ETMSQ32EVR
0x065	0x194	Event for sequencer transition from state 1 to state 3, ETMSQ13EVR
0x068	0x1A0	Event for external output 1, ETMEXTOUTEVR1
0x069	0x1A4	Event for external output 2, ETMEXTOUTEVR2
0x06A	0x1A8	Event for external output 3, ETMEXTOUTEVR3
0x06B	0x1AC	Event for external output 4, ETMEXTOUTEVR4

Table A-3 Locations of ETM event registers (continued)

a. Used when registers are accessed in a memory-mapped scheme. The register offset is always (4 x (Register number)).

A.1.2 Resource control registers

This section contains register tables for ETM resource control. These are Table A-4 to Table A-28 on page A-396.

Table A-4 ETMASICCR, register 0x003

Bits Description

[7:0] ASIC control

Table A-5 ETMTSSCR, register 0x006

Bits	Description
[31:16]	When a bit is set to 1, it selects a single address comparator 16 to 1 as stop addresses. For example, bit [16] set to 1 selects single address comparator 1.
[15:0]	When a bit is set to 1, it selects a single address comparator 16 to 1 as start addresses. For example, bit [0] set to 1 selects single address comparator 1.

Table A-6 ETMTECR1, register 0x009

Bits	Description		
[25]] Trace start/stop enable:		
	0	Tracing is unaffected by the trace start/stop logic (ETMv1.2 and later).	
	1	Tracing is controlled by trace on and off addresses.	
[24]	Include/exclu	de control:	
	0	Include. The specified resources indicate the regions in which tracing can occur. When outside this region tracing is prevented.	
	1	Exclude. The resources specified in bits [23:0] and in the ETMTECR2 indicate regions to be excluded from the trace. When outside an exclude region, tracing can occur.	
[23:8]	When a bit is set to 1, it selects a memory map decode 16 to 1 for include/exclude control. For example, bit [8] set to 1 selects MMD 1.		
[7:0]	When a bit is set to 1, it selects an address range comparator 8 -1 for include/exclude control. For example, bit [0] set to 1 selects address range comparator 1.		
		Table A-7 ETMTECR2, register 0x007	
Bits	Description		
[15:0]	When a bit is s bit [0] set to 1	set to 1, it selects single address comparator 16 to 1 for include/exclude control. For example, selects single address comparator 1.	
		Table A-8 ETMFFRR, register 0x00A	
Bits	Description		

[24]	[4] Include/exclude control:		
	0	Include. The specified resources indicate the regions in which FIFOFULL can be asserted. When outside these regions, FIFOFULL cannot be asserted.	
	1	Exclude. The resources specified in bits [23:0] indicate the regions in which FIFOFULL cannot be asserted. When outside these regions FIFOFULL can be asserted.	
[23:8]	When a bit is set to 1, it selects memory map decode 16 to 1 for include/exclude control. For example, bit [8] set to 1 selects MMD 1.		
[7:0]	When a bit is set to 1, it selects address range comparator 8-1 for include/exclude control. For example, bit [0] set to 1 selects address range comparator 1.		
		Table A-9 ETMFFLR, register 0x00B	

Bits	Access	Description
[7:0]	Write-only (ETMv1.x) Read-only (ETMv2.x)	The number of bytes left in the FIFO, below which the FIFOFULL signal is asserted

Table A-10 ETMVDCR1, register 0x00D

Bits	Description	
[31:16]	When a bit is set to 1, it selects single address comparator 16 to 1 for exclude control. For example, bit [16] set to 1 selects single address comparator 1.	
[15:0]	When a bit is set to 1, it selects single address comparator 16 to 1 for include control. For example, bit [0] set to 1 selects single address comparator 1.	
	Table A-11 ETMVDCR2, register 0x00E	
Bits	Description	

[31:16]	When a bit is set to 1, it selects memory map decode 16 to 1 for exclude control. For example, bit [16] set to 1 selects MMD 1.
[15:0]	When a bit is set to 1, it selects memory map decode 16 to 1 for include control. For example, bit [0] set to 1 selects MMD 1.

Table A-12 ETMVDCR3, register 0x00F

Bits	Descriptior	1	
[16]	Exclude-only control:		
	0	Mixed mode. ViewData operates in a mixed mode, and both include and exclude resources can be programmed.	
	1	Exclude-only mode. ViewData is programmed only in an excluding mode. If none of the excluding resources match, tracing can occur.	
[15:8]	When a bit is set to 1, it selects address range comparator 8 -1 for exclude control. For example, bit [8] set to 1 selects address range comparator 1.		
[7:0]	When a bit is set to 1, it selects address range comparator 8-1 for include control. For example, bit [0] set to 1 selects address range comparator 1.		

Table A-13 ETMACVRs, registers 0x010-0x01F

Bits	Description
[31:0]	Address value

Table A-14 ETMACTRs, registers 0x020-0x02F

Bits	Description				
[15]	VMID comparison enable:				
(ETMv3.5)	0	Ignore VMID.			
	1	Match only if VMID matches value of ETMVMIDCVR.			
	This bit is res	erved, RAZ if the processor does not implement the Virtualization extensions.			
[14]	Hyp mode co	Typ mode comparison enable:			
(ETMv3.5)	0	Ignore Hyp mode.			
	1	Consider Hyp mode operation for comparator matching.			
	This bit is res	erved, RAZ if the processor does not implement the Virtualization extensions.			
[13:10]	State and mod	de comparison control:			
(ETMv3.5)	Bit [13, 11]	Non-secure comparison control.			
	Bit [12, 10]	Secure comparison control.			
	For each pair	r each pair of bits, the encoding is:			
	b00	Match in User and privileged modes in this state.			
	b01	Do not match in any modes in this state.			
	b10	Match only in privileged modes in this state.			
	b11	Match only in User mode in this state.			
	These bits are	e reserved, RAZ/WI if the processor does not implement the Security Extensions,.			
[11:10]	Secure mode control:				
(ETMv3.2)	b00	Security level ignored.			
	b01	Match only if in Non-secure state.			
	b10	Match only if in Secure state.			
	b11	Reserved.			
[9:8]	Context ID co	omparator control:			
(ETMv2.0 to	b00	b00 Ignore Context ID comparators.			
ETMv3.4)	b01	Address comparator matches only if Context ID comparator value 1 matches.			
	b10	Address comparator matches only if Context ID comparator value 2 matches.			
	b11	Address comparator matches only if Context ID comparator value 3 matches.			
[7] (ETMv2.0 and later)	Exact match l page A-394 a	bit. Specifies comparator behavior when exceptions occur. See Table A-15 on nd Table A-16 on page A-394.			

Bits	Descripti	ion		
[6:5]	Data value comparison control:			
	b00	No data value comparison.		
	b01	Address matches only if data value matches.		
	b10	Reserved.		
	b11	Address matches only if data value does not match (ETMv1.2 and later).		
[4:3]	Size:			
	b00	Jazelle instruction or byte data.		
	b01	Thumb instruction or halfword data.		
	b10	Reserved.		
	b11	ARM instruction or word data.		
	See Comp	arator access size on page 2-49.		
[2:0]	Access typ	be:		
	b000	Instruction fetch.		
	b001	Instruction execute.		
	b010	Instruction executed and passed condition code test (ETMv1.2 and later).		
	b011	Instruction executed and failed condition code test (ETMv1.2 and later).		
	b100	Data load or store.		
	b101	Data load.		
	b110	Data store.		
	b111	Reserved.		

Table A-14 ETMACTRs, registers 0x020-0x02F (continued)

Table A-15 Exact match bit settings for instruction accesses

Exact match bit	Instruction canceled	Instruction not canceled
0	Comparator matches	Comparator matches
1	Comparator does not match	Comparator matches

Table A-16 Exact match bit settings for data accesses

Data comparator present?	Exact match bit	Cache hit	Cache miss	Data abort
Yes	0	Comparator matches if data value matches	Comparator matches	Comparator matches
Yes	1	Comparator matches if data value matches	Comparator waits	Comparator does not match
No	0	Comparator matches	Comparator matches	Comparator matches
No	1	Comparator matches	Comparator matches (ETMv3.0 and earlier)	Comparator does not match
			Comparator waits (ETMv3.1 and later)	-

Appendix A ETM Quick Reference Information A.1 ETM event resources

Table A-17 ETMDCVRs, registers 0x030-0x03F

Bits Description [31:0] Data value

Table A-18 ETMDCMRs, registers 0x040-0x04F

Bits Description

[31:0] Data mask

Table A-19 ETMCNTRLDVRs, registers 0x050-0x053

Bits Description

[15:0] Counter reload value

Table A-20 ETMCNTENRs, registers 0x054-0x057

Bits	Description		
[17]	Count enable source in ETMv1.0. When 0, the counter is continuously enabled and decrements every cycle. When 1, the count enable event is used to enable the counter. ARM recommends that bit [17] is always set to b1 and that the count enable event is used to control counter operation. In ETMv2.0 and later, this bit has no effect and is always one.		
[16:0]	[6:0] Count enable event. Table A-21 ETMCNTVRs, registers 0x05C-0x0		
		Bits	Description

[15:0] Current counter value

Table A-22 ETMSQR, register 0x067

Bits	Description	
[1:0]	Possible val b00 b01 b10	lues are: State 1. State 2. State 3.

Table A-23 ETMEXTOUTEVRs, registers 0x068-0x06B

Bits	Description
[16:0]	External output event

Table A-24 Locations of the ETMCIDCVRs

Register	Register number	Offset
ETMCIDCVR1	0x06C	0x1B0
ETMCIDCVR2	0x06D	0x1B4
ETMCIDCVR3	0x06E	0x1B8

Table A-25 ETMCIDCVRs, registers 0x06C-0x06E

Bits Description

[31:0] Context ID value

Table A-26 ETMCIDCMR, register 0x06F

Bits	Description	
Bits	Description	

[31:0] Context ID mask value

Table A-27 ETMSYNCFR, register 0x078

Bits Description

[11:0] Cycle count value. Default value is 1024.

Table A-28 ETMEXTINSELR, register 0x07B

BitsDescription[31:24]Fourth extended external input selector[23:16]Third extended external input selector[15:8]Second extended external input selector[7:0]First extended external input selector
A.2 Summary of IMPLEMENTATION DEFINED ETM features

This section lists the ETM features that are IMPLEMENTATION DEFINED, for ETMv3.4. It also indicates how, for a particular ETM, you can check the actual implementation of each feature. See the descriptions of the different features for information about their support in ETM versions before ETMv3.4.

Table A-29 lists the ETM features where it is IMPLEMENTATION DEFINED either:

- the number of times the feature is implemented
- the size of the feature.

With all of these features except for the Trace port size, the minimum permitted value is 0, indicating that the feature is not supported in the ETM implementation.

Feature	Permitted values	Value given by
Address comparators	0-8 pairs	Bits [3:0] of the ETMCCR. ^a
Data value comparators	0-8	Bits [7:4] of the ETMCCR. ^a
EmbeddedICE watchpoint comparators	0-8	Bits [19:16] of the ETMCCER. ^b
Context ID comparators	0-3	Bits [25:24] of the ETMCCR. ^a
Counters	0-4	Bits [15:13] of the ETMCCR. ^a
Sequencer	0, 1	Bit [16] of the ETMCCR. ^a
Memory Map decoder inputs	0-16	Bits [12:8] of the ETMCCR. ^a
External inputs	0-4	Bits [19:17] of the ETMCCR. ^a
External outputs	0-4	Bits [22:20] of the ETMCCR. ^a
Extended external input bus width	0-255	Bits [10:3] of the ETMCCER. ^b
Extended external input selectors	0-4	Bits [2:0] of the ETMCCER. ^b
Instrumentation resources	0-4	Bits [15:13] of the ETMCCER. ^b
Trace port size	See text	ETMCR bits [21,6:4]. See <i>ETM port size encoding on page 3-106</i> .
VMID comparator, ETMv3.5	0, 1	Bit [26] of the ETMCCER. ^b

Table A-29 ETMv3.4 features with IMPLEMENTATION DEFINED number of instances or size

a. See Configuration Code Register, ETMCCR on page 3-109.

b. See Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158.

Table A-30 lists the features that are optional in an ETMv3.4 implementation. This means that, in an ETMv3.4 implementation, it is IMPLEMENTATION DEFINED whether each of these features is supported.

Table A-30 Optional features in ETMv3.4

Implementation of	Check for support by
FIFOFULL control	Reading bit [23] of the ETMCCR. ^a See also <i>Processor stalling</i> , <i>FIFOFULL on page 2-46</i> .
Trace Start/Stop block	Reading bit [26] of the ETMCCR. ^a
Trace all branches	Testing whether you can set bit [8] of the ETMCR to 1. ^b

Implementation of	Check for support by
Cycle-accurate trace	Writing 1 to bit [12] of the ETMCR see <i>Checking support for cycle-accurate tracing, ETMv3.3 and later on page 3-108.</i>
Data trace options ^c	Writing 1s to bits [20:18,3:1] of the ETMCR. See <i>Checking available data tracing options, ETMv3.3 and later on page 3-108.</i>
Data address comparison	Reading bit [12] of the ETMCCER. ^d
EmbeddedICE behavior control	Reading bit [21] of the ETMCCER. ^d
EmbeddedICE inputs to Trace Start/Stop block	Reading bit [20] of the ETMCCER. ^d
Alternative address compression	Reading bit [20] of the ETMIDR. See <i>ID Register, ETMIDR, ETMv2.0 and later on page 3-154</i> .
OS Lock mechanism	Reading bit [0] of the ETMOSLSR. See OS Lock Status Register, ETMOSLSR, ETMv3.3 and later on page 3-166.
Secure non-invasive debug	Reading bits [3:2] of the ETMAUTHSTATUS register. See <i>Authentication Status Register, ETMAUTHSTATUS, ETMv3.2 and later on page 3-176.</i>
Context ID tracing	Testing whether you can set bits [15:14] of the ETMCR to b11. ^b
VMID tracing	Reading bit [26] of the ETMCCER. ^d
Timestamp support	Reading bit [28] of the ETMCCER. ^d
Reduced function counter	Reading bit [27] of the ETMCCER. ^d

Table A-30 Optional features in ETMv3.4 (continued)

a. See Configuration Code Register, ETMCCR on page 3-109.

b. See Main Control Register, ETMCR on page 3-100.

c. Data address tracing, data value tracing, CPRT tracing, data-only trace mode.

d. See Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158.

In addition to the information in Table A-29 on page A-397 and Table A-30 on page A-397:

- It is IMPLEMENTATION DEFINED which combinations of Port size and Port mode are supported. To test whether a particular combination is supported:
 - write the required values to bits [21,6:4] (Port size) and bits [13,17:16] of the ETMCR.
 - read bits [11:10] of the ETMSCR to see if the selected port mode and port size are supported.
- Before ETMv3.3, some of the behavior of the address range comparators is IMPLEMENTATION DEFINED when the Exact match bit of the Address Access Type Register is set to 1. For more information see *Behavior of address comparators on page 2-58*.

Appendix B Architecture Version Information

This appendix describes the major architecture changes for the ETM. It contains the following sections:

- ETMv1 on page B-400
- ETMv2 on page B-402
- *ETMv3 on page B-404.*

B.1 ETMv1

This section describes the major changes between the ETMv1 architecture versions. These changes are described in:

- ETMv1.0 to ETMv1.1
- ETMv1.1 to ETMv1.2
- ETMv1.2 to ETMv1.3 on page B-401.

B.1.1 ETMv1.0 to ETMv1.1

The changes implemented between ETMv1.0 and ETMv1.1 are described in:

Programmers' model.

Programmers' model

Changes to the programmers' model are:

- Introduction of the ETMSR. See ETM Status Register; ETMSR, ETMv1.1 and later on page 3-112
- Use of bit [13], half-rate clocking, in the ETMCR. See Main Control Register, ETMCR on page 3-100.

B.1.2 ETMv1.1 to ETMv1.2

The changes implemented between ETMv1.1 and ETMv1.2 are described in:

- Controlling tracing
- Programmers' model
- Signal protocol on page B-401.

Controlling tracing

Changes to controlling tracing are:

- Introduction of trace start and stop control. See Derived resources on page 2-27
- Instruction executed and condition code test passed option to single address comparators. See *Single address comparators on page 2-24*
- Instruction executed and condition code test failed option to single address comparators. See *Single address comparators on page 2-24*.

Programmers' model

Changes to the programmers' model are:

- Introduction of ETMSCR. See System Configuration Register, ETMSCR, ETMv1.2 and later on page 3-114
- Introduction of ETMTSSCR. See *TraceEnable Start/Stop Control Register, ETMTSSCR, ETMv1.2 and later* on page 3-116.
- Introduction of ETMTECR2. See *TraceEnable Control 2 Register, ETMTECR2, ETMv1.2 and later on page 3-117.*
- Use of bits [17:16], port mode, in the ETMCR. See *Main Control Register, ETMCR on page 3-100*.
- Use of bits [15:14], ContextIDsize, in the ETMCR. See *Main Control Register, ETMCR on page 3-100*.
- Use of bit [2], current status of the trace start/stop resource, in the ETMSR. See *ETM Status Register, ETMSR, ETMv1.1 and later on page 3-112.*
- Use of bit [1], **TCK**-synchronized version of the ETM Programming bit, in the ETMSR. See *ETM Status Register, ETMSR, ETMv1.1 and later on page 3-112.*

- Use of bit [25], Trace start/stop enable, in the ETMTECR1. See *TraceEnable Control 1 Register, ETMTECR1* on page 3-118.
- Change to use of bits [6:5], Data value comparison control, in the ETMACTRs. See *Address Comparator Access Type Registers, ETMACTRn on page 3-127.*
- Change to use of bits [2:0], Access type, in the ETMACTRs. See Address Comparator Access Type Registers, ETMACTRn on page 3-127.

Signal protocol

Changes to the signal protocol are:

- Introduction of Context ID tracing. See *Context ID tracing on page 4-243*.
- Change to branch executed pipeline status, by addition of Context ID information. See *Pipeline status and trace packet association in ETMv1 on page 5-259.*
- Change to branch reason codes. See Branch reason codes on page 5-261.

B.1.3 ETMv1.2 to ETMv1.3

The changes implemented between ETMv1.2 and ETMv1.3 are described in:

- Programmers' model
- Signal protocol.

Programmers' model

The change to the programmers' model is:

• Use of bit [8], **FIFOFULL** supported, in ETMSCR. See *System Configuration Register, ETMSCR, ETMv1.2* and later on page 3-114.

Signal protocol

Changes to the signal protocol are:

- Use of bit [8], **FIFOFULL** supported, in ETMSCR. See *System Configuration Register, ETMSCR, ETMv1.2* and later on page 3-114.
- Java code support. See Java code on page 5-260 and Tracing Java code, ETMv1.3 only on page 5-270.

B.2 ETMv2

This section describes the major changes between the ETMv1 and ETMv2 architecture versions. These changes are described in:

- ETMv1.3 to ETMv2.0
- ETMv2.0 to ETMv2.1 on page B-403.

B.2.1 ETMv1.3 to ETMv2.0

The changes implemented between ETMv1.3 and ETMv2.0 are described in:

- Controlling tracing
- Programmers' model
- Signal protocol on page B-403.

Controlling tracing

Changes to controlling tracing are:

- Use of Context ID comparators for trace filtering. See Context ID comparators on page 2-26.
- Optional start/stop trace resource. See *Derived resources on page 2-27* and *Trace start/stop resource on page 2-29*.
- Consideration of advanced processors. See *Considerations for advanced processors, ETMv2 and later only on page 2-74.*

Programmers' model

Changes to the programmers' model are:

- Introduction of read/write to bits [7:0] of the ETMFFLR. See *FIFOFULL Level Register, ETMFFLR on page 3-121*.
- Introduction of ETMIDR. See ID Register, ETMIDR, ETMv2.0 and later on page 3-154.
- Use of bit [19], Filter (CPRT), in the ETMCR. See Main Control Register, ETMCR on page 3-100.
- Change to functionality of bit [8], Branch output, in the ETMCR. See *Main Control Register, ETMCR on page 3-100.*
- Use of bit [26], Trace start/stop block detection, in the ETMCCR. See *Configuration Code Register*, *ETMCCR on page 3-109*.
- Use of bits [9:8], Context ID comparator control, in the ETMACTRs. See Address Comparator Access Type Registers, ETMACTRn on page 3-127.
- Use of bit [7], Exact match bit, in the ETMACTRs. See Address Comparator Access Type Registers, ETMACTRn on page 3-127.
- Change to functionality of bit [17], Count enable source, in the ETMCNTENR. See *Counter Enable Registers, ETMCNTENRn on page 3-139*.
- Introduction of Context ID comparator registers. See *About the Context ID comparator registers, ETMv2.0* and later on page 3-146.
- Introduction of ETMSYNCFR. See Synchronization Frequency Register, ETMSYNCFR, ETMv2.0 and later on page 3-152.

Signal protocol

Changes to the signal protocol are:

- Addition of pipeline status pin. See *ETMv1.x and ETMv2.x signals on page 4-232* and *ETMv2 pipeline status signals on page 6-272*.
- Changes to generating and analyzing the trace. See *Rules for generating and analyzing the trace in ETMv2* on page 6-277.
- Introduction of Trace Fifo Offsets (TFOs). See Trace FIFO offsets on page 6-283.
- Introduction of trace packet types. See *Trace packet types on page 6-278*.

B.2.2 ETMv2.0 to ETMv2.1

The changes implemented between ETMv2.0 and ETMv2.1 are described in:

- Programmers' model
- Signal protocol.

Programmers' model

Changes to the programmers' model are:

- Change to functionality of bits [15:14], ContextIDsize, in the ETMCR. See *Main Control Register, ETMCR* on page 3-100
- Change to functionality of bits [6:4], Port size, in the ETMCR. See *Main Control Register, ETMCR on page 3-100*
- Change to functionality of bit [1], Monitor (CPRT), in the ETMCR. See *Main Control Register, ETMCR on page 3-100*
- Change to functionality of bits [31:16], Specific implementation code, in the ETMSCR. See *System Configuration Register, ETMSCR, ETMv1.2 and later on page 3-114*
- Use of bit [17], No fetch comparisons, in the ETMSCR. See *System Configuration Register, ETMSCR, ETMv1.2 and later on page 3-114*
- Use of bit [16], No load data, in the ETMSCR. See System Configuration Register, ETMSCR, ETMv1.2 and later on page 3-114
- Change to functionality of bits [31:24], Implementer code, in the ETMIDR. See *ID Register, ETMIDR, ETMv2.0 and later on page 3-154.*

Signal protocol

The change to the signal protocol is:

• Support of imprecise data aborts. See Imprecise data aborts, ETMv2.1 and later on page 6-294.

B.3 ETMv3

This section describes the major changes between the ETMv2 and ETMv3 architecture versions. These changes are described in:

- ETMv2.1 to ETMv3.0
- ETMv3.0 to ETMv3.1 on page B-405
- *ETMv3.1 to ETMv3.2 on page B-406*
- ETMv3.2 to ETMv3.3 on page B-406
- *ETMv3.3 to ETMv3.4 on page B-408.*
- ETMv3.4 to ETMv3.5 on page B-409

B.3.1 ETMv2.1 to ETMv3.0

The changes implemented between ETMv2.1 and ETMv3.0 are described in:

- Programmers' model
- Signal protocol.

Programmers' model

Changes to the programmers' model are:

- Control of CPRT tracing is by bit [19], Filter CPRT, and bit [1], MonitorCPRT, of the ETMCR. See *Main Control Register, ETMCR on page 3-100* and *Filter Coprocessor Register Transfers (CPRT) in ETMv3.0 and later on page 2-44.*
- Use of bit [18], Suppress data, in the ETMCR. See *Main Control Register, ETMCR on page 3-100* and *FIFOFULL Level Register, ETMFFLR on page 3-121*.
- Change to functionality of bit [7], Stall processor, in the ETMCR. See *Main Control Register, ETMCR on page 3-100.*
- Introduction of trace collection on both clock edges. See *System Configuration Register, ETMSCR, ETMv1.2* and later on page 3-114.

Signal protocol

Changes to the signal protocol are:

- Removal of **PIPESTAT** bus. See *ETMv3.x signals on page 4-232*.
- New header types. See *Packet types on page 7-301*.
- Replacement of the FIFOFULL mechanism. See Data suppressed packet on page 7-333.
- Support for Jazelle. See Jazelle data tracing on page 7-334.

B.3.2 ETMv3.0 to ETMv3.1

The changes implemented between ETMv3.0 and ETMv3.1 are described in:

- Programmers' model
- Signal protocol.

Programmers' model

Changes to the programmers' model are:

- Use of bit [20], Instruction trace disable in the ETMCR. See *Main Control Register, ETMCR on page 3-100*
- Change to functionality of the MMD Control Register, now named the ETMASICCR. See ASIC Control Register, ETMASICCR on page 3-112
- Change to functionality of bits [4:3], Watch size changed from size mask, in the ETMACTRs. See *Address Comparator Access Type Registers, ETMACTRn on page 3-127.*
- Coprocessor access. See Coprocessor access, ETMv3.1 and later on page 3-84
- Extended external inputs. See *Extended external input selectors on page 2-29*
- Read/write access to registers. See *The ETM registers on page 3-90*.

Signal protocol

Changes to the signal protocol are:

- Data only trace is permitted. See *Data-only mode*, *ETMv3.1 and later on page 7-334* and *Main Control Register, ETMCR on page 3-100*
- Store misses are permitted. See *Definitions on page 4-247*
- Support for STREX (ARMv6 and later). See Store failed packet on page 7-334
- The BE bit shows that the data is a BE-8 (ARMv6 and later) big-endian transfer, and that the bytes must be reversed to determine the value that was stored in memory. See *BE bit on page 7-329*.

B.3.3 ETMv3.1 to ETMv3.2

The changes implemented between ETMv3.1 and ETMv3.2 are described in:

- Programmers' model on page B-405
- Signal protocol on page B-405.

Programmers' model

Changes to the programmers' model include:

- Use of bit [19], Security Extensions in the ETMIDR. See *ID Register, ETMIDR, ETMv2.0 and later on page 3-154*.
- Use of bit [18], 32-bit Thumb instructions, in the ETMIDR. See *ID Register, ETMIDR, ETMv2.0 and later* on page 3-154.
- Use of bits [11:10], Security mode control, in the ETMACTRs. See *Address Comparator Access Type Registers, ETMACTRn on page 3-127.*
- Addition of event resource 0x6D, indicating that the processor is in Non-secure state. See *Resource identification on page 3-194*.
- Addition of event resource 0x6E, indicating that tracing is prohibited. See *Resource identification on* page 3-194.
- Support for memory-mapped register access. See Memory-mapped access, ETMv3.2 and later on page 3-86
- Core select functionality for sharing an ETM between two or more processors. See *Main Control Register*, *ETMCR on page 3-100* and *System Configuration Register*, *ETMSCR*, *ETMv1.2 and later on page 3-114*.
- Modification to the ETMSR, register 0x004. The Programming bit does not read as set to 1 until the FIFO is empty. See *ETM Status Register*, *ETMSR*, *ETMv1.1 and later on page 3-112*.
- Addition of ETMTRACEIDR. See CoreSight Trace ID Register, ETMTRACEIDR, ETMv3.2 and later on page 3-163.
- Implementation of CoreSight programmers' model, registers 0x3C0-0x3FF. See *CoreSight support on* page 3-89 and *The ETM registers on page 3-90*.
- Clarification of behavior of IMPLEMENTATION SPECIFIC registers, registers 0x070-0x077. See *Implementation* specific registers on page 3-150.

Signal protocol

Changes to the signal protocol include:

• Addition of branch address continuation byte to indicate extended exception information and security level. See *Exception Information Bytes on page 7-318*.

B.3.4 ETMv3.2 to ETMv3.3

The changes implemented between ETMv3.2 and ETMv3.3 are described in:

- Programmers' model
- Signal protocol on page B-407
- Clarification of descriptions of features from earlier ETM versions on page B-407.

Programmers' model

Changes to the programmers' model include:

The use of bit [24], Instrumentation resource control, in the ETMCR. See *Main Control Register*, *ETMCR on page 3-100*.

- The use of bit [12] in the ETMCCER to indicate that data address comparisons are not supported. See *Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158.*
- The addition of an additional permitted value for the Processor family field, bits [15:12], of the ETMIDR. See *ID Register, ETMIDR, ETMv2.0 and later on page 3-154*.

This additional value, b1111, specifies that the processor family is defined elsewhere. From ETMv3.3, this is the usual value of this field for ETM macrocells.

- The provision of power-down support. See:
 - Power Down support on page 3-203
 - About the Operating System Save and Restore Registers, ETMv3.3 and later on page 3-166.
- The addition of new ARM and Thumb instructions to control the Instrumentation resources. See *Instructions* for controlling the Instrumentation resources on page 2-70.
- When a coprocessor interface to the ETM registers is implemented, optional provision of access to of the ETM registers. See *Full access model, ETMv3.3 and later on page 3-84*.

Signal protocol

Changes to the signal protocol include:

- Addition of the format 4 P-header in cycle-accurate mode. See P-header encodings in cycle-accurate mode on page 7-304.
- Addition of optional Instrumentation resource functionality, that provides new event resources that can be controlled from software. See *Instrumentation resources, from ETMv3.3 on page 2-69*, and *Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158.*
- Addition of support for the Thumb Execution Environment. See:
 - *Branch Packets on page 7-308*
 - *Branch address packets for change of processor state on page 7-324*
 - Direct and indirect branches on page 4-237.
- From ETMv3.3, it is IMPLEMENTATION DEFINED whether an ETM macrocell supports:
 - Data value and data address tracing. See *Data tracing options, ETMv3.3 and later on page 7-335*.
 - Data suppression. See *Data suppression on page 2-47*.
 - Cycle-accurate tracing. See Support for cycle-accurate tracing, ETMv3.3 and later on page 7-360.
 - Data address comparisons. See No data address comparator option, ETMv3.3 and later on page 2-25.

Clarification of descriptions of features from earlier ETM versions

Changes in the ETMv3.3 issue of the Architecture Specification that do not describe changes in the ETM architecture include:

- Additional information on the tracing of the Thumb CZB instruction. See *Thumb CBZ and CBNZ instructions* on page 4-240.
- Clarification of the section *Branch packet summary on page 7-309*.
- Clarification of **TraceEnable** behavior, indicating that data address comparators must not be used in **TraceEnable** exclude regions. See *TraceEnable and filtering the instruction trace on page 2-38*.
- Re-organization of information about address comparators. In particular, a lot of information that previously appeared in the section *About the address comparator registers on page 3-126* has been moved into the section *Address comparators on page 2-49*. This change provides a more convenient description of the address comparators in a single location.

For details of additional changes that are relevant to ETMv3.3 see *Clarification of descriptions of features from earlier ETM versions on page B-409.*

B.3.5 ETMv3.3 to ETMv3.4

The changes implemented between ETMv3.3 and ETMv3.4 are described in:

- Programmers' model
- Signal protocol
- Clarification of descriptions of features from earlier ETM versions on page B-409.

Programmers' model

Changes to the programmers' model include:

• The ETMSYNCFR can be implemented as a read-only register. This is because of a change in the signal protocol that permits an implementation to use a fixed trace synchronization frequency of 1024. See *Signal protocol* for related changes.

For more information, see *Synchronization Frequency Register, ETMSYNCFR, ETMv2.0 and later on page 3-152.*

• The ETMIDR is extended so that bit [20] indicates the encoding used for branch packets. See *ID Register, ETMIDR, ETMv2.0 and later on page 3-154.*

See Signal protocol for related changes.

- The ETMCCER is extended, and two additional registers are introduced, to support additional features of the trace start/stop block and the EmbeddedICE watchpoint inputs, see:
 - Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158
 - TraceEnable Start/Stop EmbeddedICE Control Register, ETMTESSEICR, ETMv3.4 on page 3-160
 - *EmbeddedICE Behavior Control Register, ETMEIBCR, ETMv3.4 and later on page 3-161.* This register is optional.

See *Signal protocol* for related changes.

Signal protocol

Changes to the signal protocol include:

- An ETM implementation can use a fixed trace synchronization frequency of 1024. In this case the Synchronization Frequency Register is implemented as a read-only register. See *Programmers' model* for related changes.
- An ETM implementation for a processor that complies with the ARMv7-M architecture must implement extensions to the exception branch packets, to support the extended extension information from these processors. See *Extended Exception handling in Instruction-only trace on page 7-323*.
- An ETM implementation for a processor that complies with the ARMv7-M architecture must implement two new packet types, for *exception entry* and *return from exception*. See:
 - *Automatic stack push on exception entry and pop on exception exit on page 7-338*
 - Tracing return from an exception on page 7-339.
- An ETM implementation can implement an alternative encoding for all branch packets. This alternative encoding provides address compression, where appropriate, when tracing exception branches. See *Branch packet formats with the alternative address encoding scheme on page 7-313*.

—— Note –

This alternative encoding is not backwards-compatible. From ETMv3.4, it is IMPLEMENTATION DEFINED whether an ETM supports the original branch packet encoding or the new alternative encoding. See *Clarification of descriptions of features from earlier ETM versions on page B-409* for more information about the original branch packet encoding.

- The Trace Start/Stop block is enhanced, to permit the use of EmbeddedICE watchpoint inputs as start or stop signals to the block. In addition, the number of EmbeddedICE watchpoint inputs becomes IMPLEMENTATION DEFINED, to any value between 0 and 8. In previous versions of the ETM architecture, this number is fixed as two. Also, an implementation must either permit the behavior of these inputs to be configured, or follow specific requirements for their behavior. See:
- The trace start/stop block on page 2-40
 - Behavior of EmbeddedICE inputs, from ETMv3.4 on page 7-346.

See *Programmers' model on page B-408* for related changes.

Clarification of descriptions of features from earlier ETM versions

Changes in the ETMv3.4 issue of the Architecture Specification that do not describe changes to the ETM architecture include:

- To complement the explanation of the alternative encoding of branch packets, referred to in *Signal protocol* on page *B*-408, additional explanation is given for the original scheme for encoding branch packets. See *Branch packet formats with the original address encoding scheme on page 7-310.*
- Clarification of the operation of data value comparators. See *Operation of data value comparators on page 2-64*.
- A summary of the usual ETM register access modes for ETM implementations is given in *ETM register* access models on page 3-86.
- A description of the access controls that can apply to ETM register accesses is given in *About the access permissions for ETM registers on page 3-210.*

B.3.6 ETMv3.4 to ETMv3.5

The changes implemented between ETMv3.4 and ETMv3.5 are described in:

- Programmers' model on page B-408
- Signal protocol on page B-408
- Clarification of descriptions of features from earlier ETM versions.

Programmers' model

Changes to the programmers' model include:

- Claim Tag registers are now classified as Trace Registers for purposes of saving and restoring registers.
- Added bits to ETMCR to enable VMID tracing and timestamp generation. See *Main Control Register*, *ETMCR on page 3-100*.
- ETMACTR is expanded to provide matching by:
 - VMID
 - Hyp mode operation
 - processor state or mode.

See Address Comparator Access Type Registers, ETMACTRn on page 3-127.

- Counter register 1 can be implemented as a reduced function counter. See *Reduced function counter*, *ETMv3.5 on page 3-137*.
- ETMSYNCFR now provides the ability to disable periodic synchronization based on the synchronization frequency. See *Synchronization Frequency Register, ETMSYNCFR, ETMv2.0 and later on page 3-152.*
- ETMCCER is expanded to provide configuration of timestamping and the reduced function counter. See *Configuration Code Extension Register, ETMCCER, ETMv3.1 and later on page 3-158.*
- ETMTSEVR is added to define an event that requests the insertion of a timestamp into the trace stream. See *Timestamp Event Register, ETMTSEVR, ETMv3.5 on page 3-162.*
- ETMAUXCR is added to provide additional ETM controls. See *Auxiliary Control Register, ETMAUXCR, ETMv3.5 on page 3-163.*
- ETMVMIDCVR is added to provide a value that the current VMID can be compared to. See *VMID Comparator Value Register, ETMVMIDCVR, ETMv3.5 on page 3-164.*
- ETMIDR2 is added to provide an extension to ETMIDR. See *ETM ID Register 2, ETMIDR2, ETMv3.5 on page 3-165.*
- Significant changes to power down support are introduced in ETMv3.5. See:
 - Power down support in ETMv3.5 on page 3-205
 - About the access permissions for ETM registers on page 3-210.

See Signal protocol on page B-411 for related changes.

Signal protocol

Changes to the signal protocol include:

- In ETMv3.5 the protocol supports timestamping. See
 - Timestamping, ETMv3.5 on page 7-342
 - *Timestamp packet on page 7-343*
- In ETMv3.5 the protocol supports the Virtualization Extensions. See:
 - Virtualization Extensions, ETMv3.5 on page 7-345
 - *VMID packets, ETMv3.5 on page 7-326*

See Programmers' model on page B-410 for related changes.

Clarification of descriptions of features from earlier ETM versions

Changes in the ETMv3.5 issue of the Architecture Specification that do not describe changes to the ETM architecture include:

- Expanded description of checking for implementation defined features. See *Checking for implementation defined features, from ETMv3.3 on page 3-107.*
- Description of power down support for ETMv3.3 and ETMv3.4 has been clarified. See:
 - Power down support in ETMv3.3 and ETMv3.4 on page 3-204
 - About the access permissions for ETM registers on page 3-210.
 - Description of the behavior of tracing when exceptions occur has been expanded. See:
 - *Exceptions when leaving Debug state on page 7-327*
 - *Exception return instructions on page 4-249.*

Glossary

This glossary describes some of the terms used in technical documents from ARM Limited.
A mechanism that indicates to a core that the value associated with a memory access is invalid. An abort can be caused by the external or internal memory system as a result of attempting to access invalid instruction or data memory. An abort is classified as either a prefetch or data abort, and an internal or external abort.
See also Data abort, External abort and Prefetch abort.
See Alignment synchronization.
A data item stored at an address that is divisible by the number of bytes that defines the data size is said to be aligned. Aligned words and halfwords have addresses that are divisible by four and two respectively. The terms word-aligned and halfword-aligned therefore stipulate addresses that are divisible by four and two respectively.
onization (A-sync) header A sequence of bytes that enables the decompressor to byte-align the trace stream and determine the location of the next header.
ffset (APO) In ETMv1 the <i>Address Packet Offset</i> (APO) is used by the decompressor to synchronize between the pipeline status signals (PIPESTAT) and the trace packet signals (TRACEPKT).
See Address Packet Offset
A word that specifies an operation for an ARM processor in ARM state to perform. ARM instructions are word-aligned.
See also ARM state, Thumb instruction, ThumbEE instruction.
An operating state of the processor, in which it executes 32-bit ARM instructions. See also ARM instruction, Thumb state, ThumbEE state, Jazelle architecture.

BE-8	Big-endian view of memory in a byte-invariant system.
	See also BE-32, LE, Byte-invariant and Word-invariant.
BE-32	Big-endian view of memory in a word-invariant system.
	See also BE-8, LE, Byte-invariant and Word-invariant.
Big-endian	
	Byte ordering scheme in which bytes of decreasing significance in a data word are stored at increasing addresses in memory.
	See also Little-endian and Endianness.
Big-endian memo	ry Memory in which:
	• a byte or halfword at a word-aligned address is the most significant byte or halfword in the word at that address
	• a byte at a halfword-aligned address is the most significant byte in the halfword at that address.
	See also Little-endian memory.
Branch folding	
	A technique where, on the prediction of most branches, the branch instruction is completely removed from the instruction stream presented to the execution pipeline. Branch folding can significantly improve the performance of branches, taking the CPI for branches below 1.
Branch phantom	The condition codes of a predicted taken branch.
	See also Branch folding
Branch prediction	See the Linker Island.
	The process of predicting if conditional branches are to be taken or not in pipelined processors. Successfully predicting if branches are to be taken enables the processor to prefetch the instructions following a branch before the condition is fully resolved. Branch prediction can be done in software or by using custom hardware. Branch prediction techniques are categorized as static, in which the prediction decision is decided before run time, and dynamic, in which the prediction can change during program execution.
Breakpoint	
	A mechanism provided by debuggers to identify an instruction at which program execution is to be halted. Breakpoints are inserted the programmer to enable inspection of register contents, memory locations, and/or variable values at fixed points in the program execution to test that the program is operating correctly. Breakpoints are removed after the program is successfully tested.
	See also Watchpoint.
Byte-invariant	
	In a byte-invariant system, the address of each byte of memory remains unchanged when switching between little-endian and big-endian operation. When a data item larger than a byte is loaded from or stored to memory, the bytes making up that data item are arranged into the correct order depending on the endianness of the memory access.
	The ARM architecture supports byte-invariant systems in ARMv6 and later versions. When byte-invariant support is selected, unaligned halfword and word memory accesses are also supported. Multi-word accesses are expected to be word-aligned.
	See also Word-invariant.
Context	The environment that each process operates in for a multitasking operating system. In ARM processors, this is limited to mean the physical address range that it can access in memory and the associated memory access permissions.
	See also Fast context switch.

Context ID

A 32-bit value accessed through CP15 register 13 that is used to identify and differentiate between different code streams.

CoreSight

The infrastructure for monitoring, tracing, and debugging a complete system on chip.

CPI See Cycles per instruction.

CPSR See Current Program Status Register.

Current Program Status Register (CPSR)

The register that holds the current operating processor status.

Cycles Per instruction (CPI)

Cycles per instruction (or clocks per instruction) is a measure of the number of computer instructions that can be performed in one clock cycle. This figure of merit can be used to compare the performance of different CPUs against each other. The lower the value, the better the performance.

Data abort

An indication from a memory system to the core of an attempt to access an illegal data memory location. An exception must be taken if the processor attempts to use the data that caused the abort.

See also Abort, External abort, and Prefetch abort.

Data instruction

An instruction that passed its condition code test and might have caused a data transfer, for example LDM or MRC.

Data synchronization (D-sync)

Data addresses output in full to enable decompression of partial addresses output in the future.

Debugger

A debugging system that includes a program, used to detect, locate, and correct software faults, together with custom hardware that supports software debugging. An application that monitors and controls the operation of a second application. Usually used to find errors in the application program flow.

D-Sync See Data synchronization.

Embedded Trace Buffer (ETB)

The ETB provides on-chip storage of trace data using a configurable sized RAM.

Embedded Trace Macrocell (ETM)

A hardware macrocell that, when connected to a processor, outputs instruction and data trace information on a trace port. The ETM provides processor driven trace through a trace port compliant to the ATB protocol.

EmbeddedICE logic

An on-chip logic block that provides TAP-based debug support for ARM processor cores. It is accessed through the TAP controller on the ARM core using the JTAG interface.

Endianness	Byte ordering. The scheme that determines the order in which successive bytes of a data word are stored in memory. An aspect of the system's memory mapping.
	See also Little-endian and Big-endian.
ЕТВ	See Embedded Trace Buffer.
ETM	See Embedded Trace Macrocell.
Event	1 (Simple): An observable condition that can be used by an ETM to control aspects of a trace.
	2 (Complex): A boolean combination of simple events that is used by an ETM to control aspects of a trace.
Event resource	A configurable ETM resource such as an address comparator or a counter. Used when configuring an <i>event</i> .

Exception

A fault or error event that is considered serious enough to require that program execution is interrupted. Examples include attempting to perform an invalid memory access, external interrupts, and undefined instructions. When an exception occurs, normal program flow is interrupted and execution is resumed at the corresponding exception vector. This contains the first instruction of the interrupt handler to deal with the exception.

Exception vector

See Interrupt vector.

External abort

An indication from an external memory system to a core that the value associated with a memory access is invalid. An external abort is caused by the external memory system as a result of attempting to access invalid memory.

See also Abort, Data abort and Prefetch abort.

Fast Context Switch Extension (FCSE)

Modifies the behavior of an ARM memory system to enable multiple programs running on the ARM processor to use identical address ranges, while ensuring that the addresses they present to the rest of the memory system differ. From ARMv6, use of the FCSE is deprecated, and the FCSE is optional in ARMv7.

FCSE See Fast Context Switch Extension.

Half-rate clocking (in ETM)

Dividing the trace clock by two so that the TPA can sample trace data signals on both the rising and falling edges of the trace clock. The primary purpose of half-rate clocking is to reduce the signal transition rate on the trace clock of an ASIC for very high-speed systems.

I-sync See Instruction synchronization.

IMPLEMENTATION DEFINED

The behavior is not architecturally defined, but must be defined and documented by individual implementations.

IMPLEMENTATION SPECIFIC

The exact behavior is not architecturally defined, and does not have to be documented by individual implementations. Used when there are a number of implementation options available and the option chosen does not affect software compatibility.

Imprecise Tracing

A filtering configuration where instruction or data tracing can start or finish earlier or later than expected. Most cases cause tracing to start or finish later than expected.

For example, if **TraceEnable** is configured to use a counter so that tracing begins after the fourth write to a location in memory, the instruction that caused the fourth write is not traced, although subsequent instructions are. This is because the use of a counter in the **TraceEnable** configuration always results in imprecise tracing.

See the descriptions of TraceEnable and ViewData in Chapter 2 Controlling Tracing.

Instruction synchronization (I-sync)

Full output of the current instruction address and Context ID on which later trace is based.

Interrupt vector

One of a number of fixed addresses in low memory, or in high memory if high vectors are configured, that contains the first instruction of the corresponding interrupt handler.

Jazelle architecture

The ARM Jazelle architecture extends the Thumb and ARM operating states by adding a Jazelle state to the processor. Instruction set support for entering and exiting Java applications, real-time interrupt handling, and debug support for mixed Java/ARM applications is present. When in Jazelle state, the processor fetches and decodes Java bytecodes and maintains the Jazelle operand stack.

See also ARM state, Thumb state, ThumbEE state.

Jazelle RCT (Jazelle Runtime Compiler Target)

An extension to the ARM architecture targeting execution environments, such as Java or .NET Compact Framework. Jazelle RCT provides enhanced support for Ahead-Of-Time (AOT) and Just-In-Time (JIT) compilation. It extends the Thumb instruction set, and introduces a new processor state, ThumbEE.

See also ThumbEE state.

Joint Test Action Group (JTAG)

	The name of the organization that developed standard IEEE 1149.1. This standard defines a boundary-scan architecture used for in-circuit testing of integrated circuit devices. It is commonly known by the initials JTAG.
JTAG	See Joint Test Action Group.
LE	Little endian view of memory in both byte-invariant and word-invariant systems.
	See also Byte-invariant and Word-invariant.
Little-endian	
	Byte ordering scheme in which bytes of increasing significance in a data word are stored at increasing addresses in memory.
	See also Big-endian and Endianness.
Little-endian memo	ory Memory in which:
	• a byte or halfword at a word-aligned address is the least significant byte or halfword in the word at that address
	• a byte at a halfword-aligned address is the least significant byte in the halfword at that address.
	See also Big-endian memory.
Macrocell	
	A complex logic block with a defined interface and behavior. A typical VLSI system comprises several macrocells (such as a processor, an ETM, and a memory block) plus application-specific logic.
Match	Resources match for one or more cycles when the condition they have been programmed to check for occurs.
Nested Vectored Ir	terrupt Controller (NVIC) This is an interrupt controller that forms part of the ARMv7-M architecture.
NVIC	See Nested Vectored Interrupt Controller.
P-header	Provides pipeline status information as part of the data stream without using dedicated PIPESTAT signals.
Packet	A number of bytes of related data, consisting of a header byte and zero or more payload bytes.
Packet header	The first byte of an ETM <i>packet</i> that specifies the packet type and how to interpret the following bytes in the packet.
Prefetch abort	
	An indication from a memory system to the core that an instruction has been fetched from an illegal memory location. An exception must be taken if the processor attempts to execute the instruction. A prefetch abort can be caused by the external or internal memory system as a result of attempting to access invalid instruction memory.
	See also Data abort, External abort and Abort.
Prohibited region	
	A period of core execution during which tracing is not permitted, for example because the processor is in Secure state.
RAZ	See Read-As-Zero fields.
Read-As-Zero field	Is (RAZ) Appear as zero when read.

Reserved

A field in a control register or instruction format is reserved if the field is to be defined by the implementation, or produces UNPREDICTABLE results if the contents of the field are not zero. These fields are reserved for use in future extensions of the architecture or are IMPLEMENTATION SPECIFIC. All reserved bits not used by the implementation must be written as zero and are Read-As-Zero.

SBZP See Should-Be-Zero-or-Preserved

Should-Be-Zero-or-Preserved (SZBP)

Must be written as 0, or all 0s for a bit field, by software if the value is being written without having been previously read, or if the register has not been initialized. Where the register was previously read on the same processor, since the processor was last reset, the value in the field should be preserved by writing the value that was previously read.

Hardware must ignore writes to these fields.

If a value is written to the field that is neither 0 (or all 0s for a bit field), nor a value previously read for the same field on the same processor, the result is UNPREDICTABLE.

- **TAP**See Test Access Port.
- **TCD** *See* Trace capture device.

Test Access Port (TAP)

The collection of four mandatory and one optional terminals that form the input/output and control interface to a JTAG boundary-scan architecture. The mandatory terminals are **TDI**, **TDO**, **TMS**, and **TCK**. The optional terminal is **TRST**. This signal is mandatory in ARM cores because it is used to reset the debug logic.

TFO See Trace FIFO Offset.

Thumb instruction

One or two halfwords that specify an operation for an ARM processor in Thumb state to perform. Thumb instructions must be halfword-aligned. In the original Thumb instruction set, all instructions are 16-bit. Thumb-2 technology, introduced in ARMv6T2, makes it possible to extend the original Thumb instruction set with many 32-bit instructions.

See also ARM instruction, Thumb state, ThumbEE instruction.

Thumb state

An operating state of the processor, in which it executes 16-bit and 32-bit Thumb instructions.

See also ARM state, Thumb instruction, ThumbEE state, Jazelle architecture.

ThumbEE instruction

One or two halfwords that specify an operation for an ARM processor in ThumbEE state to perform. ThumbEE instructions must be halfword-aligned.

ThumbEE is a variant of the Thumb instruction set that is designed as a target for dynamically generated code, that is, code compiled on the device either shortly before or during execution from a portable bytecode or other intermediate or native representation.

See also ARM instruction, Thumb instruction, ThumbEE state.

ThumbEE state

An operating state of the processor, in which it executes 16-bit and 32-bit ThumbEE instructions.

See also ARM state, Thumb state, ThumbEE instruction, Jazelle architecture.

TPA See Trace Port Analyzer.

Trace capture device (TCD)

A generic term for Trace Port Analyzers, logic analyzers, and Embedded Trace Buffers.

Trace FIFO Offset

ETMv2 generates *Trace FIFO Offsets* (TFO) to enable the decompressor to synchronize the pipeline status (**PIPESTAT**) and FIFO output (**TRACEPKT**) signals. For more information see *Trace FIFO offsets on page 6-283*.

Trace packet header	
	Indicates the type of trace packet being output on the TRACEPKT pins, and specifies how to interpret the subsequent bytes of the trace packet.
Trace port	
	A port on a device, such as a processor or ASIC, that is used to output trace information.
Trace Port Analyze	er (TPA)
	A hardware device that captures trace information output on a trace port. This can be a low-cost product designed specifically for trace acquisition, or a logic analyzer.
Unaligned	
	A data item stored at an address that is not divisible by the number of bytes that defines the data size is said to be unaligned. For example, a word stored at an address that is not divisible by four.
	See also Aligned.
UNDEFINED	
	Indicates an instruction that generates an Undefined Instruction exception.
UNKNOWN	
	An UNKNOWN value does not contain valid data, and can vary from moment to moment, instruction to instruction, and implementation to implementation. An UNKNOWN value must not be a security hole. UNKNOWN values must not be documented or promoted as having a defined value or effect.
UNPREDICTABLE	
	Means that the behavior of the ETM cannot be relied on. Such conditions have not been validated. When applied to the programming of an event resource, the only effect of the UNPREDICTABLE behavior is that the output of that event resource is UNKNOWN.
	UNPREDICTABLE behavior can affect the behavior of the entire system, because the ETM can cause the core to enter debug state, and external outputs can be used for other purposes.
Virtual address	
	Is an address generated by an ARM processor. For processors that implement a <i>Protected Memory System Architecture</i> (PMSA), the virtual address is identical to the physical address
Watchpoint	
	A watchpoint is a mechanism provided by debuggers to halt program execution when the data contained by a particular memory address is changed. Watchpoints are inserted by the programmer to enable inspection of register contents, memory locations, and variable values when memory is written, to test that the program is operating correctly. Watchpoints are removed after the program is successfully tested.

Glossary