# Application Note AN533

# HBI-0309 Blinky example FPGA image for the MPS3 Prototyping Board

Non-Confidential



### Blinky example FPGA image

### Copyright ©2020 Arm. All rights reserved.

### **Release Information**

The following changes have been made to this Application Note.

				Change History
Date	Issue	Confidentiality	Change	
09/06/2017	А	Non-Confidential	First release	
22/05/2020	В	Non-Confidential	Second release	

### **Non-Confidential Proprietary Notice**

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third-party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with <sup>®</sup> or <sup>™</sup> are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/trademarks.

Copyright © 2020 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20349

### **Confidentiality Status**

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

### LICENCE GRANTS

THE END USER LICENCE AGREEMENT FOR THE ARM SYSTEM OR SUBSYSTEM FOR AN ARM FPGA PROTOTYPING BOARD ("THE LICENCE"), LES-PRE-21902, DEFINES THE LICENCE GRANTS. **DELIVERABLES** 

Part A

#### Hardware Binaries:

FPGA bitstream file containing the AN533 Blinky example.

#### Software Binaries:

Motherboard Configuration Controller binary, including Keil USB and SD card drivers, and Analog Devices FMC EEPROM reader.

### **Documentation:**

Documentation, provided as text, PDF or XLSX. Printed Circuit Board photo plot files, provided as Gerber RS-274-X .PHO

Part B

### **Example Code:** Example mps3\_blinky Verilog and XDC constraints files.

Part C None

Part D

None

# Contents

1	Conventions and Feedback	1-5
1.1	Terms and abbreviations	
2	Overview	2-7
2.1	Purpose of this application note	
2.2	Requirements	2-7
2.3	References	2-7
3	AN533 Bundle Description	
3.1	Overall structure	
3.2	Documentation	
3.3	MPS3 Board Revision and Support	
3.4	Bundle directory Tree/Structure	
4	Getting Started	4-11
5	Running the image on the MPS3 FPGA board	

# **1** Conventions and Feedback

The following describes the typographical conventions and how to give feedback:

#### **Typographical conventions**

The following typographical conventions are used:

- monospace denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.
- <u>monospace</u> denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.
- monospace italic
  - denotes arguments to commands and functions where the argument is to be replaced by a specific value.

#### monospace bold

denotes language keywords when used outside example code.

- *italic* highlights important notes, introduces special terminology, denotes internal cross-references, and citations.
- **bold** highlights interface elements, such as menu names. Denotes signal names. Also used for emphasis in descriptive lists, where appropriate.

### Feedback on this product

If you have any comments and suggestions about this product, contact your supplier and give:

- Your name and company.
- The serial number of the product.
- Details of the release you are using.
- Details of the platform you are using, such as the hardware platform, operating system type and version.
- A small standalone sample of code that reproduces the problem.
- A clear explanation of what you expected to happen, and what actually happened.
- The commands you used, including any command-line options.
- Sample output illustrating the problem.
- The version string of the tools, including the version number and build numbers.

### Feedback on documentation

If you have comments on the documentation, e-mail errata@arm.com. Give:

- The title.
- The number, DAI0533B.
- If viewing online, the topic names to which your comments apply.
- If viewing a PDF version of a document, the page numbers to which your comments apply.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.

Arm periodically provides updates and corrections to its documentation on the Arm Information Center, together with knowledge articles and *Frequently Asked Questions* (FAQs).

### **Other information**

- Arm Information Center, http://infocenter.arm.com/help/index.jsp
- Arm Technical Support Knowledge Articles, http://infocenter.arm.com/help/topic/com.arm.doc.faqs/index.html
- Arm Support and Maintenance, http://www.arm.com/support/services/support-maintenance.php
- Arm Glossary, http://infocenter.arm.com/help/topic/com.arm.doc.aeg0014g/index.html

The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

### 1.1 Terms and abbreviations

Term	Meaning
.bit	FPGA image file
LED	Light Emitting Diode
SW	Switch
PB	Push Button

# 2 Overview

### 2.1 Purpose of this application note

To demonstrate how to create a simple FPGA .bit file image for the MPS3 motherboard.

### 2.2 Requirements

Xilinx Vivado GUI 2016 or later

mps3\_blinky.v (Verilog top level file)

mps3\_blinky.xdc (Pin constraints file)
blinky.txt (MPS3 board file)

### 2.3 References

- Arm® MPS3 FPGA Prototyping Board Technical Reference Manual
- Xilinx Vivado Design Suite https://www.xilinx.com/
- Arm® MPS3 FPGA Prototyping Board Getting Started Guide

# **3 AN533 Bundle Description**

### 3.1 Overall structure

The overall structure of the accompanying bundle is shown below.

- 1. **pcb** : contains the schematics and PCB top/bottom gerber plots for the board.
- 2. **logical :** contains the RTL source for the FPGA implementation of the Blinky example and the constraints file.
- 3. docs : contains the following files :
  - a. V2M\_MPS3\_fpga\_pinout.xlsx spreadsheet showing the MPS3 FPGA pinout and net names
  - b. V2M\_MPS3\_fmc\_pinout.xlsx spreadsheet showing the MPS3 FMC pinout and net names
  - c.revision\_history.txt

d. DAI0533B\_blinky\_example\_fpga\_image\_for\_mps3.pdf -Application Note document, the current file, which also describes how to use the supplied example.

- 4. **boardfiles :** contains the FPGA image(.bit) file and the MCC firmware (.ebf) file that has to be loaded onto the MPS3 SD card to run the AN533 blinky design on the MPS3 board.
- 5. Licence.pdf
- 6. readme.txt

### 3.2 Documentation

This Application Note Document, AN533 Blinky example FPGA image for MPS3 prototyping board, is in the "docs" folder of the bundle.

### 3.3 MPS3 Board Revision and Support

### 3.3.1 Identifying the MPS3 Board Revision

The bundle supports MPS3 board revisions A, B and C. The board revision, if not known can be identified from the silk screen text, inside a marked box, on the board as shown in the diagram below:



Board Part Number and Revision-

### **MPS3 Board Revision Identifier**

In this example the part number is "HBI0309**B**". The last letter at the end of the part number denotes the board revision. The illustration shows a revision **B** board.

### 3.3.2 Bundle Support for Specific MPS3 Board Revisions

There are three subdirectories in the Boardfiles/MB/ directory that correspond to the three supported revisions:

- HBI0309A
- HBI0309B
- HBI0309C

The contents of each of these directories, within the provided bundle, are identical but the MCC only uses the contents from the directory name that matches the board part number and revision in use (see section 3.3.1 for further details on how to identify the board part number and revision).

### <u>Note</u>

Only files modified within the directory name that align with the MPS3 board part number and revision is used by the MCC. Care must be taken to ensure the correct directory contents are modified, if modifications are required.

## 3.4 Bundle directory Tree/Structure

	boardfiles	# boardfiles for the 3 MPS3 revisions
	MB	
	HBI0309C	# MPS3 board rev C
	Blinky	
		# FPGA image file
	mbb_v141.ebf	# FPGA MCC Firmware
	board.txt	# FPGA board file
I	HBI0309B	
I	Blinky	
I		
	blinky.bit	
	mbb_v141.ebf	
	board.txt	
	HBI0309A	
	Blinky	
l		
l	mbb_v141.ebf	
	board.txt	
l	config.txt	
	docs	
	<pre>  V2M_MPS3_fpga_pinout.xlsx</pre>	# Spreadsheet showing the MPS3 FPGA pinout and net names
	<pre>  V2M_MPS3_fmc_pinout.xlsx</pre>	# Spreadsheet showing the MPS3 FMC pinout and net names
I	<pre>  revision_history.txt</pre>	
	<pre>  DAI0533B_blinky_example_fpga_image_</pre>	_for_mps3.pdf
	logical	# RTL and constraints file for the project
	mps3_blinky.v	
	mps3_blinky.xdc	
	pcb	# Contains the schematics and PCB top/bottom gerber plots for the board
l	schematics	
	HPI0309C_EXT.pdf	
I	gerber	
I	MPS3_revc_gerber_rel.zip	
	Licence.pdf	
	readme.txt	

# **4 Getting Started**

1. Launch the Xilinx Vivado GUI to create a new project:



### **2.** Enter the project name and directory:

Project Name			
Enter a name	Enter a name for your project and specify a directory where the pr		
<u>P</u> roject name:	mps3_blinky		
Project <u>l</u> ocation:	/scratch/		
Create project subdirectory			
Project will be created at: /scratch/mps3_blinky			

### 3. Select an RTL project:



**4.** Add the mps3\_blinky.v Verilog file to your project, ensure 'Copy sources' is selected:

New Project (on bc-a7-1-16)
Add Sources
Specify HDL and netlist files, or directories containing HDL and netlist files, to add to your project. Create a new source fi on disk and add it to your project. You can also add and create sources later.
Index     Name     Library     HDL Source For     Location       Imps3_blinky.v     xil_defaultlib     Synthesis & Simulation     /scratch/download
Add Files Add Directories Create File
□ Scan and add RTL include files into project
Copy sources into project

5. Click Next and go to 'Add Constraints'.

6. Add the mps3\_blinky.xdc pin constraints file to your project, ensure 'Copy constraints' is selected:

A	New Project (on bc-a7-1-16)
Add Constraints (optional)	
Specify or create constraint files for physical ar	nd timing constraints.
Constraint File Location	
mpss_plinky.xdc_/scratch/download	
	Add Files Create File
Copy constraints files into project	

7. Select the part details as shown (Kintex Ultrascale/FLVB1760/-1/C/xcku115): xcku115-flvb1760-1-c

🝌 Nev	v Project (on	bc-b4-2-10)				×
Default Part						
Choose a default Xilinx part or board for your	Choose a default Xilinx part or board for your project. This can be changed later.					
						$\sim$
Select: 🔷 Parts 📓 Boards						
⊿ Filter						
Product category. General Purpose	Speed	grade: -1	-	1		
Family Annual State	· _·	-		י ר		
Eamily: Kintex UltraScale *	Temb @	grade: [C		J		
Package: flvb1760 🔻						
	Reset Al	l Filters				
Search: Q-	-					
	Block	1	1			l Ch
Part Count	RAMS	DSPs	FlipFlops	Transceive	rs Transceive	rs Tra
🔷 xcku085-flvb1760-1-c 1,760	1620	4100	995040	44	0	44
xcku115-flvb1760-1-c	2160	5520	1326720	52	0	52
?		< <u>B</u> ac	k <u>N</u> ext	> <u>E</u> inis	h Car	icel

8. Select Finish to the 'New Project Summary' page.

9. The blinky project will be created by the Vivado GUI with the Verilog and constraints files added:

Project Manager - mps3_blinky		
Sources	? = 🗆 🖻 ×	E Project Summary > 🞯 mps3_blinky.v 🗙 🗈 mps3_blinky.xdc 🗙
🔍 🔀 🚔 📑 🚼		arm/scratch/swillis/mpss_omky/mpss_ollnky.srcs/sources_1/imports/download/mps3_blinky.v
Design Sources (1)		1 phodule mps3_blinky (
• Constraints (1)		
constrs_1 (1)     mps3_blinky.xdc		4 // Port declarations 5 //
Simulation Sources (1)		HE 6

10. Generate the FPGA .bit file with the 'Generate Bitstream' icon, then 'OK' (typically takes 15 minutes):



# 5 Running the image on the MPS3 FPGA board

- 1. Power up the MPS3 board with the debug USB cable attached. Run a serial port terminal program and select the first MPS3 USB Serial Port (115200 baud, 8bit data and one stop bit). Please refer to the *Arm*® *MPS3 FPGA Prototyping Board Getting Started Guide* accompanying the MPS3 board and *Arm*® *MPS3 FPGA Prototyping Board Technical Reference Manual* for more information.
- 2. In the terminal window type 'usb\_on' to enable the MPS3 USB Mass Storage Device. This should appear as a new drive in your system.
- 3. Copy or replace the generated image \mps3\_blinky\mps3\_blinky.runs\impl\_1\mps3\_blinky.bit (~ 6.5 MB) to the MPS3 micro SD card \MB\HBI0309X\Blinky\blinky.bit (generate directory and rename the image). The 'X' in "HBI0309X" is the revision number of the board as mentioned in Section 3.3
- 4. Copy or replace the example blinky.txt boardfile (provided in the pack with this document) to the same directory as blinky.bit

MPS3 USB Mass Storage Device	<pre># boardfiles for the 3 MPS3 revisions</pre>		
MB			
HBI0309C	# MPS3 board rev C		
Blinky			
blinky.txt			
blinky.bit	# FPGA image file		
	# FPGA MCC Firmware		
	# FPGA board file		
HBI0309B			
Blinky			
HBI0309A			
Blinky			
blinky.txt			
blinky.bit			
config.txt			
The \MB\HBI0309X\board.txt file should have the below line:			
[Application Note]			
APPFILE: Blinky\blinky.txt ;AN533 blinky example			

5.

6. Edit the MB\HBI0309X\Blinky\blinky.txt file to point to the blinky FPGA Image

[FPGAS]	
TOTALFPGAS: 1	;Total Number of FPGAs
F0FILE: blinky.bit	;FPGA0 Filename
FØMODE: FPGA	;FPGA0 Programming Mode

7. Reboot the MPS3 by typing 'reboot' on the UART terminal or press the PBRST (BLACK Reset button) then PBON (RED ON button).

You should see 'Configuring FPGA from file \MB\HBI0309X\Blinky\blinky.bit' in the terminal window as shown in the figure below:

Powering up system... Switching on main power... Configuring motherboard (rev B, var A)... Reading Board File \MB\HBI0309B\Blinky\blinky.txt Configuring FPGA from file \MB\HBI0309B\Blinky\blinky.bit Address: 0x00660000 FPGA configuration complete. OSCCLK0 : 24.00000MHz

8. The board user LEDs will flash. Try changing USER SW and pressing USER PB1.

